Timing Analyzer report for mcu_top
Sat Mar 16 17:21:26 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 100C Model Setup Summary
  9. Slow 1200mV 100C Model Hold Summary
 10. Slow 1200mV 100C Model Recovery Summary
 11. Slow 1200mV 100C Model Removal Summary
 12. Slow 1200mV 100C Model Minimum Pulse Width Summary
 13. Slow 1200mV 100C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 100C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 100C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 100C Model Setup: 'hse'
 17. Slow 1200mV 100C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 100C Model Setup: 'lsi'
 19. Slow 1200mV 100C Model Setup: 'jtag_tck'
 20. Slow 1200mV 100C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 100C Model Hold: 'altera_reserved_tck'
 22. Slow 1200mV 100C Model Hold: 'hse'
 23. Slow 1200mV 100C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 100C Model Hold: 'jtag_tck'
 25. Slow 1200mV 100C Model Hold: 'lsi'
 26. Slow 1200mV 100C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 100C Model Recovery: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 100C Model Recovery: 'jtag_tck'
 29. Slow 1200mV 100C Model Recovery: 'altera_reserved_tck'
 30. Slow 1200mV 100C Model Removal: 'altera_reserved_tck'
 31. Slow 1200mV 100C Model Removal: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 100C Model Removal: 'jtag_tck'
 33. Slow 1200mV 100C Model Metastability Summary
 34. Slow 1200mV -40C Model Fmax Summary
 35. Slow 1200mV -40C Model Setup Summary
 36. Slow 1200mV -40C Model Hold Summary
 37. Slow 1200mV -40C Model Recovery Summary
 38. Slow 1200mV -40C Model Removal Summary
 39. Slow 1200mV -40C Model Minimum Pulse Width Summary
 40. Slow 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV -40C Model Setup: 'hse'
 44. Slow 1200mV -40C Model Setup: 'altera_reserved_tck'
 45. Slow 1200mV -40C Model Setup: 'lsi'
 46. Slow 1200mV -40C Model Setup: 'jtag_tck'
 47. Slow 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV -40C Model Hold: 'altera_reserved_tck'
 49. Slow 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 50. Slow 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'
 51. Slow 1200mV -40C Model Hold: 'hse'
 52. Slow 1200mV -40C Model Hold: 'lsi'
 53. Slow 1200mV -40C Model Hold: 'jtag_tck'
 54. Slow 1200mV -40C Model Recovery: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV -40C Model Recovery: 'jtag_tck'
 56. Slow 1200mV -40C Model Recovery: 'altera_reserved_tck'
 57. Slow 1200mV -40C Model Removal: 'altera_reserved_tck'
 58. Slow 1200mV -40C Model Removal: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV -40C Model Removal: 'jtag_tck'
 60. Slow 1200mV -40C Model Metastability Summary
 61. Fast 1200mV -40C Model Setup Summary
 62. Fast 1200mV -40C Model Hold Summary
 63. Fast 1200mV -40C Model Recovery Summary
 64. Fast 1200mV -40C Model Removal Summary
 65. Fast 1200mV -40C Model Minimum Pulse Width Summary
 66. Fast 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 68. Fast 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'
 69. Fast 1200mV -40C Model Setup: 'hse'
 70. Fast 1200mV -40C Model Setup: 'altera_reserved_tck'
 71. Fast 1200mV -40C Model Setup: 'lsi'
 72. Fast 1200mV -40C Model Setup: 'jtag_tck'
 73. Fast 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV -40C Model Hold: 'altera_reserved_tck'
 75. Fast 1200mV -40C Model Hold: 'lsi'
 76. Fast 1200mV -40C Model Hold: 'hse'
 77. Fast 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'
 78. Fast 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]'
 79. Fast 1200mV -40C Model Hold: 'jtag_tck'
 80. Fast 1200mV -40C Model Recovery: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV -40C Model Recovery: 'altera_reserved_tck'
 82. Fast 1200mV -40C Model Recovery: 'jtag_tck'
 83. Fast 1200mV -40C Model Removal: 'altera_reserved_tck'
 84. Fast 1200mV -40C Model Removal: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV -40C Model Removal: 'jtag_tck'
 86. Fast 1200mV -40C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv n40c Model)
 91. Signal Integrity Metrics (Slow 1200mv 100c Model)
 92. Signal Integrity Metrics (Fast 1200mv n40c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Unconstrained Input Ports
102. Unconstrained Output Ports
103. Unconstrained Input Ports
104. Unconstrained Output Ports
105. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; mcu_top                                                 ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE55F23I7                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.31        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  31.8%      ;
;     Processor 3            ;  29.1%      ;
;     Processor 4            ;  26.3%      ;
;     Processors 5-8         ;  11.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------+
; SDC File List                                                              ;
+----------------------------------------+--------+--------------------------+
; SDC File Path                          ; Status ; Read at                  ;
+----------------------------------------+--------+--------------------------+
; fpga_ep4_mcu_full_timing_constrain.sdc ; OK     ; Sat Mar 16 17:21:17 2024 ;
+----------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------------+------------------------------------------------------------------------+
; Clock Name                                                         ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                               ; Targets                                                                ;
+--------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------------+------------------------------------------------------------------------+
; altera_reserved_tck                                                ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                      ; { altera_reserved_tck }                                                ;
; hse                                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                      ; { CLK }                                                                ;
; jtag_tck                                                           ; Base      ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                      ; { TCK }                                                                ;
; lsi                                                                ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                      ; { fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1 }      ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000  ; 40.0 MHz  ; 0.000 ; 12.500  ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; hse    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; hse    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 12.500  ; 80.0 MHz  ; 0.000 ; 6.250   ; 50.00      ; 5         ; 8           ;       ;        ;           ;            ; false    ; hse    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|inclk[0] ; { u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                                                               ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; 41.87 MHz  ; 41.87 MHz       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 59.92 MHz  ; 59.92 MHz       ; lsi                                                                ;                                                               ;
; 68.18 MHz  ; 68.18 MHz       ; altera_reserved_tck                                                ;                                                               ;
; 95.89 MHz  ; 95.89 MHz       ; jtag_tck                                                           ;                                                               ;
; 439.56 MHz ; 437.64 MHz      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 501.5 MHz  ; 250.0 MHz       ; hse                                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 656.17 MHz ; 437.64 MHz      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                                        ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.115  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 2.624  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 10.976 ; 0.000         ;
; hse                                                                ; 18.006 ; 0.000         ;
; altera_reserved_tck                                                ; 43.080 ; 0.000         ;
; lsi                                                                ; 83.311 ; 0.000         ;
; jtag_tck                                                           ; 96.636 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                                        ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.392 ; 0.000         ;
; altera_reserved_tck                                                ; 0.398 ; 0.000         ;
; hse                                                                ; 0.412 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.412 ; 0.000         ;
; jtag_tck                                                           ; 0.413 ; 0.000         ;
; lsi                                                                ; 0.413 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.413 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery Summary                                                     ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 16.263 ; 0.000         ;
; jtag_tck                                                           ; 96.469 ; 0.000         ;
; altera_reserved_tck                                                ; 96.867 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal Summary                                                     ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                ; 1.230 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.886 ; 0.000         ;
; jtag_tck                                                           ; 2.921 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 5.964  ; 0.000         ;
; hse                                                                ; 9.683  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.711  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 12.203 ; 0.000         ;
; altera_reserved_tck                                                ; 49.568 ; 0.000         ;
; lsi                                                                ; 49.775 ; 0.000         ;
; jtag_tck                                                           ; 99.641 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.115 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.110     ; 23.793     ;
; 1.224 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.110     ; 23.684     ;
; 1.252 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 23.694     ;
; 1.271 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.106     ; 23.641     ;
; 1.358 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.314      ; 23.974     ;
; 1.437 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.902     ;
; 1.457 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.313      ; 23.874     ;
; 1.467 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.314      ; 23.865     ;
; 1.469 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Noj917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 23.469     ;
; 1.478 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.322      ; 23.862     ;
; 1.478 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fodm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.103     ; 23.437     ;
; 1.492 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E36oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.315      ; 23.841     ;
; 1.495 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.352      ; 23.875     ;
; 1.495 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.840     ;
; 1.501 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.313      ; 23.830     ;
; 1.508 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.318      ; 23.828     ;
; 1.513 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.822     ;
; 1.514 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.318      ; 23.822     ;
; 1.518 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rovnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 23.420     ;
; 1.519 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.316      ; 23.815     ;
; 1.527 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yronz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.322      ; 23.813     ;
; 1.533 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.314      ; 23.799     ;
; 1.533 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.802     ;
; 1.534 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.316      ; 23.800     ;
; 1.536 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.799     ;
; 1.537 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H2tnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.307      ; 23.788     ;
; 1.537 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ewsnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.307      ; 23.788     ;
; 1.546 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iixzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.316      ; 23.788     ;
; 1.546 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.793     ;
; 1.566 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.313      ; 23.765     ;
; 1.574 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.359      ; 23.803     ;
; 1.580 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gw1107                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.304      ; 23.742     ;
; 1.582 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V62107                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.304      ; 23.740     ;
; 1.583 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 23.349     ;
; 1.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.325      ; 23.756     ;
; 1.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.322      ; 23.753     ;
; 1.593 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.325      ; 23.750     ;
; 1.594 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.351      ; 23.775     ;
; 1.598 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.326      ; 23.746     ;
; 1.601 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E36oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.315      ; 23.732     ;
; 1.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.360      ; 23.776     ;
; 1.604 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.731     ;
; 1.607 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.728     ;
; 1.610 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.313      ; 23.721     ;
; 1.611 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.140     ; 23.267     ;
; 1.613 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.722     ;
; 1.622 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.713     ;
; 1.624 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Loxzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.316      ; 23.710     ;
; 1.625 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sd0007                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.315      ; 23.708     ;
; 1.628 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.316      ; 23.706     ;
; 1.629 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E36oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.353      ; 23.742     ;
; 1.632 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.355      ; 23.741     ;
; 1.634 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.326      ; 23.710     ;
; 1.636 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yronz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.322      ; 23.704     ;
; 1.637 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 23.273     ;
; 1.638 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.351      ; 23.731     ;
; 1.642 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vumm17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.140     ; 23.236     ;
; 1.642 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E36oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.319      ; 23.695     ;
; 1.642 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.314      ; 23.690     ;
; 1.642 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.693     ;
; 1.643 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.137     ; 23.238     ;
; 1.643 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.316      ; 23.691     ;
; 1.645 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.694     ;
; 1.645 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.690     ;
; 1.646 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H2tnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.307      ; 23.679     ;
; 1.646 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ewsnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.307      ; 23.679     ;
; 1.648 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E36oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.319      ; 23.689     ;
; 1.650 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.355      ; 23.723     ;
; 1.651 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P29oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.348      ; 23.715     ;
; 1.651 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.688     ;
; 1.651 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.684     ;
; 1.655 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S89oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.348      ; 23.711     ;
; 1.655 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iixzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.316      ; 23.679     ;
; 1.656 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.354      ; 23.716     ;
; 1.657 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.317      ; 23.678     ;
; 1.660 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G2uf07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.115     ; 23.243     ;
; 1.661 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_we_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.286      ; 23.684     ;
; 1.661 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_re_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.286      ; 23.684     ;
; 1.661 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_address_reg0 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.286      ; 23.684     ;
; 1.663 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_datain_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.292      ; 23.688     ;
; 1.663 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_bytena_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.292      ; 23.688     ;
; 1.663 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.676     ;
; 1.664 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yronz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.360      ; 23.714     ;
; 1.669 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.321      ; 23.670     ;
; 1.669 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.320      ; 23.669     ;
; 1.670 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.355      ; 23.703     ;
; 1.670 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.352      ; 23.700     ;
; 1.671 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.354      ; 23.701     ;
; 1.671 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.137     ; 23.210     ;
; 1.673 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.355      ; 23.700     ;
; 1.674 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ewsnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.345      ; 23.689     ;
; 1.674 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H2tnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.345      ; 23.689     ;
; 1.674 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.303      ; 23.647     ;
; 1.675 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.320      ; 23.663     ;
; 1.677 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yronz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.326      ; 23.667     ;
; 1.680 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iixzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.320      ; 23.658     ;
; 1.682 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_we_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.324      ; 23.701     ;
; 1.682 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_re_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.324      ; 23.701     ;
; 1.682 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_address_reg0 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.324      ; 23.701     ;
; 1.683 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iixzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.354      ; 23.689     ;
+-------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.624  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|s_trans_valid     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.215     ; 2.179      ;
; 2.867  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h       ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.215     ; 1.936      ;
; 17.725 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 2.218      ;
; 17.848 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 2.095      ;
; 17.933 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 2.010      ;
; 18.034 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 1.909      ;
; 18.273 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 1.670      ;
; 18.474 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 1.469      ;
; 18.761 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 1.182      ;
; 18.762 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 1.181      ;
; 18.788 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 1.155      ;
; 18.862 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 1.081      ;
; 18.985 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 0.958      ;
; 19.110 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 0.833      ;
; 19.130 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 0.813      ;
; 19.133 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 0.810      ;
; 19.148 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 0.795      ;
; 19.171 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 0.772      ;
; 19.203 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 0.740      ;
; 19.203 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 0.740      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 10.976 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.466      ;
; 10.985 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.457      ;
; 11.146 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.296      ;
; 11.261 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.181      ;
; 11.319 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.123      ;
; 11.321 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.121      ;
; 11.343 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.099      ;
; 11.354 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 1.088      ;
; 11.597 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.845      ;
; 11.618 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.824      ;
; 11.620 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.822      ;
; 11.670 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.772      ;
; 11.670 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.772      ;
; 11.670 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.772      ;
; 11.670 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 0.772      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'hse'                                                                                                                                              ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.006 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.936      ;
; 18.007 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.935      ;
; 18.105 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.837      ;
; 18.135 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.807      ;
; 18.158 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.784      ;
; 18.167 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.775      ;
; 18.187 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.755      ;
; 18.256 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.686      ;
; 18.268 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.674      ;
; 18.318 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.624      ;
; 18.397 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.545      ;
; 18.444 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.076     ; 1.498      ;
; 18.449 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.493      ;
; 18.476 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.076     ; 1.466      ;
; 18.595 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.076     ; 1.347      ;
; 18.629 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.313      ;
; 18.738 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.076     ; 1.204      ;
; 18.761 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.181      ;
; 18.871 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.076     ; 1.071      ;
; 18.946 ; fpga_platform:u_fpga_platform|pll_locked        ; fpga_platform:u_fpga_platform|pll_locked_d      ; hse          ; hse         ; 20.000       ; -0.076     ; 0.996      ;
; 19.202 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.076     ; 0.740      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.080 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 7.048      ;
; 43.238 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 6.882      ;
; 44.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 5.979      ;
; 44.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 5.955      ;
; 44.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 5.810      ;
; 44.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 5.739      ;
; 44.775 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 5.338      ;
; 44.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 5.294      ;
; 44.906 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.055      ; 5.167      ;
; 45.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 4.737      ;
; 45.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 4.643      ;
; 45.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 4.542      ;
; 45.838 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.048      ; 4.228      ;
; 46.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 3.718      ;
; 46.438 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 3.675      ;
; 46.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 3.318      ;
; 46.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 3.274      ;
; 46.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 3.264      ;
; 46.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 3.202      ;
; 47.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 3.084      ;
; 47.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 3.049      ;
; 47.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 3.003      ;
; 47.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 3.018      ;
; 47.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.850      ;
; 47.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.710      ;
; 47.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.555      ;
; 47.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.537      ;
; 47.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 2.232      ;
; 48.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 1.134      ;
; 85.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 14.905     ;
; 85.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 14.817     ;
; 85.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 14.628     ;
; 85.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 14.559     ;
; 85.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 14.540     ;
; 85.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 14.514     ;
; 85.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 14.499     ;
; 85.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 14.471     ;
; 85.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 14.426     ;
; 85.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 14.411     ;
; 85.871 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 14.375     ;
; 86.150 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 14.098     ;
; 86.188 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 14.058     ;
; 86.213 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 14.029     ;
; 86.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 13.990     ;
; 86.259 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 13.984     ;
; 86.274 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 13.969     ;
; 86.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 13.902     ;
; 86.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a9~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 13.793     ;
; 86.467 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 13.781     ;
; 86.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a9~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 13.705     ;
; 86.530 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 13.712     ;
; 86.576 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 13.667     ;
; 86.591 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 13.652     ;
; 86.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 13.582     ;
; 86.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a76~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.201      ; 13.595     ;
; 86.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 13.580     ;
; 86.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a86~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 13.566     ;
; 86.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a14~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 13.526     ;
; 86.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a86~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 13.478     ;
; 86.771 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 13.460     ;
; 86.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a14~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 13.438     ;
; 86.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 13.454     ;
; 86.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a18~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 13.443     ;
; 86.843 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 13.407     ;
; 86.843 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 13.407     ;
; 86.845 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_datain_reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 13.411     ;
; 86.846 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 13.404     ;
; 86.846 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 13.404     ;
; 86.848 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_datain_reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 13.408     ;
; 86.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a88~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 13.397     ;
; 86.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 13.366     ;
; 86.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a18~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 13.355     ;
; 86.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 13.305     ;
; 86.962 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a9~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 13.263     ;
; 86.997 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 13.236     ;
; 87.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 13.191     ;
; 87.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a11~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 13.174     ;
; 87.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.175      ; 13.176     ;
; 87.088 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 13.143     ;
; 87.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a76~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 13.131     ;
; 87.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 13.116     ;
; 87.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a11~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 13.086     ;
; 87.226 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a86~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 13.020     ;
; 87.226 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a14~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 12.996     ;
; 87.256 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_datain_reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 12.993     ;
; 87.257 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 12.986     ;
; 87.279 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a9~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 12.946     ;
; 87.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a70~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 12.915     ;
; 87.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a88~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 12.933     ;
; 87.318 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 12.924     ;
; 87.322 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a18~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 12.913     ;
; 87.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a70~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.160      ; 12.827     ;
; 87.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a12~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 12.835     ;
; 87.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 12.803     ;
; 87.452 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a55~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 12.786     ;
; 87.452 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a55~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 12.786     ;
; 87.454 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a55~portb_datain_reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 12.790     ;
; 87.455 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a55~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 12.783     ;
; 87.455 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a55~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.179      ; 12.783     ;
; 87.457 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a55~portb_datain_reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 12.787     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'lsi'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 83.311 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[5]                                         ; lsi          ; lsi         ; 100.000      ; -0.086     ; 16.621     ;
; 83.718 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[10]                                        ; lsi          ; lsi         ; 100.000      ; -0.082     ; 16.218     ;
; 83.719 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[3]                                         ; lsi          ; lsi         ; 100.000      ; -0.091     ; 16.208     ;
; 83.765 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[14]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 16.162     ;
; 83.819 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[7]                                         ; lsi          ; lsi         ; 100.000      ; -0.091     ; 16.108     ;
; 83.839 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[13]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 16.088     ;
; 84.246 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[11]                                        ; lsi          ; lsi         ; 100.000      ; -0.086     ; 15.686     ;
; 84.352 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[8]                                         ; lsi          ; lsi         ; 100.000      ; -0.091     ; 15.575     ;
; 84.558 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[15]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 15.369     ;
; 84.577 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[9]                                         ; lsi          ; lsi         ; 100.000      ; -0.091     ; 15.350     ;
; 84.620 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[4]                                         ; lsi          ; lsi         ; 100.000      ; -0.086     ; 15.312     ;
; 84.792 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[12]                                        ; lsi          ; lsi         ; 100.000      ; -0.086     ; 15.140     ;
; 85.203 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[6]                                         ; lsi          ; lsi         ; 100.000      ; -0.091     ; 14.724     ;
; 85.349 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[2]                                         ; lsi          ; lsi         ; 100.000      ; -0.091     ; 14.578     ;
; 85.430 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[1]                                         ; lsi          ; lsi         ; 100.000      ; -0.091     ; 14.497     ;
; 85.432 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[0]                                         ; lsi          ; lsi         ; 100.000      ; -0.091     ; 14.495     ;
; 86.337 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[10] ; lsi          ; lsi         ; 100.000      ; -0.086     ; 13.595     ;
; 86.337 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[7]  ; lsi          ; lsi         ; 100.000      ; -0.086     ; 13.595     ;
; 86.337 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[13] ; lsi          ; lsi         ; 100.000      ; -0.086     ; 13.595     ;
; 86.337 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[5]  ; lsi          ; lsi         ; 100.000      ; -0.086     ; 13.595     ;
; 86.337 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[6]  ; lsi          ; lsi         ; 100.000      ; -0.086     ; 13.595     ;
; 86.337 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[8]  ; lsi          ; lsi         ; 100.000      ; -0.086     ; 13.595     ;
; 86.337 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[9]  ; lsi          ; lsi         ; 100.000      ; -0.086     ; 13.595     ;
; 86.337 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[11] ; lsi          ; lsi         ; 100.000      ; -0.086     ; 13.595     ;
; 86.337 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[14] ; lsi          ; lsi         ; 100.000      ; -0.086     ; 13.595     ;
; 86.381 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[4]  ; lsi          ; lsi         ; 100.000      ; -0.086     ; 13.551     ;
; 86.381 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[12] ; lsi          ; lsi         ; 100.000      ; -0.086     ; 13.551     ;
; 86.381 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[15] ; lsi          ; lsi         ; 100.000      ; -0.086     ; 13.551     ;
; 86.553 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[20]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 13.374     ;
; 86.631 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[4]  ; lsi          ; lsi         ; 100.000      ; -0.075     ; 13.312     ;
; 86.631 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[10] ; lsi          ; lsi         ; 100.000      ; -0.075     ; 13.312     ;
; 86.631 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[7]  ; lsi          ; lsi         ; 100.000      ; -0.075     ; 13.312     ;
; 86.631 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[11] ; lsi          ; lsi         ; 100.000      ; -0.075     ; 13.312     ;
; 86.631 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[6]  ; lsi          ; lsi         ; 100.000      ; -0.075     ; 13.312     ;
; 86.631 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[13] ; lsi          ; lsi         ; 100.000      ; -0.075     ; 13.312     ;
; 86.631 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[15] ; lsi          ; lsi         ; 100.000      ; -0.075     ; 13.312     ;
; 86.783 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[10] ; lsi          ; lsi         ; 100.000      ; -0.110     ; 13.125     ;
; 86.783 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[8]  ; lsi          ; lsi         ; 100.000      ; -0.110     ; 13.125     ;
; 86.783 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[11] ; lsi          ; lsi         ; 100.000      ; -0.110     ; 13.125     ;
; 86.783 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[14] ; lsi          ; lsi         ; 100.000      ; -0.110     ; 13.125     ;
; 86.860 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[4]  ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.076     ;
; 86.860 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[7]  ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.076     ;
; 86.860 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[0]  ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.076     ;
; 86.860 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[1]  ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.076     ;
; 86.860 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[6]  ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.076     ;
; 86.860 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[2]  ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.076     ;
; 86.860 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[3]  ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.076     ;
; 86.860 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[5]  ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.076     ;
; 86.860 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[15] ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.076     ;
; 86.860 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[9]  ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.076     ;
; 86.860 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[12] ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.076     ;
; 86.860 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[13] ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.076     ;
; 86.869 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[0]  ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.067     ;
; 86.869 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[1]  ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.067     ;
; 86.869 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[2]  ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.067     ;
; 86.869 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[15] ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.067     ;
; 86.892 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[22]                                        ; lsi          ; lsi         ; 100.000      ; -0.082     ; 13.044     ;
; 86.903 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[28]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 13.024     ;
; 86.945 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[26]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.982     ;
; 86.946 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[27]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.981     ;
; 86.947 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[21]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.980     ;
; 87.011 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[3]       ; lsi          ; lsi         ; 100.000      ; -0.082     ; 12.925     ;
; 87.011 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[5]       ; lsi          ; lsi         ; 100.000      ; -0.082     ; 12.925     ;
; 87.068 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[29]                                        ; lsi          ; lsi         ; 100.000      ; -0.086     ; 12.864     ;
; 87.074 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[3]       ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.853     ;
; 87.074 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[9]       ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.853     ;
; 87.074 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[6]       ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.853     ;
; 87.074 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[13]      ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.853     ;
; 87.074 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[15]      ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.853     ;
; 87.074 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[2]       ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.853     ;
; 87.074 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[8]       ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.853     ;
; 87.074 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[1]       ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.853     ;
; 87.074 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[8]       ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.853     ;
; 87.074 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[9]       ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.853     ;
; 87.074 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[12]      ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.853     ;
; 87.074 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[14]      ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.853     ;
; 87.079 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[25]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.848     ;
; 87.090 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[23]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.837     ;
; 87.117 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[19]                                        ; lsi          ; lsi         ; 100.000      ; -0.086     ; 12.815     ;
; 87.172 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[0]  ; lsi          ; lsi         ; 100.000      ; -0.118     ; 12.728     ;
; 87.172 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[1]  ; lsi          ; lsi         ; 100.000      ; -0.118     ; 12.728     ;
; 87.172 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[2]  ; lsi          ; lsi         ; 100.000      ; -0.118     ; 12.728     ;
; 87.172 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[3]  ; lsi          ; lsi         ; 100.000      ; -0.118     ; 12.728     ;
; 87.188 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[0]  ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.739     ;
; 87.188 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[1]  ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.739     ;
; 87.188 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[2]  ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.739     ;
; 87.188 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[3]  ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.739     ;
; 87.188 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[5]  ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.739     ;
; 87.193 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[8]  ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.734     ;
; 87.193 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[9]  ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.734     ;
; 87.193 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[12] ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.734     ;
; 87.193 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[14] ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.734     ;
; 87.219 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[24]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.708     ;
; 87.264 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[18]                                        ; lsi          ; lsi         ; 100.000      ; -0.086     ; 12.668     ;
; 87.279 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[30]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.648     ;
; 87.288 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[17]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.639     ;
; 87.305 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[16]                                        ; lsi          ; lsi         ; 100.000      ; -0.091     ; 12.622     ;
; 87.321 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[10] ; lsi          ; lsi         ; 100.000      ; -0.118     ; 12.579     ;
; 87.321 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[3]  ; lsi          ; lsi         ; 100.000      ; -0.118     ; 12.579     ;
; 87.321 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[14] ; lsi          ; lsi         ; 100.000      ; -0.118     ; 12.579     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'jtag_tck'                                                                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.636  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.004      ; 3.386      ;
; 96.699  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O5kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.021     ; 3.298      ;
; 96.846  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.214      ; 3.386      ;
; 96.862  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.214      ; 3.370      ;
; 96.906  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.002     ; 3.110      ;
; 97.008  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.214      ; 3.224      ;
; 97.057  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rvhoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.233      ; 3.194      ;
; 97.125  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P6eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.214      ; 3.107      ;
; 97.880  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.002     ; 2.136      ;
; 98.174  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.013      ; 1.857      ;
; 98.310  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.002     ; 1.706      ;
; 98.441  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.002     ; 1.575      ;
; 98.514  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.120      ; 1.624      ;
; 98.638  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.120      ; 1.500      ;
; 98.843  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.120      ; 1.295      ;
; 189.571 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.387     ; 10.060     ;
; 189.669 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.387     ; 9.962      ;
; 189.900 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.294     ; 9.824      ;
; 189.924 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H6bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.294     ; 9.800      ;
; 190.023 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndpoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.091     ; 9.904      ;
; 190.125 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fetoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.103     ; 9.790      ;
; 190.158 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.387     ; 9.473      ;
; 190.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.201     ; 9.649      ;
; 190.186 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjdzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.201     ; 9.631      ;
; 190.200 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vbezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.201     ; 9.617      ;
; 190.227 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zdozz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.294     ; 9.497      ;
; 190.238 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.111     ; 9.669      ;
; 190.252 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ykezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.201     ; 9.565      ;
; 190.255 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.111     ; 9.652      ;
; 190.256 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.119      ; 9.881      ;
; 190.256 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.387     ; 9.375      ;
; 190.273 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Edeoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.294     ; 9.451      ;
; 190.273 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.294     ; 9.451      ;
; 190.274 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U2izz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.294     ; 9.450      ;
; 190.274 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.294     ; 9.450      ;
; 190.275 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.665      ;
; 190.275 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.665      ;
; 190.275 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.665      ;
; 190.275 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.665      ;
; 190.275 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.665      ;
; 190.275 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.665      ;
; 190.275 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.665      ;
; 190.275 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.665      ;
; 190.275 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.266     ; 9.477      ;
; 190.291 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.649      ;
; 190.291 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.649      ;
; 190.291 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.649      ;
; 190.291 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.649      ;
; 190.291 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.649      ;
; 190.291 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.649      ;
; 190.291 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.649      ;
; 190.291 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.649      ;
; 190.293 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.877      ;
; 190.293 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.877      ;
; 190.293 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.877      ;
; 190.293 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.877      ;
; 190.293 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.877      ;
; 190.293 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.877      ;
; 190.293 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.877      ;
; 190.293 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.877      ;
; 190.312 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.233     ; 9.473      ;
; 190.312 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.233     ; 9.473      ;
; 190.312 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.233     ; 9.473      ;
; 190.312 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.233     ; 9.473      ;
; 190.312 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.233     ; 9.473      ;
; 190.312 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.233     ; 9.473      ;
; 190.312 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.233     ; 9.473      ;
; 190.312 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.233     ; 9.473      ;
; 190.327 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wfhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.294     ; 9.397      ;
; 190.349 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E0poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.285     ; 9.384      ;
; 190.349 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mfqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.285     ; 9.384      ;
; 190.416 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.050     ; 9.552      ;
; 190.446 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.111     ; 9.461      ;
; 190.453 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.119      ; 9.684      ;
; 190.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.020     ; 9.523      ;
; 190.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.020     ; 9.523      ;
; 190.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.020     ; 9.523      ;
; 190.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.020     ; 9.523      ;
; 190.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.020     ; 9.523      ;
; 190.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.020     ; 9.523      ;
; 190.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.020     ; 9.523      ;
; 190.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.020     ; 9.523      ;
; 190.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.020     ; 9.523      ;
; 190.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.020     ; 9.523      ;
; 190.483 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.457      ;
; 190.483 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.457      ;
; 190.483 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.457      ;
; 190.483 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.457      ;
; 190.483 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.457      ;
; 190.483 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.457      ;
; 190.483 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.457      ;
; 190.483 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 9.457      ;
; 190.487 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.294     ; 9.237      ;
; 190.489 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.681      ;
; 190.489 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.681      ;
; 190.489 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.681      ;
; 190.489 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.681      ;
; 190.489 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.681      ;
; 190.489 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.681      ;
; 190.489 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.152      ; 9.681      ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.392 ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|buf_pend                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|buf_pend                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.674      ;
; 0.392 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A63nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A63nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L90a17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L90a17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltwf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltwf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwwf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwwf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mp9917                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mp9917                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F70t07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F70t07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C8a917                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C8a917                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W9zs07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W9zs07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V40t07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V40t07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vr4107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vr4107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N54107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N54107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jn4107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jn4107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xi4107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xi4107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmhzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmhzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngxf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngxf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R0boz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R0boz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cwnzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cwnzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qh7nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qh7nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q5wf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q5wf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eh1107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eh1107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mbvf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mbvf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|An0107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|An0107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vjnoz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vjnoz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A37nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A37nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vt8oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vt8oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byvzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byvzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvea17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvea17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R10007                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R10007                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h                                    ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h                                    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb|iaddr_in_port[1] ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb|iaddr_in_port[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O4yzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O4yzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5jnz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5jnz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pbgu07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pbgu07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndgu07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndgu07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fvjzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fvjzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gylzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gylzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wdmzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wdmzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cazzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cazzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G3boz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G3boz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sl2107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sl2107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nipzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nipzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Upnzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Upnzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jw8oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jw8oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo2107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo2107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mz8oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mz8oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qlpzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qlpzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdzzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdzzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K6boz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K6boz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ysnzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ysnzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqzf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqzf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cexa17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cexa17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jesnz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jesnz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhsnz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhsnz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R41107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R41107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N33nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N33nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eqwnz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eqwnz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ulzs07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ulzs07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eq7107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eq7107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wy3107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wy3107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq0007                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq0007                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z76g07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z76g07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tyszz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tyszz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pmzzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pmzzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync|state_reg[1]                                                                                        ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync|state_reg[1]                                                                                        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_2|ahb_bus_matrix_arbiterM6:u_output_arb|iaddr_in_port[1] ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_2|ahb_bus_matrix_arbiterM6:u_output_arb|iaddr_in_port[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8joz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8joz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync|state_reg[2]                                                                                        ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync|state_reg[2]                                                                                        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pp6oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pp6oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tdpa17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tdpa17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nl0007                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nl0007                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dninz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dninz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rl7107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rl7107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6vf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6vf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sgonz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sgonz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3sm17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3sm17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D2xf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D2xf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Igmzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Igmzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K70007                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K70007                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ut5oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ut5oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nn5oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nn5oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uv0107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uv0107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odvzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odvzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Skwf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Skwf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gkvf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gkvf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yw5oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yw5oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sg0107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sg0107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fh5oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fh5oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q56b17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q56b17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knvf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knvf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V75oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V75oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yy0107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yy0107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjmzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjmzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohwf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohwf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O15oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O15oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgvzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgvzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Za5oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Za5oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wj0107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wj0107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gv4oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gv4oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.674      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.398 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                         ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                         ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.674      ;
; 0.416 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.678      ;
; 0.416 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.678      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.678      ;
; 0.417 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.678      ;
; 0.417 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.678      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.678      ;
; 0.424 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a119~portb_datain_reg0                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.376      ; 1.023      ;
; 0.432 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a19~portb_address_reg0                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.370      ; 1.025      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.696      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.697      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.697      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.697      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.696      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.697      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.698      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.697      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.697      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.698      ;
; 0.438 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a19~portb_address_reg0                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.370      ; 1.031      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.699      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'hse'                                                                                                                                              ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.412 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.076      ; 0.674      ;
; 0.416 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.076      ; 0.678      ;
; 0.621 ; fpga_platform:u_fpga_platform|pll_locked        ; fpga_platform:u_fpga_platform|pll_locked_d      ; hse          ; hse         ; 0.000        ; 0.076      ; 0.883      ;
; 0.683 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.076      ; 0.945      ;
; 0.723 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.076      ; 0.985      ;
; 0.799 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.061      ;
; 0.821 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.076      ; 1.083      ;
; 0.925 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.187      ;
; 0.962 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.076      ; 1.224      ;
; 1.055 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.076      ; 1.317      ;
; 1.070 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.332      ;
; 1.077 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.339      ;
; 1.086 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.076      ; 1.348      ;
; 1.103 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.365      ;
; 1.224 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.486      ;
; 1.238 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.500      ;
; 1.311 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.573      ;
; 1.374 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.636      ;
; 1.485 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.076      ; 1.747      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.412 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.674      ;
; 0.412 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.674      ;
; 0.416 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.678      ;
; 0.441 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.703      ;
; 0.442 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.704      ;
; 0.453 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.715      ;
; 0.656 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.918      ;
; 0.657 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.919      ;
; 0.669 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.931      ;
; 0.672 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.934      ;
; 0.790 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.052      ;
; 0.903 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.165      ;
; 1.027 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.289      ;
; 1.039 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.301      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'jtag_tck'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.413 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qukzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.107      ; 0.706      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fydoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fydoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uw1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uw1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6czz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6czz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmdzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blczz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T9ezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T9ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7dzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vycoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vycoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.674      ;
; 0.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.678      ;
; 0.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.678      ;
; 0.452 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gnazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.091      ; 0.729      ;
; 0.452 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.090      ; 0.728      ;
; 0.456 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.094      ; 0.736      ;
; 0.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sthoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 0.698      ;
; 0.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Im2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 0.698      ;
; 0.463 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.049      ; 0.698      ;
; 0.463 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh3nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vj3nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.049      ; 0.698      ;
; 0.468 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dlizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 0.704      ;
; 0.476 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.045      ; 0.707      ;
; 0.476 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fetoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xftoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.066      ; 0.728      ;
; 0.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iy1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh3nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.049      ; 0.721      ;
; 0.519 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iouzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.726      ;
; 0.519 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.017      ; 0.722      ;
; 0.520 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.049      ; 0.755      ;
; 0.520 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K4goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.049      ; 0.755      ;
; 0.530 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8coz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Plkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.385      ; 1.101      ;
; 0.538 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qukzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 0.751      ;
; 0.539 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.047      ; 0.772      ;
; 0.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G7kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.101      ; 0.830      ;
; 0.552 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I9kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.101      ; 0.839      ;
; 0.572 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zweoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I0foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.121      ; 0.879      ;
; 0.572 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.121      ; 0.879      ;
; 0.572 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F51g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W3fzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.091      ; 0.849      ;
; 0.592 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rlgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.049      ; 0.827      ;
; 0.610 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.088      ; 0.884      ;
; 0.616 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.099      ; 0.901      ;
; 0.620 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.094      ; 0.900      ;
; 0.621 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yqczz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rsczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.093      ; 0.900      ;
; 0.624 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L3vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.099      ; 0.909      ;
; 0.629 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.094      ; 0.909      ;
; 0.630 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cpbzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.093      ; 0.909      ;
; 0.630 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mwazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fyazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.093      ; 0.909      ;
; 0.632 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yuooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.345      ; 1.163      ;
; 0.632 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A2ezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.090      ; 0.908      ;
; 0.642 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.061      ; 0.889      ;
; 0.645 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fpkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.076      ; 0.907      ;
; 0.645 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I9kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.076      ; 0.907      ;
; 0.649 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zweoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.081      ; 0.916      ;
; 0.650 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S7lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.081      ; 0.917      ;
; 0.658 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dohoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 0.894      ;
; 0.661 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.048      ; 0.895      ;
; 0.664 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fpkzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.101      ; 0.951      ;
; 0.675 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wxkzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.107      ; 0.968      ;
; 0.676 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.905      ;
; 0.679 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fofoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.061      ; 0.926      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'lsi'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[15]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[15]                        ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[8]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[8]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[9]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[9]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[10]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[10]                        ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[11]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[11]                        ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[12]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[12]                        ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[13]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[13]                        ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[14]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[14]                        ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[3].u_int_bit_gen|int_sta      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[3].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[0]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[1]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[1]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[2]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[2]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[3]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[3]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[4]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[4]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[5]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[5]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[6]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[6]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[7]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[7]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[0].u_int_bit_gen|int_sta      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[0].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[15]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[15]                        ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[0]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[1]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[1]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[2]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[2]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[4]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[4]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[5]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[5]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[6]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[6]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[15]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[15]                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[8]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[8]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[9]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[9]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[10]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[10]                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[11]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[11]                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[12]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[12]                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[13]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[13]                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[14]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[14]                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[0]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[1]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[1]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[7]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[7]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[2]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[2]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[3]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[3]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[4]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[4]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[5]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[5]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[6]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[6]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[3]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[3]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[7]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[7]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[8]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[8]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[9]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[9]                         ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[10]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[10]                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[11]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[11]                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[12]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[12]                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[13]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[13]                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.414 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[14]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[14]                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[1].u_int_bit_gen|int_sta      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[1].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[2].u_int_bit_gen|int_sta      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[2].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[0]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[1]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[1]                         ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[2]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[2]                         ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[3]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[3]                         ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[11]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[11]                        ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[4]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[4]                         ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[5]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[5]                         ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[6]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[6]                         ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[7]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[7]                         ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[8]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[8]                         ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[9]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[9]                         ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[10]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[10]                        ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[12]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[12]                        ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[13]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[13]                        ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[14]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[14]                        ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[15]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[15]                        ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.674      ;
; 0.417 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]                                     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]                                                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.678      ;
; 0.417 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]                                     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]                                                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.678      ;
; 0.427 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|posedge_detect:u_int_detect|A_d[3]                                                    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[3].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.688      ;
; 0.436 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1                                  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2                                                      ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.697      ;
; 0.437 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[3]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.698      ;
; 0.437 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[32]                                                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.697      ;
; 0.440 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_tim_enable  ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[2]                                                                              ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.699      ;
; 0.463 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg                                 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]                                                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.724      ;
; 0.571 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[1]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.831      ;
; 0.573 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[2]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.832      ;
; 0.577 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_auto_reload ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[2]                                                                              ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.836      ;
; 0.609 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[5] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[37]                                                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.869      ;
; 0.610 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[2] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[34]                                                        ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.870      ;
; 0.615 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[0]                                     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.876      ;
; 0.616 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[0]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|posedge_detect:u_posedge_detect|A_d[0] ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.877      ;
; 0.617 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[1]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|posedge_detect:u_posedge_detect|A_d[0] ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.877      ;
; 0.617 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[2]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|posedge_detect:u_posedge_detect|A_d[0] ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.876      ;
; 0.617 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[16]                                    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.878      ;
; 0.637 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_auto_reload ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[0]                                                                              ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.898      ;
; 0.648 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[0]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.909      ;
; 0.651 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[2]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.073      ; 0.910      ;
; 0.655 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[0]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.916      ;
; 0.666 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[3]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[3]                          ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.927      ;
; 0.666 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[3]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[3]                          ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.927      ;
; 0.667 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[3]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[3]                          ; lsi          ; lsi         ; 0.000        ; 0.074      ; 0.927      ;
; 0.667 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[1]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[1]                          ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.928      ;
; 0.667 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[5]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[5]                          ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.928      ;
; 0.667 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[11]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[11]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.928      ;
; 0.667 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[13]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[13]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.928      ;
; 0.667 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[1]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[1]                          ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.928      ;
; 0.667 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[5]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[5]                          ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.928      ;
; 0.667 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[11]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[11]                         ; lsi          ; lsi         ; 0.000        ; 0.075      ; 0.928      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.413 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.674      ;
; 0.413 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.674      ;
; 0.417 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.678      ;
; 0.417 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.678      ;
; 0.434 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.695      ;
; 0.436 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.697      ;
; 0.436 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.697      ;
; 0.456 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.717      ;
; 0.607 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.868      ;
; 0.654 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.915      ;
; 0.672 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.933      ;
; 0.690 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.951      ;
; 0.698 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.959      ;
; 1.039 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.300      ;
; 1.120 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.381      ;
; 1.375 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.636      ;
; 1.445 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h       ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 1.789      ;
; 1.449 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.710      ;
; 1.636 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|s_trans_valid     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 1.980      ;
; 1.686 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.947      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 16.263 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zeqh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 8.665      ;
; 16.322 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zf6u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.121     ; 8.575      ;
; 16.329 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P27u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.119     ; 8.570      ;
; 16.336 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fj6u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.123     ; 8.559      ;
; 16.353 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oegg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 8.581      ;
; 16.353 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tggg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 8.581      ;
; 16.675 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpinz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.322      ; 8.665      ;
; 16.707 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Stunz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.097     ; 8.214      ;
; 16.707 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zuuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 8.206      ;
; 16.707 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Umuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 8.206      ;
; 16.707 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sh0t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 8.206      ;
; 16.707 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Peuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 8.206      ;
; 16.708 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I85107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.106     ; 8.204      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cpxnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.103     ; 8.206      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Th8nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.103     ; 8.206      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tzwzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.106     ; 8.203      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W2xzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.106     ; 8.203      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kl7oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.106     ; 8.203      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|No7oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.106     ; 8.203      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P98t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.128     ; 8.181      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E68t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.128     ; 8.181      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba4u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.129     ; 8.180      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tj8t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.129     ; 8.180      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P77t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.128     ; 8.181      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uv7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.128     ; 8.181      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D47t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.128     ; 8.181      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nxk917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.128     ; 8.181      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zh7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.134     ; 8.175      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xo7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.128     ; 8.181      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ll7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.134     ; 8.175      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Js7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.128     ; 8.181      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yamu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.128     ; 8.181      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kvbt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.134     ; 8.175      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wybt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.134     ; 8.175      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Msit07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 8.195      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Olit07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 8.195      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yvit07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 8.195      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmlu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 8.195      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q1at07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 8.195      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Su9t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 8.195      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C5at07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 8.195      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P0mu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 8.195      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R4ph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 8.220      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T6ph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 8.220      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Emph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 8.220      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bx6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 8.208      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J61t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 8.208      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xjuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 8.208      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Csuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 8.208      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5xzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 8.205      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfxzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 8.205      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Otwzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 8.205      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rwwzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 8.205      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eztf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 8.214      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eiwzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.106     ; 8.203      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bbph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 8.220      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xylm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 8.223      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvlm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 8.223      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y1mm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 8.223      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A96oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 8.220      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jatg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 8.204      ;
; 16.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V0ha17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.089     ; 8.220      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lqct07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.130     ; 8.178      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pjct07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.130     ; 8.178      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ad8t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.130     ; 8.178      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4kt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 8.190      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etkt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 8.190      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1gt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.120     ; 8.188      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohbt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.131     ; 8.177      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mobt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.131     ; 8.177      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yrbt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.131     ; 8.177      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ekjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 8.190      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qnjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 8.190      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 8.190      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oujt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 8.190      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sgjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 8.190      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Agpa17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.097     ; 8.211      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gmjnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.097     ; 8.211      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Enpa17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.097     ; 8.211      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukpa17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.097     ; 8.211      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fnyzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 8.201      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zs6g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 8.201      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kj7107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 8.201      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tc4g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 8.201      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L85g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 8.214      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H0vf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 8.207      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ui5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.100     ; 8.208      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz4107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.099     ; 8.209      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G2zs07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 8.210      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fs2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 8.210      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B2hg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.099     ; 8.209      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U27107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 8.213      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qiboz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 8.213      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 8.213      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qugg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 8.210      ;
; 16.710 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xwgg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.098     ; 8.210      ;
; 16.711 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cqgt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.119     ; 8.188      ;
; 16.711 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Otgt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.119     ; 8.188      ;
; 16.711 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwn917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.119     ; 8.188      ;
; 16.711 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J5gt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.119     ; 8.188      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'jtag_tck'                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.469  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.041     ; 3.508      ;
; 96.579  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.070      ; 3.509      ;
; 195.860 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.650     ; 3.508      ;
; 195.860 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.650     ; 3.508      ;
; 195.860 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y3roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.650     ; 3.508      ;
; 195.907 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.604     ; 3.507      ;
; 195.907 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J0doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.604     ; 3.507      ;
; 195.907 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gv1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.604     ; 3.507      ;
; 195.960 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 3.901      ;
; 195.960 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 3.901      ;
; 195.960 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xqkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 3.901      ;
; 196.037 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V1poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.474     ; 3.507      ;
; 196.055 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.460     ; 3.503      ;
; 196.056 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S8vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.455     ; 3.507      ;
; 196.056 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iavzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.455     ; 3.507      ;
; 196.066 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jkdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.442     ; 3.510      ;
; 196.066 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.442     ; 3.510      ;
; 196.071 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.438     ; 3.509      ;
; 196.071 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.438     ; 3.509      ;
; 196.078 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yrooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.433     ; 3.507      ;
; 196.078 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.433     ; 3.507      ;
; 196.078 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.433     ; 3.507      ;
; 196.081 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.429     ; 3.508      ;
; 196.081 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.429     ; 3.508      ;
; 196.081 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.429     ; 3.508      ;
; 196.081 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.429     ; 3.508      ;
; 196.081 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.429     ; 3.508      ;
; 196.081 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.429     ; 3.508      ;
; 196.086 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z7bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.432     ; 3.500      ;
; 196.086 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.432     ; 3.500      ;
; 196.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.427     ; 3.504      ;
; 196.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.427     ; 3.504      ;
; 196.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.427     ; 3.504      ;
; 196.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.427     ; 3.504      ;
; 196.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.427     ; 3.504      ;
; 196.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.427     ; 3.504      ;
; 196.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.427     ; 3.504      ;
; 196.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.427     ; 3.504      ;
; 196.092 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.415     ; 3.511      ;
; 196.092 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.415     ; 3.511      ;
; 196.103 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.405     ; 3.510      ;
; 196.103 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fmdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.405     ; 3.510      ;
; 196.110 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.402     ; 3.506      ;
; 196.110 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.402     ; 3.506      ;
; 196.110 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.402     ; 3.506      ;
; 196.113 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xbcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.403     ; 3.502      ;
; 196.125 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qukzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.396     ; 3.497      ;
; 196.125 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.396     ; 3.497      ;
; 196.125 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S2lzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.396     ; 3.497      ;
; 196.125 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I4lzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.396     ; 3.497      ;
; 196.125 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C1lzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.396     ; 3.497      ;
; 196.125 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wxkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.396     ; 3.497      ;
; 196.136 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.378     ; 3.504      ;
; 196.136 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.378     ; 3.504      ;
; 196.136 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.378     ; 3.504      ;
; 196.136 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.378     ; 3.504      ;
; 196.136 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.378     ; 3.504      ;
; 196.147 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.369     ; 3.502      ;
; 196.147 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.369     ; 3.502      ;
; 196.147 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.369     ; 3.502      ;
; 196.147 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.369     ; 3.502      ;
; 196.147 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.369     ; 3.502      ;
; 196.153 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O6ozz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.369     ; 3.496      ;
; 196.153 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lyroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.369     ; 3.496      ;
; 196.153 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.369     ; 3.496      ;
; 196.153 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aquzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.369     ; 3.496      ;
; 196.153 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Holzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.369     ; 3.496      ;
; 196.156 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.364     ; 3.498      ;
; 196.156 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kqfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.364     ; 3.498      ;
; 196.156 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uufoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.364     ; 3.498      ;
; 196.156 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ezfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.364     ; 3.498      ;
; 196.156 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Amfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.364     ; 3.498      ;
; 196.156 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zwfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.364     ; 3.498      ;
; 196.156 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fofoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.364     ; 3.498      ;
; 196.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8coz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.357     ; 3.497      ;
; 196.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vicoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.357     ; 3.497      ;
; 196.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rvhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.357     ; 3.497      ;
; 196.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eacoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.357     ; 3.497      ;
; 196.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.357     ; 3.497      ;
; 196.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.357     ; 3.497      ;
; 196.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U0roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.344     ; 3.504      ;
; 196.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rk1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.344     ; 3.504      ;
; 196.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ubroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.344     ; 3.504      ;
; 196.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.344     ; 3.504      ;
; 196.181 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.338     ; 3.499      ;
; 196.181 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bzpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.338     ; 3.499      ;
; 196.181 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ynroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.338     ; 3.499      ;
; 196.181 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zwsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.338     ; 3.499      ;
; 196.181 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wlroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.338     ; 3.499      ;
; 196.181 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L4izz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.338     ; 3.499      ;
; 196.181 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W5soz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.338     ; 3.499      ;
; 196.181 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dhqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.338     ; 3.499      ;
; 196.184 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C5poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.328     ; 3.506      ;
; 196.184 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pvcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.328     ; 3.506      ;
; 196.187 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dohoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.335     ; 3.496      ;
; 196.187 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.335     ; 3.496      ;
; 196.187 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sthoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.335     ; 3.496      ;
; 196.192 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.323     ; 3.503      ;
; 196.212 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.301     ; 3.505      ;
; 196.215 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efpoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.304     ; 3.499      ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.065      ;
; 96.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.065      ;
; 96.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.065      ;
; 96.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.065      ;
; 96.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.065      ;
; 96.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.065      ;
; 96.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.065      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.869      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.869      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.869      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.869      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.869      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.869      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.869      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.869      ;
; 97.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.547      ;
; 97.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.523      ;
; 97.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.523      ;
; 97.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.523      ;
; 97.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.523      ;
; 97.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.523      ;
; 97.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.523      ;
; 97.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.523      ;
; 97.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.478      ;
; 97.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.440      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.280      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.271      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.271      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.271      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.271      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.271      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.271      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.223      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.223      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.223      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.223      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.223      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.223      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.223      ;
; 97.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.221      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.208      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.191      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.181      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.181      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.181      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.181      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.181      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.181      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.181      ;
; 97.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.151      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.130      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.130      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.130      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.130      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.130      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.130      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.130      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.130      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
; 97.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.112      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.491      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.491      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.491      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.491      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.491      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.491      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.491      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.491      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.491      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.491      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.491      ;
; 1.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.491      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.669      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.669      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.669      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.669      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.669      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.669      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.797      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.797      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.797      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.797      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.797      ;
; 1.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.797      ;
; 1.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.943      ;
; 1.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.943      ;
; 1.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.943      ;
; 1.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.943      ;
; 1.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.943      ;
; 1.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.943      ;
; 1.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.943      ;
; 1.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 1.984      ;
; 1.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 1.984      ;
; 1.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 1.984      ;
; 1.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 1.984      ;
; 1.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 1.984      ;
; 1.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 1.984      ;
; 1.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 1.984      ;
; 1.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 1.984      ;
; 1.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.949      ;
; 1.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.949      ;
; 1.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.949      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.966      ;
; 1.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.004      ;
; 1.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.064      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.042      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.042      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.042      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.042      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.042      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.042      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.042      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.041      ;
; 1.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.063      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.121      ;
; 1.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.098      ;
; 1.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.098      ;
; 1.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.098      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.886 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hytnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.152      ;
; 1.886 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K0u917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.152      ;
; 1.886 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D8u917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.152      ;
; 1.886 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q2vs07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.152      ;
; 1.886 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzus07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.152      ;
; 1.886 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A1unz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.152      ;
; 1.886 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z8unz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.152      ;
; 1.886 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mkus07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.152      ;
; 1.886 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Thus07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.152      ;
; 1.886 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G6unz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.152      ;
; 2.392 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Syqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.666      ;
; 2.392 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejtm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.666      ;
; 2.392 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Udwm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.666      ;
; 2.392 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ssqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.666      ;
; 2.392 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfw917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.666      ;
; 2.392 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fhw917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.666      ;
; 2.392 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndw917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.666      ;
; 2.408 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qoqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.681      ;
; 2.408 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hlvm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.681      ;
; 2.408 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tuqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.681      ;
; 2.408 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.681      ;
; 2.408 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z8qm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.681      ;
; 2.641 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aisoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 3.397      ;
; 2.641 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F2ioz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 3.397      ;
; 2.641 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Atlzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 3.397      ;
; 2.641 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pasoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 3.397      ;
; 2.641 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qvbzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 3.397      ;
; 2.641 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mxczz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 3.397      ;
; 2.641 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kafzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 3.397      ;
; 2.641 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Scbzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 3.397      ;
; 2.641 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zvozz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 3.397      ;
; 2.641 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hbozz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 3.397      ;
; 2.641 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3soz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 3.397      ;
; 2.651 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E1fzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 3.385      ;
; 2.656 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ptmoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 3.387      ;
; 2.656 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvmoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 3.387      ;
; 2.658 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pduzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.388      ;
; 2.658 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lj6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.388      ;
; 2.658 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V66107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 3.387      ;
; 2.658 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ofuzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.388      ;
; 2.659 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rb6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 3.385      ;
; 2.659 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ve6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 3.385      ;
; 2.659 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C82h07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 3.385      ;
; 2.659 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 3.385      ;
; 2.659 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gd6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 3.385      ;
; 2.659 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kg6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 3.385      ;
; 2.660 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Faioz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.518      ; 3.364      ;
; 2.660 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W7ioz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.518      ; 3.364      ;
; 2.665 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fefh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 3.420      ;
; 2.665 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo1t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 3.420      ;
; 2.665 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qifh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 3.420      ;
; 2.665 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kgfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 3.420      ;
; 2.665 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wkfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 3.420      ;
; 2.667 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H0kzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 3.388      ;
; 2.668 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sphoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.390      ;
; 2.669 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yk9g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.521      ; 3.376      ;
; 2.669 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lpmzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.547      ; 3.402      ;
; 2.671 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C6rzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 3.395      ;
; 2.671 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A4qoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 3.395      ;
; 2.676 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X2fh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.406      ;
; 2.676 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U4fh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.406      ;
; 2.676 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pneh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.544      ; 3.406      ;
; 2.682 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxuzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 3.392      ;
; 2.682 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W0rzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 3.392      ;
; 2.682 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Izdzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 3.392      ;
; 2.682 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qktoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 3.392      ;
; 2.684 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.406      ;
; 2.684 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ge2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.406      ;
; 2.684 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gaog07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.406      ;
; 2.684 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bgah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.406      ;
; 2.684 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Noah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.406      ;
; 2.684 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P32t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.406      ;
; 2.684 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jkah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.406      ;
; 2.684 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.406      ;
; 2.684 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lmah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.536      ; 3.406      ;
; 2.685 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrlm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 3.395      ;
; 2.685 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpjm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 3.395      ;
; 2.685 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qxwa17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 3.395      ;
; 2.685 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fftm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 3.395      ;
; 2.685 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ihvm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 3.395      ;
; 2.685 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N6im17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 3.395      ;
; 2.685 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W88g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.371      ;
; 2.685 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N68g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 3.371      ;
; 2.688 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 3.376      ;
; 2.688 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dm7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 3.376      ;
; 2.688 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 3.376      ;
; 2.688 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 3.376      ;
; 2.688 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 3.376      ;
; 2.691 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmrzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 3.387      ;
; 2.692 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gptzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 3.388      ;
; 2.692 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Crtzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 3.388      ;
; 2.692 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckkh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 3.388      ;
; 2.692 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sjtzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 3.388      ;
; 2.692 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oltzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.509      ; 3.387      ;
; 2.692 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byzf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 3.388      ;
; 2.692 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sbuzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 3.388      ;
; 2.692 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9uzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 3.388      ;
; 2.692 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ystzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 3.388      ;
; 2.696 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lafh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 3.417      ;
; 2.698 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ce7h07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 3.382      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Removal: 'jtag_tck'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.921 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oivf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.200      ; 3.307      ;
; 2.921 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Scwf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.200      ; 3.307      ;
; 2.921 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cu0107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.200      ; 3.307      ;
; 2.921 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvpzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.200      ; 3.307      ;
; 2.921 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bwrzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.200      ; 3.307      ;
; 2.921 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H7szz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.200      ; 3.307      ;
; 2.958 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdqzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.166      ; 3.310      ;
; 2.958 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wbpoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.166      ; 3.310      ;
; 2.958 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vdqoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.166      ; 3.310      ;
; 2.958 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nyooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.166      ; 3.310      ;
; 2.961 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.154      ; 3.301      ;
; 2.961 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L3vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.154      ; 3.301      ;
; 2.979 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eanoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.136      ; 3.301      ;
; 2.979 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqszz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.136      ; 3.301      ;
; 2.979 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Veeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.136      ; 3.301      ;
; 3.003 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rmeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.112      ; 3.301      ;
; 3.003 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Koeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.112      ; 3.301      ;
; 3.003 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.112      ; 3.301      ;
; 3.003 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.112      ; 3.301      ;
; 3.003 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.112      ; 3.301      ;
; 3.007 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bzsoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.118      ; 3.311      ;
; 3.007 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.118      ; 3.311      ;
; 3.007 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N6izz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.118      ; 3.311      ;
; 3.008 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qfkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.110      ; 3.304      ;
; 3.008 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Plkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.110      ; 3.304      ;
; 3.008 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Thkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.110      ; 3.304      ;
; 3.008 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.110      ; 3.304      ;
; 3.008 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.110      ; 3.304      ;
; 3.008 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kbkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.110      ; 3.304      ;
; 3.008 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.110      ; 3.304      ;
; 3.020 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.104      ; 3.310      ;
; 3.020 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0jzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.104      ; 3.310      ;
; 3.020 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nuizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.104      ; 3.310      ;
; 3.027 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.094      ; 3.307      ;
; 3.027 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.094      ; 3.307      ;
; 3.027 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.094      ; 3.307      ;
; 3.033 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vjfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.088      ; 3.307      ;
; 3.033 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I0foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.088      ; 3.307      ;
; 3.033 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.088      ; 3.307      ;
; 3.033 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.088      ; 3.307      ;
; 3.035 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Imhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.090      ; 3.311      ;
; 3.040 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mzkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.078      ; 3.304      ;
; 3.040 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.078      ; 3.304      ;
; 3.050 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O5kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.076      ; 3.312      ;
; 3.050 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.076      ; 3.312      ;
; 3.050 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.076      ; 3.312      ;
; 3.050 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uyizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.076      ; 3.312      ;
; 3.050 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.076      ; 3.312      ;
; 3.051 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Haizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.073      ; 3.310      ;
; 3.051 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yuooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.073      ; 3.310      ;
; 3.051 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q8izz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.073      ; 3.310      ;
; 3.052 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nudzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.066      ; 3.304      ;
; 3.052 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.066      ; 3.304      ;
; 3.052 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lffoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.066      ; 3.304      ;
; 3.052 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cbfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.066      ; 3.304      ;
; 3.052 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y8foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.066      ; 3.304      ;
; 3.053 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.074      ; 3.313      ;
; 3.053 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.074      ; 3.313      ;
; 3.057 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.054      ; 3.297      ;
; 3.057 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ziizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.054      ; 3.297      ;
; 3.057 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q4foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.054      ; 3.297      ;
; 3.057 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dfizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.054      ; 3.297      ;
; 3.065 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ujroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 3.307      ;
; 3.065 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iwroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 3.307      ;
; 3.065 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 3.307      ;
; 3.065 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hdsoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 3.307      ;
; 3.070 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W3fzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.055      ; 3.311      ;
; 3.070 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hmcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.055      ; 3.311      ;
; 3.071 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 3.313      ;
; 3.071 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 3.313      ;
; 3.072 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S7lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.048      ; 3.306      ;
; 3.072 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.048      ; 3.306      ;
; 3.073 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3ozz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 3.309      ;
; 3.073 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Omqzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 3.309      ;
; 3.073 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go1107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 3.309      ;
; 3.073 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qxvf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 3.309      ;
; 3.073 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdlzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 3.309      ;
; 3.073 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xklzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 3.309      ;
; 3.073 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmuzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 3.309      ;
; 3.075 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.045      ; 3.306      ;
; 3.075 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.045      ; 3.306      ;
; 3.075 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.045      ; 3.306      ;
; 3.075 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dlizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.045      ; 3.306      ;
; 3.075 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.045      ; 3.306      ;
; 3.082 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xftoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 3.309      ;
; 3.082 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rfozz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 3.309      ;
; 3.082 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Furoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 3.309      ;
; 3.082 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 3.309      ;
; 3.082 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yiczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 3.309      ;
; 3.082 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 3.309      ;
; 3.082 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 3.309      ;
; 3.082 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rbdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 3.309      ;
; 3.082 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sksoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 3.309      ;
; 3.082 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6toz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 3.309      ;
; 3.086 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.034      ; 3.306      ;
; 3.086 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.034      ; 3.306      ;
; 3.086 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zweoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.034      ; 3.306      ;
; 3.086 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.034      ; 3.306      ;
; 3.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Csroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.031      ; 3.304      ;
; 3.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aqroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.031      ; 3.304      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 18
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 23.969 ns




+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                               ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; 46.97 MHz  ; 46.97 MHz       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 66.68 MHz  ; 66.68 MHz       ; lsi                                                                ;                                                               ;
; 74.95 MHz  ; 74.95 MHz       ; altera_reserved_tck                                                ;                                                               ;
; 107.93 MHz ; 107.93 MHz      ; jtag_tck                                                           ;                                                               ;
; 504.8 MHz  ; 437.64 MHz      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 570.13 MHz ; 250.0 MHz       ; hse                                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 755.29 MHz ; 437.64 MHz      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                                        ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 2.549  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 2.914  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 11.176 ; 0.000         ;
; hse                                                                ; 18.246 ; 0.000         ;
; altera_reserved_tck                                                ; 43.796 ; 0.000         ;
; lsi                                                                ; 85.004 ; 0.000         ;
; jtag_tck                                                           ; 96.910 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                                        ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.323 ; 0.000         ;
; altera_reserved_tck                                                ; 0.328 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.340 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.340 ; 0.000         ;
; hse                                                                ; 0.341 ; 0.000         ;
; lsi                                                                ; 0.342 ; 0.000         ;
; jtag_tck                                                           ; 0.366 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery Summary                                                     ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 17.423 ; 0.000         ;
; jtag_tck                                                           ; 96.832 ; 0.000         ;
; altera_reserved_tck                                                ; 97.259 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal Summary                                                     ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                ; 1.081 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.632 ; 0.000         ;
; jtag_tck                                                           ; 2.466 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 5.964  ; 0.000         ;
; hse                                                                ; 9.690  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.714  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 12.178 ; 0.000         ;
; altera_reserved_tck                                                ; 49.436 ; 0.000         ;
; lsi                                                                ; 49.764 ; 0.000         ;
; jtag_tck                                                           ; 99.744 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.549 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_2|sync_reg_1                                                              ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.127     ; 2.344      ;
; 3.712 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.097     ; 21.211     ;
; 3.747 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.097     ; 21.176     ;
; 3.788 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 21.172     ;
; 3.849 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 21.079     ;
; 3.928 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fodm17        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 21.002     ;
; 4.034 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Noj917        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 20.918     ;
; 4.071 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.293      ; 21.242     ;
; 4.082 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rovnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 20.870     ;
; 4.083 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.299      ; 21.236     ;
; 4.084 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.283      ; 21.219     ;
; 4.096 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.289      ; 21.213     ;
; 4.101 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.282      ; 21.201     ;
; 4.102 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 20.824     ;
; 4.106 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.293      ; 21.207     ;
; 4.114 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.272      ; 21.178     ;
; 4.119 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.283      ; 21.184     ;
; 4.122 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 20.784     ;
; 4.125 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vumm17        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 20.777     ;
; 4.140 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.283      ; 21.163     ;
; 4.152 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.289      ; 21.157     ;
; 4.153 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iixzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.288      ; 21.155     ;
; 4.162 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.288      ; 21.146     ;
; 4.162 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G2uf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.102     ; 20.756     ;
; 4.164 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.283      ; 21.139     ;
; 4.165 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iixzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.294      ; 21.149     ;
; 4.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.272      ; 21.122     ;
; 4.172 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.330      ; 21.178     ;
; 4.173 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 20.729     ;
; 4.174 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E36oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.278      ; 21.124     ;
; 4.174 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.294      ; 21.140     ;
; 4.175 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.283      ; 21.128     ;
; 4.181 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.289      ; 21.128     ;
; 4.182 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.291      ; 21.129     ;
; 4.182 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yronz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.293      ; 21.131     ;
; 4.183 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iixzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.277      ; 21.114     ;
; 4.185 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.320      ; 21.155     ;
; 4.186 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.283      ; 21.117     ;
; 4.186 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E36oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.284      ; 21.118     ;
; 4.187 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H2tnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.272      ; 21.105     ;
; 4.187 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.288      ; 21.121     ;
; 4.188 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ewsnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.272      ; 21.104     ;
; 4.188 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iixzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.288      ; 21.120     ;
; 4.189 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.289      ; 21.120     ;
; 4.190 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.289      ; 21.119     ;
; 4.190 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.289      ; 21.119     ;
; 4.192 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.277      ; 21.105     ;
; 4.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.289      ; 21.116     ;
; 4.194 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.297      ; 21.123     ;
; 4.194 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yronz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.299      ; 21.125     ;
; 4.197 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.288      ; 21.111     ;
; 4.199 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.283      ; 21.104     ;
; 4.199 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.294      ; 21.115     ;
; 4.199 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.272      ; 21.093     ;
; 4.202 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 20.704     ;
; 4.203 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H2tnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.278      ; 21.095     ;
; 4.204 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ewsnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.278      ; 21.094     ;
; 4.204 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E36oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.267      ; 21.083     ;
; 4.205 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.289      ; 21.104     ;
; 4.207 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.295      ; 21.108     ;
; 4.207 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.295      ; 21.108     ;
; 4.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.298      ; 21.110     ;
; 4.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.295      ; 21.107     ;
; 4.209 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E36oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.278      ; 21.089     ;
; 4.211 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.295      ; 21.104     ;
; 4.212 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.280      ; 21.088     ;
; 4.212 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yronz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.282      ; 21.090     ;
; 4.217 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.291      ; 21.094     ;
; 4.217 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yronz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.293      ; 21.096     ;
; 4.217 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.277      ; 21.080     ;
; 4.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.288      ; 21.087     ;
; 4.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.283      ; 21.082     ;
; 4.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H2tnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.261      ; 21.060     ;
; 4.222 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H2tnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.272      ; 21.070     ;
; 4.222 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.288      ; 21.086     ;
; 4.222 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ewsnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.261      ; 21.059     ;
; 4.223 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ewsnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.272      ; 21.069     ;
; 4.223 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.272      ; 21.069     ;
; 4.224 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.289      ; 21.085     ;
; 4.225 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.289      ; 21.084     ;
; 4.225 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.289      ; 21.084     ;
; 4.225 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.278      ; 21.073     ;
; 4.225 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.278      ; 21.073     ;
; 4.225 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.320      ; 21.115     ;
; 4.226 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.278      ; 21.072     ;
; 4.228 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.289      ; 21.081     ;
; 4.229 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqxf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.278      ; 21.069     ;
; 4.233 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sd0007                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.278      ; 21.065     ;
; 4.235 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G0im17        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.102     ; 20.683     ;
; 4.240 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.320      ; 21.100     ;
; 4.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sd0007                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.284      ; 21.059     ;
; 4.246 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 20.699     ;
; 4.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_we_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.238      ; 21.032     ;
; 4.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_re_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.238      ; 21.032     ;
; 4.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_address_reg0 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.238      ; 21.032     ;
; 4.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iixzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.325      ; 21.091     ;
; 4.255 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_datain_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.243      ; 21.036     ;
; 4.255 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_bytena_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.243      ; 21.036     ;
; 4.260 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.121     ; 20.639     ;
; 4.262 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.325      ; 21.083     ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.914  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|s_trans_valid     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.183     ; 1.923      ;
; 3.137  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h       ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.183     ; 1.700      ;
; 18.019 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 1.935      ;
; 18.062 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 1.892      ;
; 18.241 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 1.713      ;
; 18.260 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 1.694      ;
; 18.518 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 1.436      ;
; 18.663 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 1.291      ;
; 18.945 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 1.009      ;
; 18.946 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 1.008      ;
; 18.965 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 0.989      ;
; 19.034 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 0.920      ;
; 19.124 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 0.830      ;
; 19.238 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 0.716      ;
; 19.244 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 0.710      ;
; 19.246 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 0.708      ;
; 19.270 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 0.684      ;
; 19.292 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 0.662      ;
; 19.316 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 0.638      ;
; 19.316 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.066     ; 0.638      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 11.176 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 1.278      ;
; 11.202 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 1.252      ;
; 11.308 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 1.146      ;
; 11.431 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 1.023      ;
; 11.487 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.967      ;
; 11.490 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.964      ;
; 11.506 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.948      ;
; 11.526 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.928      ;
; 11.716 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.738      ;
; 11.735 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.719      ;
; 11.737 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.717      ;
; 11.792 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.662      ;
; 11.792 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.662      ;
; 11.792 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.662      ;
; 11.792 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.066     ; 0.662      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'hse'                                                                                                                                              ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.246 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.709      ;
; 18.307 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.648      ;
; 18.361 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.594      ;
; 18.363 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.592      ;
; 18.414 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.541      ;
; 18.420 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.535      ;
; 18.458 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.497      ;
; 18.478 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.477      ;
; 18.524 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.431      ;
; 18.535 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.420      ;
; 18.631 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.324      ;
; 18.646 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.065     ; 1.309      ;
; 18.675 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.280      ;
; 18.706 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.065     ; 1.249      ;
; 18.761 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.065     ; 1.194      ;
; 18.790 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.165      ;
; 18.923 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.065     ; 1.032      ;
; 18.941 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.065     ; 1.014      ;
; 19.035 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.065     ; 0.920      ;
; 19.078 ; fpga_platform:u_fpga_platform|pll_locked        ; fpga_platform:u_fpga_platform|pll_locked_d      ; hse          ; hse         ; 20.000       ; -0.065     ; 0.877      ;
; 19.317 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.065     ; 0.638      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.796 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 6.440      ;
; 44.254 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 5.977      ;
; 44.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.366      ;
; 44.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.349      ;
; 44.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.218      ;
; 45.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.006      ;
; 45.382 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 4.841      ;
; 45.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 4.562      ;
; 45.685 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 4.503      ;
; 46.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 4.183      ;
; 46.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 4.129      ;
; 46.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.957      ;
; 46.503 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.676      ;
; 46.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.305      ;
; 46.933 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.290      ;
; 47.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.878      ;
; 47.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.878      ;
; 47.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.860      ;
; 47.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.780      ;
; 47.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.694      ;
; 47.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.627      ;
; 47.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.651      ;
; 47.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.570      ;
; 47.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.485      ;
; 47.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 2.327      ;
; 47.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.319      ;
; 47.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.260      ;
; 48.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.012      ;
; 49.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 0.973      ;
; 86.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 13.533     ;
; 86.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 13.502     ;
; 86.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 13.286     ;
; 86.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 13.255     ;
; 86.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.139      ; 13.222     ;
; 86.997 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 13.191     ;
; 87.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 13.177     ;
; 87.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 13.165     ;
; 87.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.139      ; 13.146     ;
; 87.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 13.134     ;
; 87.267 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 12.934     ;
; 87.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.128      ; 12.702     ;
; 87.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.129      ; 12.671     ;
; 87.516 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 12.687     ;
; 87.543 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 12.658     ;
; 87.574 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 12.623     ;
; 87.618 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 12.578     ;
; 87.632 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 12.566     ;
; 87.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a9~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.122      ; 12.535     ;
; 87.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a9~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 12.504     ;
; 87.792 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 12.411     ;
; 87.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 12.377     ;
; 87.850 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 12.347     ;
; 87.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a86~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.143      ; 12.329     ;
; 87.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a14~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 12.289     ;
; 87.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a76~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 12.321     ;
; 87.894 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 12.302     ;
; 87.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a86~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 12.298     ;
; 87.908 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 12.290     ;
; 87.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a14~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.120      ; 12.258     ;
; 87.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 12.259     ;
; 87.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.139      ; 12.235     ;
; 87.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a18~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.132      ; 12.211     ;
; 87.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 12.204     ;
; 88.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a18~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.133      ; 12.180     ;
; 88.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 12.130     ;
; 88.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a88~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 12.130     ;
; 88.083 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 12.103     ;
; 88.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.139      ; 12.066     ;
; 88.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 12.021     ;
; 88.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 12.009     ;
; 88.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a76~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 12.017     ;
; 88.210 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 11.996     ;
; 88.210 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 11.996     ;
; 88.210 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_datain_reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 12.003     ;
; 88.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a11~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.128      ; 11.966     ;
; 88.217 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 11.989     ;
; 88.217 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 11.989     ;
; 88.217 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_datain_reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 11.996     ;
; 88.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a11~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.129      ; 11.935     ;
; 88.244 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a9~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.132      ; 11.936     ;
; 88.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 11.955     ;
; 88.359 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.138      ; 11.827     ;
; 88.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a88~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 11.826     ;
; 88.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a70~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.125      ; 11.732     ;
; 88.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a70~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.126      ; 11.701     ;
; 88.482 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a86~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 11.719     ;
; 88.487 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a14~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.129      ; 11.690     ;
; 88.520 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a9~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.132      ; 11.660     ;
; 88.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 11.637     ;
; 88.561 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 11.637     ;
; 88.561 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_datain_reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 11.644     ;
; 88.561 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 11.636     ;
; 88.578 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a18~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.142      ; 11.612     ;
; 88.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a17~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.146      ; 11.606     ;
; 88.596 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a76~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 11.608     ;
; 88.601 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a86~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.153      ; 11.600     ;
; 88.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a12~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 11.592     ;
; 88.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.128      ; 11.546     ;
; 88.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a79~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 11.516     ;
; 88.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a93~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 11.499     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'lsi'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 85.004 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[5]                                         ; lsi          ; lsi         ; 100.000      ; -0.075     ; 14.941     ;
; 85.447 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[3]                                         ; lsi          ; lsi         ; 100.000      ; -0.079     ; 14.494     ;
; 85.519 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[10]                                        ; lsi          ; lsi         ; 100.000      ; -0.070     ; 14.431     ;
; 85.521 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[14]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 14.420     ;
; 85.566 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[7]                                         ; lsi          ; lsi         ; 100.000      ; -0.079     ; 14.375     ;
; 85.618 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[13]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 14.323     ;
; 85.840 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[11]                                        ; lsi          ; lsi         ; 100.000      ; -0.075     ; 14.105     ;
; 86.045 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[8]                                         ; lsi          ; lsi         ; 100.000      ; -0.079     ; 13.896     ;
; 86.255 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[15]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 13.686     ;
; 86.278 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[4]                                         ; lsi          ; lsi         ; 100.000      ; -0.075     ; 13.667     ;
; 86.320 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[9]                                         ; lsi          ; lsi         ; 100.000      ; -0.079     ; 13.621     ;
; 86.351 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[12]                                        ; lsi          ; lsi         ; 100.000      ; -0.075     ; 13.594     ;
; 86.812 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[6]                                         ; lsi          ; lsi         ; 100.000      ; -0.079     ; 13.129     ;
; 86.964 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[2]                                         ; lsi          ; lsi         ; 100.000      ; -0.079     ; 12.977     ;
; 86.970 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[0]                                         ; lsi          ; lsi         ; 100.000      ; -0.079     ; 12.971     ;
; 87.074 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[1]                                         ; lsi          ; lsi         ; 100.000      ; -0.079     ; 12.867     ;
; 87.824 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[10] ; lsi          ; lsi         ; 100.000      ; -0.075     ; 12.121     ;
; 87.824 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[7]  ; lsi          ; lsi         ; 100.000      ; -0.075     ; 12.121     ;
; 87.824 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[13] ; lsi          ; lsi         ; 100.000      ; -0.075     ; 12.121     ;
; 87.824 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[5]  ; lsi          ; lsi         ; 100.000      ; -0.075     ; 12.121     ;
; 87.824 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[6]  ; lsi          ; lsi         ; 100.000      ; -0.075     ; 12.121     ;
; 87.824 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[8]  ; lsi          ; lsi         ; 100.000      ; -0.075     ; 12.121     ;
; 87.824 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[9]  ; lsi          ; lsi         ; 100.000      ; -0.075     ; 12.121     ;
; 87.824 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[11] ; lsi          ; lsi         ; 100.000      ; -0.075     ; 12.121     ;
; 87.824 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[14] ; lsi          ; lsi         ; 100.000      ; -0.075     ; 12.121     ;
; 87.870 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[4]  ; lsi          ; lsi         ; 100.000      ; -0.075     ; 12.075     ;
; 87.870 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[12] ; lsi          ; lsi         ; 100.000      ; -0.075     ; 12.075     ;
; 87.870 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[15] ; lsi          ; lsi         ; 100.000      ; -0.075     ; 12.075     ;
; 88.000 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[20]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.941     ;
; 88.048 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[4]  ; lsi          ; lsi         ; 100.000      ; -0.063     ; 11.909     ;
; 88.048 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[10] ; lsi          ; lsi         ; 100.000      ; -0.063     ; 11.909     ;
; 88.048 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[7]  ; lsi          ; lsi         ; 100.000      ; -0.063     ; 11.909     ;
; 88.048 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[11] ; lsi          ; lsi         ; 100.000      ; -0.063     ; 11.909     ;
; 88.048 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[6]  ; lsi          ; lsi         ; 100.000      ; -0.063     ; 11.909     ;
; 88.048 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[13] ; lsi          ; lsi         ; 100.000      ; -0.063     ; 11.909     ;
; 88.048 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[15] ; lsi          ; lsi         ; 100.000      ; -0.063     ; 11.909     ;
; 88.230 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[10] ; lsi          ; lsi         ; 100.000      ; -0.091     ; 11.699     ;
; 88.230 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[8]  ; lsi          ; lsi         ; 100.000      ; -0.091     ; 11.699     ;
; 88.230 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[11] ; lsi          ; lsi         ; 100.000      ; -0.091     ; 11.699     ;
; 88.230 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[14] ; lsi          ; lsi         ; 100.000      ; -0.091     ; 11.699     ;
; 88.289 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[4]  ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.661     ;
; 88.289 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[7]  ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.661     ;
; 88.289 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[0]  ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.661     ;
; 88.289 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[1]  ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.661     ;
; 88.289 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[6]  ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.661     ;
; 88.289 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[2]  ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.661     ;
; 88.289 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[3]  ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.661     ;
; 88.289 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[5]  ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.661     ;
; 88.289 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[15] ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.661     ;
; 88.289 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[9]  ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.661     ;
; 88.289 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[12] ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.661     ;
; 88.289 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[13] ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.661     ;
; 88.348 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[0]  ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.602     ;
; 88.348 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[1]  ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.602     ;
; 88.348 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[2]  ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.602     ;
; 88.348 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[15] ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.602     ;
; 88.357 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[28]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.584     ;
; 88.372 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[3]       ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.578     ;
; 88.372 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[5]       ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.578     ;
; 88.374 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[22]                                        ; lsi          ; lsi         ; 100.000      ; -0.070     ; 11.576     ;
; 88.425 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[3]       ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.516     ;
; 88.425 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[9]       ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.516     ;
; 88.425 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[6]       ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.516     ;
; 88.425 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[13]      ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.516     ;
; 88.425 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[15]      ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.516     ;
; 88.425 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[2]       ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.516     ;
; 88.425 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[8]       ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.516     ;
; 88.425 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[1]       ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.516     ;
; 88.425 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[8]       ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.516     ;
; 88.425 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[9]       ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.516     ;
; 88.425 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[12]      ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.516     ;
; 88.425 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[14]      ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.516     ;
; 88.443 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[21]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.498     ;
; 88.443 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[27]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.498     ;
; 88.486 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[19]                                        ; lsi          ; lsi         ; 100.000      ; -0.075     ; 11.459     ;
; 88.493 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[23]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.448     ;
; 88.512 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[26]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.429     ;
; 88.536 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[25]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.405     ;
; 88.543 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[29]                                        ; lsi          ; lsi         ; 100.000      ; -0.075     ; 11.402     ;
; 88.564 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[0]  ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.377     ;
; 88.564 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[1]  ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.377     ;
; 88.564 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[2]  ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.377     ;
; 88.564 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[3]  ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.377     ;
; 88.564 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[5]  ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.377     ;
; 88.565 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[8]  ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.376     ;
; 88.565 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[9]  ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.376     ;
; 88.565 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[12] ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.376     ;
; 88.565 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[14] ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.376     ;
; 88.617 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[0]  ; lsi          ; lsi         ; 100.000      ; -0.100     ; 11.303     ;
; 88.617 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[1]  ; lsi          ; lsi         ; 100.000      ; -0.100     ; 11.303     ;
; 88.617 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[2]  ; lsi          ; lsi         ; 100.000      ; -0.100     ; 11.303     ;
; 88.617 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[3]  ; lsi          ; lsi         ; 100.000      ; -0.100     ; 11.303     ;
; 88.659 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[24]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.282     ;
; 88.691 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[18]                                        ; lsi          ; lsi         ; 100.000      ; -0.075     ; 11.254     ;
; 88.708 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[17]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.233     ;
; 88.708 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[30]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.233     ;
; 88.724 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[16]                                        ; lsi          ; lsi         ; 100.000      ; -0.079     ; 11.217     ;
; 88.746 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[10] ; lsi          ; lsi         ; 100.000      ; -0.100     ; 11.174     ;
; 88.746 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[3]  ; lsi          ; lsi         ; 100.000      ; -0.100     ; 11.174     ;
; 88.746 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[14] ; lsi          ; lsi         ; 100.000      ; -0.100     ; 11.174     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'jtag_tck'                                                                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.910  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.103     ; 3.007      ;
; 96.974  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O5kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.120     ; 2.926      ;
; 97.117  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.093      ; 2.996      ;
; 97.121  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.093      ; 2.992      ;
; 97.140  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.090     ; 2.790      ;
; 97.232  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.093      ; 2.881      ;
; 97.287  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rvhoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.107      ; 2.840      ;
; 97.375  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P6eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.093      ; 2.738      ;
; 98.063  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.090     ; 1.867      ;
; 98.348  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.084     ; 1.588      ;
; 98.415  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.090     ; 1.515      ;
; 98.526  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.090     ; 1.404      ;
; 98.613  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.011      ; 1.418      ;
; 98.737  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.011      ; 1.294      ;
; 98.924  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.011      ; 1.107      ;
; 190.735 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.354     ; 8.931      ;
; 190.944 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.354     ; 8.722      ;
; 191.103 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.280     ; 8.637      ;
; 191.114 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H6bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.280     ; 8.626      ;
; 191.170 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndpoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.086     ; 8.764      ;
; 191.211 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.354     ; 8.455      ;
; 191.316 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fetoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.113     ; 8.591      ;
; 191.363 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.181     ; 8.476      ;
; 191.369 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.043     ; 8.608      ;
; 191.375 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.098     ; 8.547      ;
; 191.383 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjdzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.181     ; 8.456      ;
; 191.387 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zdozz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.280     ; 8.353      ;
; 191.390 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vbezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.181     ; 8.449      ;
; 191.405 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.543      ;
; 191.405 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.543      ;
; 191.405 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.543      ;
; 191.405 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.543      ;
; 191.405 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.543      ;
; 191.405 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.543      ;
; 191.405 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.543      ;
; 191.405 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.543      ;
; 191.409 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U2izz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.280     ; 8.331      ;
; 191.409 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.280     ; 8.331      ;
; 191.409 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Edeoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.280     ; 8.331      ;
; 191.409 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.280     ; 8.331      ;
; 191.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.128      ; 8.727      ;
; 191.425 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.234     ; 8.361      ;
; 191.440 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ykezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.181     ; 8.399      ;
; 191.442 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wfhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.280     ; 8.298      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.154      ; 8.724      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.154      ; 8.724      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.154      ; 8.724      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.154      ; 8.724      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.154      ; 8.724      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.154      ; 8.724      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.154      ; 8.724      ;
; 191.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.154      ; 8.724      ;
; 191.451 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.098     ; 8.471      ;
; 191.454 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.208     ; 8.358      ;
; 191.454 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.208     ; 8.358      ;
; 191.454 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.208     ; 8.358      ;
; 191.454 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.208     ; 8.358      ;
; 191.454 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.208     ; 8.358      ;
; 191.454 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.208     ; 8.358      ;
; 191.454 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.208     ; 8.358      ;
; 191.454 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.208     ; 8.358      ;
; 191.463 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.354     ; 8.203      ;
; 191.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.467      ;
; 191.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.467      ;
; 191.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.467      ;
; 191.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.467      ;
; 191.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.467      ;
; 191.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.467      ;
; 191.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.467      ;
; 191.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.467      ;
; 191.481 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mfqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.271     ; 8.268      ;
; 191.482 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E0poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.271     ; 8.267      ;
; 191.497 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.227     ; 8.296      ;
; 191.537 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.098     ; 8.385      ;
; 191.567 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.381      ;
; 191.567 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.381      ;
; 191.567 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.381      ;
; 191.567 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.381      ;
; 191.567 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.381      ;
; 191.567 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.381      ;
; 191.567 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.381      ;
; 191.567 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.072     ; 8.381      ;
; 191.597 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.013     ; 8.410      ;
; 191.597 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.013     ; 8.410      ;
; 191.597 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.013     ; 8.410      ;
; 191.597 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.013     ; 8.410      ;
; 191.597 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.013     ; 8.410      ;
; 191.621 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.043     ; 8.356      ;
; 191.623 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.280     ; 8.117      ;
; 191.639 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.128      ; 8.509      ;
; 191.643 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.213      ; 8.590      ;
; 191.643 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.213      ; 8.590      ;
; 191.643 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.213      ; 8.590      ;
; 191.643 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.213      ; 8.590      ;
; 191.643 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.213      ; 8.590      ;
; 191.646 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndpoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.086     ; 8.288      ;
; 191.647 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.149     ; 8.224      ;
; 191.647 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.149     ; 8.224      ;
; 191.647 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.149     ; 8.224      ;
; 191.647 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.149     ; 8.224      ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.323 ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|buf_pend                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|buf_pend                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltwf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltwf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwwf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwwf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V40t07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V40t07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmhzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmhzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngxf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngxf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qh7nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qh7nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mbvf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mbvf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A37nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A37nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vt8oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vt8oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvea17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvea17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R10007                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R10007                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fvjzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fvjzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gylzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gylzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.323 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wdmzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wdmzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jesnz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jesnz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhsnz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhsnz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L90a17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L90a17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A63nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A63nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mp9917                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mp9917                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F70t07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F70t07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C8a917                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C8a917                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W9zs07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W9zs07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ulzs07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ulzs07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjloz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjloz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N54107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N54107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eq7107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eq7107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xi4107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xi4107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq0007                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq0007                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R0boz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R0boz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cwnzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cwnzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q5wf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q5wf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eh1107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eh1107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|An0107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|An0107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vjnoz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vjnoz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tyszz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tyszz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byvzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byvzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pmzzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pmzzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h                                    ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h                                    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb|iaddr_in_port[1] ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb|iaddr_in_port[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync|state_reg[1]                                                                                        ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync|state_reg[1]                                                                                        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_2|ahb_bus_matrix_arbiterM6:u_output_arb|iaddr_in_port[1] ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_2|ahb_bus_matrix_arbiterM6:u_output_arb|iaddr_in_port[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8joz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8joz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync|state_reg[2]                                                                                        ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync|state_reg[2]                                                                                        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O4yzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O4yzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nl0007                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nl0007                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rl7107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rl7107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6vf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6vf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5jnz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5jnz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pbgu07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pbgu07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndgu07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndgu07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3sm17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3sm17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D2xf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D2xf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cazzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cazzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bpvzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bpvzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G3boz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G3boz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sl2107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sl2107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nipzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nipzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Upnzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Upnzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnozz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnozz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jw8oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jw8oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo2107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo2107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fsvzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fsvzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqozz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqozz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mz8oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mz8oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qlpzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qlpzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdzzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdzzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K6boz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K6boz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ysnzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ysnzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lty917                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lty917                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.324 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqzf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqzf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cexa17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cexa17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R41107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R41107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N33nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N33nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iv5u07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iv5u07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eqwnz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eqwnz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rxzs07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rxzs07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G9mnz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G9mnz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ee9917                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ee9917                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fz6oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fz6oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D1wnz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D1wnz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uc5u07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uc5u07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B00t07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B00t07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxjoz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxjoz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A8ka17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A8ka17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vr4107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vr4107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jn4107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jn4107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wy3107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wy3107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sxsm17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sxsm17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wixf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wixf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vn4g07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vn4g07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U25107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U25107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ig6oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ig6oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikwzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikwzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hd6oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hd6oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ipyzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ipyzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pp6oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pp6oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M61oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M61oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
; 0.325 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ec0oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ec0oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.574      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.328 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.574      ;
; 0.328 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.574      ;
; 0.328 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.574      ;
; 0.328 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                         ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                         ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.574      ;
; 0.354 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.588      ;
; 0.354 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.588      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.588      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.588      ;
; 0.356 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.588      ;
; 0.356 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.588      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.614      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.615      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.616      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.616      ;
; 0.388 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.622      ;
; 0.390 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.623      ;
; 0.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.624      ;
; 0.393 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.626      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.626      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.627      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.627      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.627      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.627      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.627      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.340 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.574      ;
; 0.354 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.588      ;
; 0.354 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.588      ;
; 0.379 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.613      ;
; 0.381 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.615      ;
; 0.393 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.627      ;
; 0.413 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.647      ;
; 0.541 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.775      ;
; 0.581 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.815      ;
; 0.599 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.833      ;
; 0.616 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.850      ;
; 0.617 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.851      ;
; 0.898 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.132      ;
; 0.998 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.232      ;
; 1.221 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.455      ;
; 1.233 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.467      ;
; 1.295 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h       ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.127      ; 1.590      ;
; 1.378 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|s_trans_valid     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.127      ; 1.673      ;
; 1.465 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.699      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.340 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.574      ;
; 0.340 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.574      ;
; 0.354 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.588      ;
; 0.386 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.620      ;
; 0.388 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.622      ;
; 0.399 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.633      ;
; 0.585 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.819      ;
; 0.585 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.819      ;
; 0.593 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.827      ;
; 0.595 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.829      ;
; 0.706 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.940      ;
; 0.785 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.019      ;
; 0.903 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.137      ;
; 0.916 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 1.150      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'hse'                                                                                                                                              ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.574      ;
; 0.341 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.574      ;
; 0.355 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.588      ;
; 0.555 ; fpga_platform:u_fpga_platform|pll_locked        ; fpga_platform:u_fpga_platform|pll_locked_d      ; hse          ; hse         ; 0.000        ; 0.065      ; 0.788      ;
; 0.602 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.835      ;
; 0.645 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.878      ;
; 0.726 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.065      ; 0.959      ;
; 0.744 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.065      ; 0.977      ;
; 0.804 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.037      ;
; 0.837 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.065      ; 1.070      ;
; 0.942 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.065      ; 1.175      ;
; 0.950 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.065      ; 1.183      ;
; 0.955 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.188      ;
; 0.960 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.193      ;
; 0.986 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.219      ;
; 1.059 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.292      ;
; 1.078 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.311      ;
; 1.160 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.393      ;
; 1.187 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.420      ;
; 1.276 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.065      ; 1.509      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'lsi'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[3].u_int_bit_gen|int_sta      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[3].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[0]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[1]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[1]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[7]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[7]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[2]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[2]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[3]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[3]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[4]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[4]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[5]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[5]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[6]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[6]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[0]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[1]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[1]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[2]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[2]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[3]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[3]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[4]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[4]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[5]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[5]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[6]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[6]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[7]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[7]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[0].u_int_bit_gen|int_sta      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[0].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[3]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[3]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[7]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[7]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[8]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[8]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[9]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[9]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[10]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[10]                        ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[11]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[11]                        ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[12]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[12]                        ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[13]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[13]                        ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.342 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[14]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[14]                        ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[15]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[15]                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[8]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[8]                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[9]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[9]                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[10]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[10]                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[11]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[11]                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[12]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[12]                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[13]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[13]                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[14]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[14]                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[1].u_int_bit_gen|int_sta      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[1].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[15]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[15]                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[8]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[8]                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[9]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[9]                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[10]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[10]                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[11]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[11]                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[12]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[12]                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[13]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[13]                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[14]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[14]                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[15]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[15]                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[0]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[1]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[1]                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[2]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[2]                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[4]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[4]                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[5]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[5]                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.343 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[6]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[6]                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[2].u_int_bit_gen|int_sta      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[2].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[0]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[1]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[1]                         ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[2]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[2]                         ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[3]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[3]                         ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[11]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[11]                        ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[4]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[4]                         ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[5]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[5]                         ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[6]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[6]                         ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[7]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[7]                         ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[8]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[8]                         ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[9]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[9]                         ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[10]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[10]                        ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[12]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[12]                        ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[13]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[13]                        ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[14]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[14]                        ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[15]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[15]                        ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.574      ;
; 0.357 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]                                     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]                                                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.588      ;
; 0.357 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]                                     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]                                                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.588      ;
; 0.376 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|posedge_detect:u_int_detect|A_d[3]                                                    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[3].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.608      ;
; 0.395 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[3]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.627      ;
; 0.396 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1                                  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2                                                      ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.627      ;
; 0.396 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[32]                                                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.627      ;
; 0.398 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_tim_enable  ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[2]                                                                              ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.628      ;
; 0.420 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg                                 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]                                                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.651      ;
; 0.506 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_auto_reload ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[2]                                                                              ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.736      ;
; 0.511 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[1]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.742      ;
; 0.513 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[2]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.743      ;
; 0.543 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[5] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[37]                                                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.774      ;
; 0.544 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[2] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[34]                                                        ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.775      ;
; 0.550 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[16]                                    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.782      ;
; 0.550 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[0]                                     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.781      ;
; 0.550 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[0]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|posedge_detect:u_posedge_detect|A_d[0] ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.782      ;
; 0.551 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[1]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|posedge_detect:u_posedge_detect|A_d[0] ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.782      ;
; 0.551 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[2]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|posedge_detect:u_posedge_detect|A_d[0] ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.781      ;
; 0.574 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_auto_reload ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[0]                                                                              ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.805      ;
; 0.575 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[0]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.807      ;
; 0.580 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[2]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.062      ; 0.810      ;
; 0.584 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[0]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.816      ;
; 0.590 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[3]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[3]                          ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.822      ;
; 0.590 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[5]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[5]                          ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.822      ;
; 0.590 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[13]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[13]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.822      ;
; 0.590 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[3]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[3]                          ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.822      ;
; 0.590 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[5]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[5]                          ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.822      ;
; 0.590 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[13]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[13]                         ; lsi          ; lsi         ; 0.000        ; 0.064      ; 0.822      ;
; 0.591 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[3]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[3]                          ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.822      ;
; 0.591 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[5]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[5]                          ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.822      ;
; 0.591 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[13]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[13]                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.822      ;
; 0.591 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[13]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[13]                         ; lsi          ; lsi         ; 0.000        ; 0.063      ; 0.822      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'jtag_tck'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.366 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qukzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.101      ; 0.635      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uw1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uw1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fydoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fydoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmdzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T9ezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T9ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6czz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6czz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7dzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blczz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vycoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vycoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.368 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.574      ;
; 0.382 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.588      ;
; 0.382 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 0.588      ;
; 0.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gnazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.091      ; 0.653      ;
; 0.399 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 0.653      ;
; 0.406 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 0.660      ;
; 0.414 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.625      ;
; 0.414 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sthoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.045      ; 0.627      ;
; 0.414 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fetoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xftoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.070      ; 0.652      ;
; 0.415 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh3nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vj3nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.044      ; 0.627      ;
; 0.416 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.044      ; 0.628      ;
; 0.416 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Im2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.044      ; 0.628      ;
; 0.422 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dlizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.633      ;
; 0.434 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iy1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh3nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.044      ; 0.646      ;
; 0.457 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.044      ; 0.669      ;
; 0.457 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K4goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.044      ; 0.669      ;
; 0.463 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iouzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.020      ; 0.651      ;
; 0.469 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.010      ; 0.647      ;
; 0.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G7kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.099      ; 0.742      ;
; 0.482 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.691      ;
; 0.483 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I9kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.099      ; 0.750      ;
; 0.484 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qukzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.673      ;
; 0.488 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8coz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Plkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.338      ; 0.994      ;
; 0.500 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.105      ; 0.773      ;
; 0.502 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zweoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I0foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.105      ; 0.775      ;
; 0.505 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F51g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W3fzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.083      ; 0.756      ;
; 0.521 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.091      ; 0.780      ;
; 0.527 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rlgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.044      ; 0.739      ;
; 0.534 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yuooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.317      ; 1.019      ;
; 0.541 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 0.801      ;
; 0.545 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yqczz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rsczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.087      ; 0.800      ;
; 0.546 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 0.800      ;
; 0.548 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L3vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 0.808      ;
; 0.553 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mwazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fyazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.087      ; 0.808      ;
; 0.554 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cpbzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.087      ; 0.809      ;
; 0.554 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A2ezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 0.808      ;
; 0.555 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.086      ; 0.809      ;
; 0.570 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.241      ; 0.979      ;
; 0.570 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.046      ; 0.784      ;
; 0.572 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zweoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.076      ; 0.816      ;
; 0.573 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S7lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.076      ; 0.817      ;
; 0.575 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I9kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.062      ; 0.805      ;
; 0.578 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fpkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.062      ; 0.808      ;
; 0.579 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fpkzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.099      ; 0.846      ;
; 0.581 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dohoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.045      ; 0.794      ;
; 0.584 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.795      ;
; 0.588 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wxkzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.101      ; 0.857      ;
; 0.595 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fofoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.046      ; 0.809      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 17.423 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zeqh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 7.521      ;
; 17.470 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zf6u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 7.445      ;
; 17.478 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P27u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.103     ; 7.439      ;
; 17.482 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fj6u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 7.431      ;
; 17.489 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oegg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 7.457      ;
; 17.489 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tggg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 7.457      ;
; 17.785 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Msit07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 7.134      ;
; 17.785 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Olit07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 7.134      ;
; 17.785 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yvit07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 7.134      ;
; 17.785 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmlu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 7.134      ;
; 17.785 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q1at07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 7.134      ;
; 17.785 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Su9t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 7.134      ;
; 17.785 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C5at07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 7.134      ;
; 17.785 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P0mu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.101     ; 7.134      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba4u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.115     ; 7.119      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tj8t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.115     ; 7.119      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4kt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 7.130      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etkt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 7.130      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zh7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.119     ; 7.115      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ll7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.119     ; 7.115      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohbt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 7.116      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mobt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 7.116      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yrbt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.118     ; 7.116      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kvbt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.119     ; 7.115      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wybt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.119     ; 7.115      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ekjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 7.130      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qnjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 7.130      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 7.130      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oujt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 7.130      ;
; 17.786 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sgjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 7.130      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lqct07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.116     ; 7.117      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pjct07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.116     ; 7.117      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P98t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.113     ; 7.120      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ad8t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.116     ; 7.117      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E68t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.113     ; 7.120      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cqgt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 7.128      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Otgt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 7.128      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1gt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.106     ; 7.127      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwn917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 7.128      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J5gt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 7.128      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrft07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 7.128      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gz7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.112     ; 7.121      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P77t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.113     ; 7.120      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uv7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.113     ; 7.120      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S28t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.112     ; 7.121      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D47t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.113     ; 7.120      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nxk917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.113     ; 7.120      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xo7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.113     ; 7.120      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Js7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.113     ; 7.120      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yamu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.113     ; 7.120      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Crjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.104     ; 7.129      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z86t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.112     ; 7.121      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwet07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 7.128      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Faft07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 7.128      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vzet07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 7.128      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdft07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.105     ; 7.128      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zuuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.143      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Umuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.143      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sh0t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.143      ;
; 17.787 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Peuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.143      ;
; 17.788 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I85107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 7.141      ;
; 17.788 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kvinz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 7.147      ;
; 17.788 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kr0t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 7.137      ;
; 17.788 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ju0t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 7.137      ;
; 17.788 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eztf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 7.152      ;
; 17.788 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Stvnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 7.147      ;
; 17.788 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jatg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.142      ;
; 17.788 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mmmoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 7.137      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Stunz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 7.148      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R4ph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 7.157      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T6ph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 7.157      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O9gu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 7.139      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fcsnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 7.140      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Emph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 7.157      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zp3g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.141      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B14g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.141      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ts3g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.141      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fn3g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.141      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lk3g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.141      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rh3g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.141      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xe3g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.141      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dc3g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.141      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J93g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.141      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P63g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.141      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V33g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.141      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B13g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.090     ; 7.141      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bx6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 7.144      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J61t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 7.144      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G2zs07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 7.147      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xjuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 7.144      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fs2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 7.147      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Csuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.087     ; 7.144      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jg0oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 7.140      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sh3107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 7.146      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tfzf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 7.140      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I8zf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 7.140      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nazf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 7.140      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U27107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 7.151      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qiboz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 7.151      ;
; 17.789 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 7.151      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'jtag_tck'                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.832  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.138     ; 3.050      ;
; 96.923  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; -0.047     ; 3.050      ;
; 196.371 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.600     ; 3.049      ;
; 196.371 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.600     ; 3.049      ;
; 196.371 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y3roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.600     ; 3.049      ;
; 196.417 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.555     ; 3.048      ;
; 196.417 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J0doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.555     ; 3.048      ;
; 196.417 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gv1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.555     ; 3.048      ;
; 196.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.148     ; 3.397      ;
; 196.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.148     ; 3.397      ;
; 196.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xqkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.148     ; 3.397      ;
; 196.545 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V1poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.427     ; 3.048      ;
; 196.552 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S8vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.418     ; 3.050      ;
; 196.552 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iavzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.418     ; 3.050      ;
; 196.568 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.409     ; 3.043      ;
; 196.571 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jkdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.398     ; 3.051      ;
; 196.571 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.398     ; 3.051      ;
; 196.578 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.393     ; 3.049      ;
; 196.578 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.393     ; 3.049      ;
; 196.585 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yrooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.387     ; 3.048      ;
; 196.585 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.387     ; 3.048      ;
; 196.585 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.387     ; 3.048      ;
; 196.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.384     ; 3.049      ;
; 196.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.384     ; 3.049      ;
; 196.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.384     ; 3.049      ;
; 196.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.384     ; 3.049      ;
; 196.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.384     ; 3.049      ;
; 196.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.384     ; 3.049      ;
; 196.589 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.380     ; 3.051      ;
; 196.589 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.380     ; 3.051      ;
; 196.593 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.383     ; 3.044      ;
; 196.593 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.383     ; 3.044      ;
; 196.593 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.383     ; 3.044      ;
; 196.593 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.383     ; 3.044      ;
; 196.593 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.383     ; 3.044      ;
; 196.593 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.383     ; 3.044      ;
; 196.593 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.383     ; 3.044      ;
; 196.593 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.383     ; 3.044      ;
; 196.596 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.373     ; 3.051      ;
; 196.596 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fmdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.373     ; 3.051      ;
; 196.598 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z7bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.381     ; 3.041      ;
; 196.598 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.381     ; 3.041      ;
; 196.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.370     ; 3.048      ;
; 196.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.370     ; 3.048      ;
; 196.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.370     ; 3.048      ;
; 196.620 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xbcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.357     ; 3.043      ;
; 196.623 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qukzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.359     ; 3.038      ;
; 196.623 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.359     ; 3.038      ;
; 196.623 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S2lzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.359     ; 3.038      ;
; 196.623 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I4lzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.359     ; 3.038      ;
; 196.623 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C1lzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.359     ; 3.038      ;
; 196.623 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wxkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.359     ; 3.038      ;
; 196.626 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.347     ; 3.047      ;
; 196.626 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.347     ; 3.047      ;
; 196.626 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.347     ; 3.047      ;
; 196.626 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.347     ; 3.047      ;
; 196.626 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.347     ; 3.047      ;
; 196.644 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O6ozz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.339     ; 3.037      ;
; 196.644 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lyroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.339     ; 3.037      ;
; 196.644 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.339     ; 3.037      ;
; 196.644 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aquzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.339     ; 3.037      ;
; 196.644 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Holzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.339     ; 3.037      ;
; 196.646 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.336     ; 3.038      ;
; 196.646 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kqfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.336     ; 3.038      ;
; 196.646 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uufoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.336     ; 3.038      ;
; 196.646 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ezfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.336     ; 3.038      ;
; 196.646 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Amfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.336     ; 3.038      ;
; 196.646 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zwfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.336     ; 3.038      ;
; 196.646 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fofoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.336     ; 3.038      ;
; 196.653 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.324     ; 3.043      ;
; 196.653 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.324     ; 3.043      ;
; 196.653 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.324     ; 3.043      ;
; 196.653 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.324     ; 3.043      ;
; 196.653 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.324     ; 3.043      ;
; 196.659 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U0roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.314     ; 3.047      ;
; 196.659 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rk1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.314     ; 3.047      ;
; 196.659 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ubroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.314     ; 3.047      ;
; 196.659 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.314     ; 3.047      ;
; 196.662 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8coz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.320     ; 3.038      ;
; 196.662 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vicoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.320     ; 3.038      ;
; 196.662 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rvhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.320     ; 3.038      ;
; 196.662 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eacoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.320     ; 3.038      ;
; 196.662 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.320     ; 3.038      ;
; 196.662 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.320     ; 3.038      ;
; 196.669 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.311     ; 3.040      ;
; 196.669 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bzpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.311     ; 3.040      ;
; 196.669 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ynroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.311     ; 3.040      ;
; 196.669 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zwsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.311     ; 3.040      ;
; 196.669 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wlroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.311     ; 3.040      ;
; 196.669 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L4izz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.311     ; 3.040      ;
; 196.669 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W5soz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.311     ; 3.040      ;
; 196.669 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dhqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.311     ; 3.040      ;
; 196.673 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.304     ; 3.043      ;
; 196.674 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C5poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.299     ; 3.047      ;
; 196.674 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pvcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.299     ; 3.047      ;
; 196.677 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dohoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.306     ; 3.037      ;
; 196.677 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.306     ; 3.037      ;
; 196.677 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sthoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.306     ; 3.037      ;
; 196.698 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.274     ; 3.048      ;
; 196.702 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efpoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.278     ; 3.040      ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.687      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.687      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.687      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.687      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.687      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.687      ;
; 97.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.687      ;
; 97.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.524      ;
; 97.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.524      ;
; 97.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.524      ;
; 97.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.524      ;
; 97.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.524      ;
; 97.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.524      ;
; 97.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.524      ;
; 97.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.524      ;
; 97.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.269      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.180      ;
; 97.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.171      ;
; 97.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.171      ;
; 97.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.171      ;
; 97.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.171      ;
; 97.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.171      ;
; 97.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.171      ;
; 97.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.171      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.137      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.983      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.974      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.974      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.974      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.974      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.974      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.974      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.951      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.951      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.951      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.951      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.951      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.951      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.951      ;
; 98.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.930      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.923      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.905      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.905      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.905      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.905      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.905      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.905      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.905      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.874      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.854      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.854      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.854      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.854      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.854      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.854      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.854      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.854      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.838      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.314      ;
; 1.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.314      ;
; 1.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.314      ;
; 1.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.314      ;
; 1.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.314      ;
; 1.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.314      ;
; 1.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.314      ;
; 1.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.314      ;
; 1.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.314      ;
; 1.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.314      ;
; 1.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.314      ;
; 1.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.314      ;
; 1.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.485      ;
; 1.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.485      ;
; 1.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.485      ;
; 1.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.485      ;
; 1.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.485      ;
; 1.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.485      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.605      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.605      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.605      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.605      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.605      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.605      ;
; 1.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.712      ;
; 1.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.712      ;
; 1.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.712      ;
; 1.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.712      ;
; 1.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.712      ;
; 1.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.712      ;
; 1.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.712      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.711      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.711      ;
; 1.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.711      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.754      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.754      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.754      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.754      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.754      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.754      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.754      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.754      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.736      ;
; 1.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.767      ;
; 1.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.826      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.803      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.803      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.803      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.803      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.803      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.803      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.803      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.807      ;
; 1.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.833      ;
; 1.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.833      ;
; 1.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.833      ;
; 1.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.833      ;
; 1.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.833      ;
; 1.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.833      ;
; 1.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.833      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.834      ;
; 1.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.885      ;
; 1.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.885      ;
; 1.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.885      ;
; 1.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.885      ;
; 1.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.885      ;
; 1.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.885      ;
; 1.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.885      ;
; 1.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.885      ;
; 1.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.885      ;
; 1.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.885      ;
; 1.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.885      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.632 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hytnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.870      ;
; 1.632 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K0u917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.870      ;
; 1.632 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D8u917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.870      ;
; 1.632 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q2vs07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.870      ;
; 1.632 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzus07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.870      ;
; 1.632 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A1unz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.870      ;
; 1.632 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z8unz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.870      ;
; 1.632 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mkus07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.870      ;
; 1.632 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Thus07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.870      ;
; 1.632 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G6unz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.870      ;
; 2.075 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Syqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.320      ;
; 2.075 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejtm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.320      ;
; 2.075 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Udwm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.320      ;
; 2.075 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ssqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.320      ;
; 2.075 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfw917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.320      ;
; 2.075 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fhw917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.320      ;
; 2.075 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndw917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.320      ;
; 2.078 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qoqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.322      ;
; 2.078 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hlvm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.322      ;
; 2.078 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tuqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.322      ;
; 2.078 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.322      ;
; 2.078 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z8qm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.322      ;
; 2.207 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aisoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.880      ;
; 2.207 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F2ioz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.880      ;
; 2.207 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Atlzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.880      ;
; 2.207 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pasoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.880      ;
; 2.207 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Scbzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.880      ;
; 2.207 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zvozz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.880      ;
; 2.207 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hbozz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.880      ;
; 2.207 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3soz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.880      ;
; 2.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qvbzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.881      ;
; 2.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mxczz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.881      ;
; 2.208 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kafzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.881      ;
; 2.216 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E1fzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.868      ;
; 2.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pduzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.873      ;
; 2.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lj6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.873      ;
; 2.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V66107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 2.872      ;
; 2.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rb6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 2.869      ;
; 2.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ve6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 2.869      ;
; 2.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C82h07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 2.869      ;
; 2.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 2.869      ;
; 2.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gd6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 2.869      ;
; 2.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kg6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 2.869      ;
; 2.221 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ofuzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 2.873      ;
; 2.226 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ptmoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 2.873      ;
; 2.226 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvmoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 2.873      ;
; 2.227 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Faioz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 2.848      ;
; 2.227 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W7ioz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 2.848      ;
; 2.227 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fefh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.896      ;
; 2.227 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo1t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.896      ;
; 2.227 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qifh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.896      ;
; 2.227 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kgfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.896      ;
; 2.227 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wkfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 2.896      ;
; 2.230 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H0kzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 2.874      ;
; 2.231 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sphoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 2.875      ;
; 2.232 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lpmzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.885      ;
; 2.234 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C6rzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 2.878      ;
; 2.234 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A4qoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 2.878      ;
; 2.234 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yk9g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 2.861      ;
; 2.241 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X2fh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 2.884      ;
; 2.241 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U4fh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 2.884      ;
; 2.241 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pneh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 2.884      ;
; 2.242 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxuzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.875      ;
; 2.242 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W0rzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.875      ;
; 2.242 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Izdzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.875      ;
; 2.242 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qktoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.875      ;
; 2.246 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 2.888      ;
; 2.246 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ge2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 2.888      ;
; 2.246 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gaog07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 2.888      ;
; 2.247 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrlm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.877      ;
; 2.247 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpjm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.877      ;
; 2.247 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qxwa17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.877      ;
; 2.247 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fftm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.877      ;
; 2.247 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ihvm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.877      ;
; 2.247 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N6im17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.877      ;
; 2.247 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bgah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 2.889      ;
; 2.247 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Noah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 2.889      ;
; 2.247 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P32t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 2.889      ;
; 2.247 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jkah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 2.889      ;
; 2.247 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 2.889      ;
; 2.247 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lmah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 2.889      ;
; 2.251 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.860      ;
; 2.251 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dm7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.860      ;
; 2.251 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.860      ;
; 2.251 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.860      ;
; 2.251 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.860      ;
; 2.252 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W88g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.856      ;
; 2.252 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N68g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 2.856      ;
; 2.252 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cexa17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 2.884      ;
; 2.255 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ce7h07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 2.866      ;
; 2.255 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gptzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.873      ;
; 2.255 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Crtzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.873      ;
; 2.255 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckkh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.873      ;
; 2.255 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sjtzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.873      ;
; 2.255 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oltzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 2.872      ;
; 2.255 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byzf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.873      ;
; 2.255 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sbuzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.873      ;
; 2.255 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9uzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.873      ;
; 2.255 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ystzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.873      ;
; 2.256 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lafh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 2.894      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'jtag_tck'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.466 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oivf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.173      ; 2.807      ;
; 2.466 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Scwf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.173      ; 2.807      ;
; 2.466 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cu0107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.173      ; 2.807      ;
; 2.466 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvpzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.173      ; 2.807      ;
; 2.466 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bwrzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.173      ; 2.807      ;
; 2.466 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H7szz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.173      ; 2.807      ;
; 2.494 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdqzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.148      ; 2.810      ;
; 2.494 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wbpoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.148      ; 2.810      ;
; 2.494 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vdqoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.148      ; 2.810      ;
; 2.494 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nyooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.148      ; 2.810      ;
; 2.501 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.131      ; 2.800      ;
; 2.501 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L3vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.131      ; 2.800      ;
; 2.522 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bzsoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.120      ; 2.810      ;
; 2.522 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.120      ; 2.810      ;
; 2.522 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N6izz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.120      ; 2.810      ;
; 2.523 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eanoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.110      ; 2.801      ;
; 2.523 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqszz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.110      ; 2.801      ;
; 2.523 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Veeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.110      ; 2.801      ;
; 2.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qfkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 2.803      ;
; 2.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rmeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.089      ; 2.800      ;
; 2.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Plkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 2.803      ;
; 2.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Thkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 2.803      ;
; 2.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 2.803      ;
; 2.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Koeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.089      ; 2.800      ;
; 2.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 2.803      ;
; 2.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kbkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 2.803      ;
; 2.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.089      ; 2.800      ;
; 2.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.089      ; 2.800      ;
; 2.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.089      ; 2.800      ;
; 2.543 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.092      ; 2.803      ;
; 2.554 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.084      ; 2.806      ;
; 2.554 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.084      ; 2.806      ;
; 2.554 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.084      ; 2.806      ;
; 2.556 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.087      ; 2.811      ;
; 2.556 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0jzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.087      ; 2.811      ;
; 2.556 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nuizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.087      ; 2.811      ;
; 2.559 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vjfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.079      ; 2.806      ;
; 2.559 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I0foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.079      ; 2.806      ;
; 2.559 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.079      ; 2.806      ;
; 2.559 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.079      ; 2.806      ;
; 2.565 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.079      ; 2.812      ;
; 2.565 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.079      ; 2.812      ;
; 2.567 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nudzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.069      ; 2.804      ;
; 2.567 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.069      ; 2.804      ;
; 2.567 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lffoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.069      ; 2.804      ;
; 2.567 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cbfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.069      ; 2.804      ;
; 2.567 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y8foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.069      ; 2.804      ;
; 2.570 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Imhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.073      ; 2.811      ;
; 2.573 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.797      ;
; 2.573 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ziizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.797      ;
; 2.573 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q4foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.797      ;
; 2.573 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mzkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.062      ; 2.803      ;
; 2.573 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dfizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.797      ;
; 2.573 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.062      ; 2.803      ;
; 2.577 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O5kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.067      ; 2.812      ;
; 2.577 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.067      ; 2.812      ;
; 2.577 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.067      ; 2.812      ;
; 2.577 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uyizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.067      ; 2.812      ;
; 2.577 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.067      ; 2.812      ;
; 2.585 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3ozz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.809      ;
; 2.585 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Omqzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.809      ;
; 2.585 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go1107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.809      ;
; 2.585 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qxvf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.809      ;
; 2.585 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdlzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.809      ;
; 2.585 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xklzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.809      ;
; 2.585 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmuzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.809      ;
; 2.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Haizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.811      ;
; 2.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.058      ; 2.813      ;
; 2.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.058      ; 2.813      ;
; 2.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yuooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.811      ;
; 2.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q8izz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.056      ; 2.811      ;
; 2.588 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S7lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 2.806      ;
; 2.588 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 2.806      ;
; 2.589 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ujroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.049      ; 2.806      ;
; 2.589 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iwroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.049      ; 2.806      ;
; 2.589 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.049      ; 2.806      ;
; 2.589 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hdsoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.049      ; 2.806      ;
; 2.591 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.047      ; 2.806      ;
; 2.591 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.047      ; 2.806      ;
; 2.591 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.047      ; 2.806      ;
; 2.591 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dlizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.047      ; 2.806      ;
; 2.591 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.047      ; 2.806      ;
; 2.598 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W3fzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.046      ; 2.812      ;
; 2.598 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hmcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.046      ; 2.812      ;
; 2.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Csroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.034      ; 2.804      ;
; 2.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xftoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 2.809      ;
; 2.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rfozz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 2.809      ;
; 2.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Furoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 2.809      ;
; 2.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 2.809      ;
; 2.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yiczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 2.809      ;
; 2.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aqroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.034      ; 2.804      ;
; 2.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wpqzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.034      ; 2.804      ;
; 2.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 2.809      ;
; 2.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 2.809      ;
; 2.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rbdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 2.809      ;
; 2.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sksoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 2.809      ;
; 2.602 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6toz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 2.809      ;
; 2.604 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.034      ; 2.806      ;
; 2.604 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.034      ; 2.806      ;
; 2.604 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zweoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.034      ; 2.806      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 18
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 24.097 ns




+---------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                                        ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.643  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 3.834  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 11.809 ; 0.000         ;
; hse                                                                ; 19.086 ; 0.000         ;
; altera_reserved_tck                                                ; 46.806 ; 0.000         ;
; lsi                                                                ; 91.742 ; 0.000         ;
; jtag_tck                                                           ; 98.958 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                                        ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.168 ; 0.000         ;
; altera_reserved_tck                                                ; 0.171 ; 0.000         ;
; lsi                                                                ; 0.176 ; 0.000         ;
; hse                                                                ; 0.177 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.178 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.179 ; 0.000         ;
; jtag_tck                                                           ; 0.181 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery Summary                                                     ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 20.715 ; 0.000         ;
; altera_reserved_tck                                                ; 98.450 ; 0.000         ;
; jtag_tck                                                           ; 98.830 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal Summary                                                     ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                ; 0.554 ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.866 ; 0.000         ;
; jtag_tck                                                           ; 1.393 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 6.030  ; 0.000         ;
; hse                                                                ; 9.262  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 9.781  ; 0.000         ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 12.241 ; 0.000         ;
; altera_reserved_tck                                                ; 49.459 ; 0.000         ;
; lsi                                                                ; 49.739 ; 0.000         ;
; jtag_tck                                                           ; 99.145 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 3.643  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_2|sync_reg_1                                                              ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.293      ;
; 13.418 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 11.529     ;
; 13.505 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.053     ; 11.450     ;
; 13.549 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 11.398     ;
; 13.610 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.134      ; 11.532     ;
; 13.633 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fodm17        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.054     ; 11.321     ;
; 13.657 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Smvnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.028     ; 11.323     ;
; 13.670 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.138      ; 11.476     ;
; 13.679 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.139      ; 11.468     ;
; 13.687 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xomm17        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 11.248     ;
; 13.688 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E36oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.134      ; 11.454     ;
; 13.697 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.134      ; 11.445     ;
; 13.697 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.142      ; 11.453     ;
; 13.703 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.139      ; 11.444     ;
; 13.709 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.133      ; 11.432     ;
; 13.711 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.138      ; 11.435     ;
; 13.718 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ml1a17        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 11.220     ;
; 13.723 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gw1107                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.128      ; 11.413     ;
; 13.725 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V62107                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.128      ; 11.411     ;
; 13.729 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H2tnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.129      ; 11.408     ;
; 13.732 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ewsnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.129      ; 11.405     ;
; 13.732 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.133      ; 11.409     ;
; 13.732 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxpm17        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 11.200     ;
; 13.733 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.135      ; 11.410     ;
; 13.733 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 11.225     ;
; 13.737 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzhnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.138      ; 11.409     ;
; 13.737 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iixzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.138      ; 11.409     ;
; 13.738 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.139      ; 11.409     ;
; 13.740 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_we_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.132      ; 11.420     ;
; 13.740 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_re_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.132      ; 11.420     ;
; 13.740 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_address_reg0 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.132      ; 11.420     ;
; 13.740 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yronz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.139      ; 11.407     ;
; 13.740 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4moz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.135      ; 11.403     ;
; 13.741 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.134      ; 11.401     ;
; 13.742 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_datain_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.135      ; 11.421     ;
; 13.742 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a51~porta_bytena_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.135      ; 11.421     ;
; 13.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a56~porta_we_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.127      ; 11.410     ;
; 13.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a56~porta_re_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.127      ; 11.410     ;
; 13.745 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a56~porta_address_reg0 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.127      ; 11.410     ;
; 13.747 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a56~porta_datain_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.130      ; 11.411     ;
; 13.747 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a56~porta_bytena_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.130      ; 11.411     ;
; 13.747 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.143      ; 11.404     ;
; 13.751 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9917                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.127      ; 11.384     ;
; 13.751 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejja17                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.127      ; 11.384     ;
; 13.751 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vc2oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.127      ; 11.384     ;
; 13.757 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P29oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.146      ; 11.397     ;
; 13.757 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.146      ; 11.397     ;
; 13.761 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 11.191     ;
; 13.766 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.147      ; 11.389     ;
; 13.770 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S89oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.146      ; 11.384     ;
; 13.772 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sd0007                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.134      ; 11.370     ;
; 13.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a45~porta_we_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.127      ; 11.380     ;
; 13.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a45~porta_re_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.127      ; 11.380     ;
; 13.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a45~porta_address_reg0 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.127      ; 11.380     ;
; 13.775 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E36oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.142      ; 11.375     ;
; 13.777 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a45~porta_datain_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.130      ; 11.381     ;
; 13.777 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a45~porta_bytena_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.130      ; 11.381     ;
; 13.781 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Loxzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.138      ; 11.365     ;
; 13.784 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G2uf07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 11.162     ;
; 13.784 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H65nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.142      ; 11.366     ;
; 13.785 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vumm17        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 11.150     ;
; 13.788 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4a917        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 11.150     ;
; 13.790 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Noj917        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.031     ; 11.187     ;
; 13.790 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjhzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.147      ; 11.365     ;
; 13.796 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rfboz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.149      ; 11.361     ;
; 13.796 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|My4nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.141      ; 11.353     ;
; 13.798 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S5inz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.146      ; 11.356     ;
; 13.799 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ptyzz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc5nz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.164      ; 11.373     ;
; 13.801 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jm9917        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.061     ; 11.146     ;
; 13.801 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.138      ; 11.345     ;
; 13.807 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdwzz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.147      ; 11.348     ;
; 13.808 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a33~porta_we_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.127      ; 11.347     ;
; 13.808 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a33~porta_re_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.127      ; 11.347     ;
; 13.808 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a33~porta_address_reg0 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.127      ; 11.347     ;
; 13.810 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a33~porta_datain_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.130      ; 11.348     ;
; 13.810 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a33~porta_bytena_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.130      ; 11.348     ;
; 13.810 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.139      ; 11.337     ;
; 13.810 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gw1107                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.136      ; 11.334     ;
; 13.812 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V62107                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.136      ; 11.332     ;
; 13.813 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a61~porta_we_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.112      ; 11.327     ;
; 13.813 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a61~porta_re_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.112      ; 11.327     ;
; 13.813 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a61~porta_address_reg0 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.112      ; 11.327     ;
; 13.814 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a92~porta_we_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.120      ; 11.334     ;
; 13.814 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a92~porta_re_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.120      ; 11.334     ;
; 13.814 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a92~porta_address_reg0 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.120      ; 11.334     ;
; 13.815 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a61~porta_datain_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.115      ; 11.328     ;
; 13.815 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a61~porta_bytena_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.115      ; 11.328     ;
; 13.816 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a92~porta_datain_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.123      ; 11.335     ;
; 13.816 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a92~porta_bytena_reg0  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.123      ; 11.335     ;
; 13.816 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2pnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xlonz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.148      ; 11.340     ;
; 13.816 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H2tnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.137      ; 11.329     ;
; 13.817 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rovnz6        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.031     ; 11.160     ;
; 13.819 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a29~porta_we_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.124      ; 11.333     ;
; 13.819 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a29~porta_re_reg       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.124      ; 11.333     ;
; 13.819 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Le9nz6        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a29~porta_address_reg0 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.124      ; 11.333     ;
; 13.819 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E36oz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.134      ; 11.323     ;
; 13.819 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ewsnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.137      ; 11.326     ;
; 13.819 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdlnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.141      ; 11.330     ;
; 13.820 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxloz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.143      ; 11.331     ;
; 13.820 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y9ys07        ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbmnz6                                                                          ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 11.146     ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 3.834  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|s_trans_valid     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.111     ; 1.063      ;
; 3.922  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h       ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.111     ; 0.975      ;
; 18.946 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 1.027      ;
; 18.996 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.977      ;
; 19.049 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.924      ;
; 19.095 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.878      ;
; 19.215 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.758      ;
; 19.319 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.654      ;
; 19.434 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.539      ;
; 19.437 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.536      ;
; 19.452 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.521      ;
; 19.479 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.494      ;
; 19.529 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.444      ;
; 19.596 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.377      ;
; 19.608 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.365      ;
; 19.611 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.362      ;
; 19.615 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.358      ;
; 19.628 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.345      ;
; 19.638 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.335      ;
; 19.638 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 0.335      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 11.809 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.663      ;
; 11.813 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.659      ;
; 11.900 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.572      ;
; 11.939 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.533      ;
; 11.960 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.512      ;
; 11.965 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.507      ;
; 11.972 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.500      ;
; 11.973 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.499      ;
; 12.090 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.382      ;
; 12.101 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.371      ;
; 12.103 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.369      ;
; 12.127 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.345      ;
; 12.127 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.345      ;
; 12.127 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.345      ;
; 12.127 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.036     ; 0.345      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'hse'                                                                                                                                              ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.086 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.885      ;
; 19.115 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.856      ;
; 19.148 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.823      ;
; 19.150 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.821      ;
; 19.171 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.800      ;
; 19.173 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.798      ;
; 19.176 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.795      ;
; 19.204 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.767      ;
; 19.224 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.747      ;
; 19.252 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.719      ;
; 19.268 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.703      ;
; 19.289 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.682      ;
; 19.303 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.037     ; 0.668      ;
; 19.304 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.037     ; 0.667      ;
; 19.379 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.037     ; 0.592      ;
; 19.397 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.574      ;
; 19.422 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 20.000       ; -0.037     ; 0.549      ;
; 19.433 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.538      ;
; 19.492 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.479      ;
; 19.536 ; fpga_platform:u_fpga_platform|pll_locked        ; fpga_platform:u_fpga_platform|pll_locked_d      ; hse          ; hse         ; 20.000       ; -0.037     ; 0.435      ;
; 19.636 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 20.000       ; -0.037     ; 0.335      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.806 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 3.484      ;
; 46.896 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 3.398      ;
; 47.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.871      ;
; 47.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.822      ;
; 47.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.747      ;
; 47.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.720      ;
; 47.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.546      ;
; 47.727 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.553      ;
; 47.765 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.491      ;
; 48.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.229      ;
; 48.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.226      ;
; 48.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.186      ;
; 48.200 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.049      ;
; 48.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.770      ;
; 48.553 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.727      ;
; 48.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.569      ;
; 48.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.554      ;
; 48.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.516      ;
; 48.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.493      ;
; 48.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.454      ;
; 48.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.427      ;
; 48.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.419      ;
; 48.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.413      ;
; 48.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.333      ;
; 49.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.261      ;
; 49.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.166      ;
; 49.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.144      ;
; 49.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.059      ;
; 49.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 0.517      ;
; 92.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 7.638      ;
; 92.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 7.558      ;
; 92.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 7.446      ;
; 92.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.069      ; 7.418      ;
; 92.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.070      ; 7.412      ;
; 92.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.068      ; 7.394      ;
; 92.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.076      ; 7.366      ;
; 92.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.071      ; 7.338      ;
; 92.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 7.332      ;
; 92.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.070      ; 7.314      ;
; 92.882 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 7.228      ;
; 92.917 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.087      ; 7.198      ;
; 92.917 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.087      ; 7.198      ;
; 92.920 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_datain_reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 7.198      ;
; 92.981 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.087      ; 7.134      ;
; 92.981 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.087      ; 7.134      ;
; 92.984 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a49~portb_datain_reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 7.134      ;
; 92.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.057      ; 7.099      ;
; 93.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 7.059      ;
; 93.051 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 7.059      ;
; 93.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.059      ; 7.019      ;
; 93.076 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 7.036      ;
; 93.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a9~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.051      ; 6.989      ;
; 93.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 7.019      ;
; 93.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a76~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 7.023      ;
; 93.099 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 7.008      ;
; 93.106 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 7.002      ;
; 93.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a86~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 6.983      ;
; 93.122 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.078      ; 6.984      ;
; 93.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a9~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.053      ; 6.909      ;
; 93.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a31~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 6.928      ;
; 93.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a76~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 6.932      ;
; 93.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a88~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.081      ; 6.914      ;
; 93.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a86~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.075      ; 6.903      ;
; 93.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 6.867      ;
; 93.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a14~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.050      ; 6.841      ;
; 93.245 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a29~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 6.867      ;
; 93.258 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a55~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 6.847      ;
; 93.258 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a55~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 6.847      ;
; 93.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.069      ; 6.839      ;
; 93.261 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a55~portb_datain_reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 6.847      ;
; 93.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.070      ; 6.833      ;
; 93.268 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a5~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 6.839      ;
; 93.275 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 6.833      ;
; 93.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.068      ; 6.815      ;
; 93.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a88~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 6.823      ;
; 93.291 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.078      ; 6.815      ;
; 93.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.068      ; 6.802      ;
; 93.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a18~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.066      ; 6.790      ;
; 93.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a14~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.052      ; 6.761      ;
; 93.322 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a55~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 6.783      ;
; 93.322 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a55~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 6.783      ;
; 93.325 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a55~portb_datain_reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 6.783      ;
; 93.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.070      ; 6.722      ;
; 93.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a18~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.068      ; 6.710      ;
; 93.406 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.067      ; 6.689      ;
; 93.414 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a76~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 6.700      ;
; 93.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a11~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.057      ; 6.646      ;
; 93.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a70~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.054      ; 6.605      ;
; 93.501 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_address_reg0                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 6.607      ;
; 93.504 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a30~portb_datain_reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 6.607      ;
; 93.510 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a9~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.061      ; 6.579      ;
; 93.513 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a88~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.076      ; 6.591      ;
; 93.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a11~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.059      ; 6.566      ;
; 93.530 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a86~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 6.581      ;
; 93.541 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a86~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.083      ; 6.570      ;
; 93.543 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a76~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 6.571      ;
; 93.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a70~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.056      ; 6.525      ;
; 93.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.057      ; 6.520      ;
; 93.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a12~portb_we_reg                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 6.543      ;
; 93.575 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a6~portb_we_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.067      ; 6.520      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'lsi'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 91.742 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[5]                                         ; lsi          ; lsi         ; 100.000      ; -0.048     ; 8.218      ;
; 91.923 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[3]                                         ; lsi          ; lsi         ; 100.000      ; -0.054     ; 8.031      ;
; 91.938 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[10]                                        ; lsi          ; lsi         ; 100.000      ; -0.045     ; 8.025      ;
; 91.985 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[14]                                        ; lsi          ; lsi         ; 100.000      ; -0.054     ; 7.969      ;
; 92.008 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[7]                                         ; lsi          ; lsi         ; 100.000      ; -0.054     ; 7.946      ;
; 92.033 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[13]                                        ; lsi          ; lsi         ; 100.000      ; -0.054     ; 7.921      ;
; 92.225 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[11]                                        ; lsi          ; lsi         ; 100.000      ; -0.048     ; 7.735      ;
; 92.246 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[8]                                         ; lsi          ; lsi         ; 100.000      ; -0.054     ; 7.708      ;
; 92.391 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[9]                                         ; lsi          ; lsi         ; 100.000      ; -0.054     ; 7.563      ;
; 92.414 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[15]                                        ; lsi          ; lsi         ; 100.000      ; -0.054     ; 7.540      ;
; 92.433 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[4]                                         ; lsi          ; lsi         ; 100.000      ; -0.048     ; 7.527      ;
; 92.463 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[12]                                        ; lsi          ; lsi         ; 100.000      ; -0.048     ; 7.497      ;
; 92.708 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[6]                                         ; lsi          ; lsi         ; 100.000      ; -0.054     ; 7.246      ;
; 92.755 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[2]                                         ; lsi          ; lsi         ; 100.000      ; -0.054     ; 7.199      ;
; 92.760 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[0]                                         ; lsi          ; lsi         ; 100.000      ; -0.054     ; 7.194      ;
; 92.776 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[1]                                         ; lsi          ; lsi         ; 100.000      ; -0.054     ; 7.178      ;
; 93.240 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[10] ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.720      ;
; 93.240 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[7]  ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.720      ;
; 93.240 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[13] ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.720      ;
; 93.240 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[5]  ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.720      ;
; 93.240 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[6]  ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.720      ;
; 93.240 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[8]  ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.720      ;
; 93.240 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[9]  ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.720      ;
; 93.240 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[11] ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.720      ;
; 93.240 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[14] ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.720      ;
; 93.262 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[4]  ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.698      ;
; 93.262 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[12] ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.698      ;
; 93.262 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[15] ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.698      ;
; 93.416 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[20]                                        ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.538      ;
; 93.449 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[10] ; lsi          ; lsi         ; 100.000      ; -0.058     ; 6.501      ;
; 93.449 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[8]  ; lsi          ; lsi         ; 100.000      ; -0.058     ; 6.501      ;
; 93.449 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[11] ; lsi          ; lsi         ; 100.000      ; -0.058     ; 6.501      ;
; 93.449 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[14] ; lsi          ; lsi         ; 100.000      ; -0.058     ; 6.501      ;
; 93.467 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[4]  ; lsi          ; lsi         ; 100.000      ; -0.037     ; 6.504      ;
; 93.467 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[10] ; lsi          ; lsi         ; 100.000      ; -0.037     ; 6.504      ;
; 93.467 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[7]  ; lsi          ; lsi         ; 100.000      ; -0.037     ; 6.504      ;
; 93.467 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[11] ; lsi          ; lsi         ; 100.000      ; -0.037     ; 6.504      ;
; 93.467 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[6]  ; lsi          ; lsi         ; 100.000      ; -0.037     ; 6.504      ;
; 93.467 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[13] ; lsi          ; lsi         ; 100.000      ; -0.037     ; 6.504      ;
; 93.467 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[15] ; lsi          ; lsi         ; 100.000      ; -0.037     ; 6.504      ;
; 93.488 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[4]  ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.475      ;
; 93.488 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[7]  ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.475      ;
; 93.488 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[0]  ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.475      ;
; 93.488 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[1]  ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.475      ;
; 93.488 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[6]  ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.475      ;
; 93.488 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[2]  ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.475      ;
; 93.488 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[3]  ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.475      ;
; 93.488 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[5]  ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.475      ;
; 93.488 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[15] ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.475      ;
; 93.488 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[9]  ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.475      ;
; 93.488 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[12] ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.475      ;
; 93.488 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[13] ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.475      ;
; 93.514 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[0]  ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.449      ;
; 93.514 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[1]  ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.449      ;
; 93.514 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[2]  ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.449      ;
; 93.514 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[15] ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.449      ;
; 93.583 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[21]                                        ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.371      ;
; 93.584 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[27]                                        ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.370      ;
; 93.596 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[22]                                        ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.367      ;
; 93.598 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[28]                                        ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.356      ;
; 93.627 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[26]                                        ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.327      ;
; 93.638 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[23]                                        ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.316      ;
; 93.685 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[25]                                        ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.269      ;
; 93.686 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[0]  ; lsi          ; lsi         ; 100.000      ; -0.065     ; 6.257      ;
; 93.686 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[1]  ; lsi          ; lsi         ; 100.000      ; -0.065     ; 6.257      ;
; 93.686 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[2]  ; lsi          ; lsi         ; 100.000      ; -0.065     ; 6.257      ;
; 93.686 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[3]  ; lsi          ; lsi         ; 100.000      ; -0.065     ; 6.257      ;
; 93.693 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[29]                                        ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.267      ;
; 93.696 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[3]       ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.267      ;
; 93.696 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[5]       ; lsi          ; lsi         ; 100.000      ; -0.045     ; 6.267      ;
; 93.698 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[19]                                        ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.262      ;
; 93.721 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[3]       ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.233      ;
; 93.721 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[9]       ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.233      ;
; 93.721 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[6]       ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.233      ;
; 93.721 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[13]      ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.233      ;
; 93.721 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[15]      ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.233      ;
; 93.721 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[2]       ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.233      ;
; 93.721 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[8]       ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.233      ;
; 93.721 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[1]       ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.233      ;
; 93.721 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[8]       ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.233      ;
; 93.721 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[9]       ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.233      ;
; 93.721 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[12]      ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.233      ;
; 93.721 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[14]      ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.233      ;
; 93.738 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[17]                                        ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.216      ;
; 93.752 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[8]  ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.202      ;
; 93.752 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[9]  ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.202      ;
; 93.752 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[12] ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.202      ;
; 93.752 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[14] ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.202      ;
; 93.754 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[0]  ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.200      ;
; 93.754 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[1]  ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.200      ;
; 93.754 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[2]  ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.200      ;
; 93.754 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[3]  ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.200      ;
; 93.754 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[5]  ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.200      ;
; 93.757 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[24]                                        ; lsi          ; lsi         ; 100.000      ; -0.054     ; 6.197      ;
; 93.769 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[10] ; lsi          ; lsi         ; 100.000      ; -0.065     ; 6.174      ;
; 93.769 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[3]  ; lsi          ; lsi         ; 100.000      ; -0.065     ; 6.174      ;
; 93.769 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[14] ; lsi          ; lsi         ; 100.000      ; -0.065     ; 6.174      ;
; 93.769 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[8]  ; lsi          ; lsi         ; 100.000      ; -0.065     ; 6.174      ;
; 93.769 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[11] ; lsi          ; lsi         ; 100.000      ; -0.065     ; 6.174      ;
; 93.780 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0] ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[18]                                        ; lsi          ; lsi         ; 100.000      ; -0.048     ; 6.180      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'jtag_tck'                                                                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.958  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.552      ; 1.602      ;
; 99.022  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O5kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.560      ; 1.546      ;
; 99.030  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.568      ; 1.546      ;
; 99.129  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rvhoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.657      ; 1.536      ;
; 99.137  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.655      ; 1.526      ;
; 99.149  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.655      ; 1.514      ;
; 99.212  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.655      ; 1.451      ;
; 99.219  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P6eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.655      ; 1.444      ;
; 99.606  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.568      ; 0.970      ;
; 99.728  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.571      ; 0.851      ;
; 99.789  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.568      ; 0.787      ;
; 99.844  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.568      ; 0.732      ;
; 99.904  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gtdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.634      ; 0.738      ;
; 99.948  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.634      ; 0.694      ;
; 100.043 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.634      ; 0.599      ;
; 195.120 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 4.731      ;
; 195.257 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 4.594      ;
; 195.334 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndpoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.021     ; 4.653      ;
; 195.366 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Evgoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.101     ; 4.541      ;
; 195.394 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H6bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.101     ; 4.513      ;
; 195.396 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 4.455      ;
; 195.434 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.045      ; 4.619      ;
; 195.434 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.017     ; 4.557      ;
; 195.456 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.614      ;
; 195.456 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.614      ;
; 195.456 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.614      ;
; 195.456 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.614      ;
; 195.456 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.614      ;
; 195.456 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.614      ;
; 195.456 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.614      ;
; 195.456 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.614      ;
; 195.480 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.047     ; 4.481      ;
; 195.482 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.121     ; 4.405      ;
; 195.486 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fetoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.019     ; 4.503      ;
; 195.498 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjdzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.074     ; 4.436      ;
; 195.499 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.074     ; 4.435      ;
; 195.501 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.477      ;
; 195.501 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.477      ;
; 195.501 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.477      ;
; 195.501 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.477      ;
; 195.501 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.477      ;
; 195.501 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.477      ;
; 195.501 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.477      ;
; 195.501 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.477      ;
; 195.501 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vbezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.074     ; 4.433      ;
; 195.504 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.104     ; 4.400      ;
; 195.504 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.104     ; 4.400      ;
; 195.504 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.104     ; 4.400      ;
; 195.504 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.104     ; 4.400      ;
; 195.504 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.104     ; 4.400      ;
; 195.504 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.104     ; 4.400      ;
; 195.504 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.104     ; 4.400      ;
; 195.504 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.104     ; 4.400      ;
; 195.517 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wfhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.101     ; 4.390      ;
; 195.520 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.047     ; 4.441      ;
; 195.522 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zdozz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.101     ; 4.385      ;
; 195.522 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mfqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.110     ; 4.376      ;
; 195.524 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E0poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.110     ; 4.374      ;
; 195.524 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ykezz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.074     ; 4.410      ;
; 195.528 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.101     ; 4.379      ;
; 195.529 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U2izz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.101     ; 4.378      ;
; 195.530 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.101     ; 4.377      ;
; 195.530 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Edeoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.101     ; 4.377      ;
; 195.542 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.436      ;
; 195.542 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.436      ;
; 195.542 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.436      ;
; 195.542 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.436      ;
; 195.542 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.436      ;
; 195.542 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.436      ;
; 195.542 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.436      ;
; 195.542 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.030     ; 4.436      ;
; 195.547 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.102     ; 4.359      ;
; 195.560 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.088      ; 4.536      ;
; 195.560 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.088      ; 4.536      ;
; 195.560 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.088      ; 4.536      ;
; 195.560 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.088      ; 4.536      ;
; 195.560 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.088      ; 4.536      ;
; 195.561 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.045      ; 4.492      ;
; 195.568 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 4.283      ;
; 195.575 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.048     ; 4.385      ;
; 195.582 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.488      ;
; 195.582 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.488      ;
; 195.582 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.488      ;
; 195.582 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.488      ;
; 195.582 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.488      ;
; 195.582 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.488      ;
; 195.582 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.488      ;
; 195.582 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; 0.062      ; 4.488      ;
; 195.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.004     ; 4.417      ;
; 195.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.004     ; 4.417      ;
; 195.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.004     ; 4.417      ;
; 195.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.004     ; 4.417      ;
; 195.587 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.004     ; 4.417      ;
; 195.588 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.048     ; 4.372      ;
; 195.606 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.017     ; 4.385      ;
; 195.608 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 4.322      ;
; 195.608 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 4.322      ;
; 195.608 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 4.322      ;
; 195.608 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 4.322      ;
; 195.608 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.078     ; 4.322      ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A63nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A63nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R0boz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R0boz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qh7nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qh7nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eh1107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eh1107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mbvf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mbvf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A37nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A37nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vt8oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vt8oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byvzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byvzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvea17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvea17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pmzzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pmzzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.168 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R10007                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R10007                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cexa17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cexa17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jesnz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jesnz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhsnz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhsnz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L90a17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L90a17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R41107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R41107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|buf_pend                                                                     ; fp_domain:u_fp_domain|sram_top:u_sram_top|cmsdk_ahb_to_sram:u_ahb_to_dtcm|buf_pend                                                                     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N33nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N33nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltwf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltwf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwwf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwwf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mp9917                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mp9917                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F70t07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F70t07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C8a917                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C8a917                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uc5u07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uc5u07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjloz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjloz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vr4107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vr4107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N54107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N54107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eq7107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eq7107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jn4107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jn4107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xi4107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xi4107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wy3107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wy3107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmhzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmhzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq0007                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq0007                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngxf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngxf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cwnzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cwnzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q5wf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q5wf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|An0107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|An0107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vjnoz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vjnoz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tyszz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tyszz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h                                    ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h                                    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb|iaddr_in_port[1] ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3|ahb_bus_matrix_arbiterM7:u_output_arb|iaddr_in_port[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync|state_reg[1]                                                                                        ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync|state_reg[1]                                                                                        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_2|ahb_bus_matrix_arbiterM6:u_output_arb|iaddr_in_port[1] ; fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_2|ahb_bus_matrix_arbiterM6:u_output_arb|iaddr_in_port[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8joz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8joz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync|state_reg[2]                                                                                        ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb:u_apb0_sync|state_reg[2]                                                                                        ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aw2nz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ig6oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ig6oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikwzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikwzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hd6oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hd6oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ipyzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ipyzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pp6oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pp6oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cgjoz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cgjoz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7aoz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7aoz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh4oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh4oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tdpa17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tdpa17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nl0007                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nl0007                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dninz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dninz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rl7107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rl7107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6vf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6vf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gd7oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gd7oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fvjzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fvjzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sgonz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sgonz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gylzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gylzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wdmzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wdmzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3sm17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3sm17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D2xf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D2xf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cazzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cazzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bpvzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bpvzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ap1g07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ap1g07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ut5oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ut5oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G3boz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G3boz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Srloz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Srloz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uv0107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uv0107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sl2107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sl2107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nipzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nipzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odvzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Odvzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Upnzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Upnzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmnoz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmnoz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnozz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnozz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Izvf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Izvf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jw8oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jw8oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z6pzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z6pzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gkvf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gkvf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yw5oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yw5oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q56b17                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q56b17                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q0wzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q0wzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knvf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knvf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V75oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V75oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yy0107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yy0107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo2107                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo2107                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vuloz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vuloz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2wf07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2wf07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fsvzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fsvzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqozz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqozz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ds1g07                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ds1g07                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Opnoz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Opnoz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mz8oz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mz8oz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3wzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3wzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dapzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dapzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
; 0.169 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgvzz6                                           ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgvzz6                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.296      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.171 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.296      ;
; 0.171 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.296      ;
; 0.171 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.296      ;
; 0.171 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                         ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                         ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                        ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|altsyncram_vsd2:altsyncram1|ram_block3a119~portb_datain_reg0                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.461      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                  ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.300      ;
; 0.180 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.300      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.300      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.300      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.301      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.301      ;
; 0.182 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.300      ;
; 0.182 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.300      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.302      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.302      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.302      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.302      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.303      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.303      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.304      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.304      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.304      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.304      ;
; 0.186 ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                   ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|altsyncram_mdb2:altsyncram1|ram_block3a19~portb_address_reg0                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.467      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'lsi'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[0]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[1]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[1]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[7]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[7]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[2]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[2]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[3]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[3]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[4]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[4]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[5]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[5]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[6]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[6]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[0]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[1]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[1]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[2]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[2]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[3]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[3]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[4]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[4]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[5]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[5]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[6]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[6]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.176 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[7]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[7]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[15]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[15]                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[8]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[8]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[9]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[9]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[10]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[10]                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[11]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[11]                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[12]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[12]                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[13]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[13]                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[14]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[14]                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[3].u_int_bit_gen|int_sta      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[3].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[0].u_int_bit_gen|int_sta      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[0].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[15]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[15]                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[0]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[1]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[1]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[2]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[2]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[3]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[3]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[4]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[4]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[5]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[5]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[6]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[6]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[7]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[7]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[8]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[8]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[9]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[9]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[10]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[10]                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[11]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[11]                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[12]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[12]                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[13]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[13]                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[14]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[14]                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[15]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[15]                        ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[8]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[8]                         ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[9]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[9]                         ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[10]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[10]                        ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[11]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[11]                        ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[12]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[12]                        ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[13]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[13]                        ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[14]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[14]                        ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[2].u_int_bit_gen|int_sta      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[2].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[0]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[1]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[1]                         ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[2]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[2]                         ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[3]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[3]                         ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[11]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[11]                        ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[4]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[4]                         ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[5]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[5]                         ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[6]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[6]                         ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[7]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[7]                         ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[8]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[8]                         ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[9]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[9]                         ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[10]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[10]                        ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[12]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[12]                        ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[13]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[13]                        ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[14]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[14]                        ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[15]    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[15]                        ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[1].u_int_bit_gen|int_sta      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[1].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.035      ; 0.296      ;
; 0.181 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]                                     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]                                                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.300      ;
; 0.181 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]                                     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]                                                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.300      ;
; 0.182 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1                                  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2                                                      ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.301      ;
; 0.183 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[3]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.302      ;
; 0.183 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[0] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[32]                                                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.302      ;
; 0.185 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_tim_enable  ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[2]                                                                              ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.303      ;
; 0.185 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|posedge_detect:u_int_detect|A_d[3]                                                    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[3].u_int_bit_gen|int_sta                          ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.304      ;
; 0.199 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg                                 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]                                                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.318      ;
; 0.241 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[1]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.359      ;
; 0.242 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[2]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.360      ;
; 0.248 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_auto_reload ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[2]                                                                              ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.366      ;
; 0.255 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[5] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[37]                                                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.374      ;
; 0.256 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[2] ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[34]                                                        ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.375      ;
; 0.258 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[0]                                     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.377      ;
; 0.259 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[2]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|posedge_detect:u_posedge_detect|A_d[0] ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[16]                                    ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[0]                         ; lsi          ; lsi         ; 0.000        ; 0.038      ; 0.379      ;
; 0.259 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[0]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|posedge_detect:u_posedge_detect|A_d[0] ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.378      ;
; 0.260 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[1]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|posedge_detect:u_posedge_detect|A_d[0] ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.378      ;
; 0.271 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_auto_reload ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[0]                                                                              ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.390      ;
; 0.277 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[0]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.396      ;
; 0.278 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[2]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.036      ; 0.396      ;
; 0.279 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[0]                                                          ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|timing_base_enable                     ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.398      ;
; 0.284 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[15]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[15]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.403      ;
; 0.284 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[15]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[15]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.403      ;
; 0.285 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[1]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[1]                          ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[3]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[3]                          ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[5]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[5]                          ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[13]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[13]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[1]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[1]                          ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[3]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[3]                          ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[5]      ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[5]                          ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[13]     ; fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[13]                         ; lsi          ; lsi         ; 0.000        ; 0.037      ; 0.404      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'hse'                                                                                                                                              ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.177 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.296      ;
; 0.177 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.296      ;
; 0.181 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.300      ;
; 0.262 ; fpga_platform:u_fpga_platform|pll_locked        ; fpga_platform:u_fpga_platform|pll_locked_d      ; hse          ; hse         ; 0.000        ; 0.037      ; 0.381      ;
; 0.291 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.410      ;
; 0.312 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.431      ;
; 0.337 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.456      ;
; 0.348 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.037      ; 0.467      ;
; 0.410 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.529      ;
; 0.430 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.037      ; 0.549      ;
; 0.451 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.037      ; 0.570      ;
; 0.458 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.577      ;
; 0.465 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.584      ;
; 0.472 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.591      ;
; 0.485 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked        ; hse          ; hse         ; 0.000        ; 0.037      ; 0.604      ;
; 0.526 ; fpga_platform:u_fpga_platform|pll_locked_cnt[3] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.645      ;
; 0.544 ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.663      ;
; 0.568 ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.687      ;
; 0.619 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[0] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.738      ;
; 0.671 ; fpga_platform:u_fpga_platform|pll_locked_cnt[2] ; fpga_platform:u_fpga_platform|pll_locked_cnt[1] ; hse          ; hse         ; 0.000        ; 0.037      ; 0.790      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.178 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.296      ;
; 0.178 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.296      ;
; 0.182 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.300      ;
; 0.190 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.308      ;
; 0.191 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.309      ;
; 0.198 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.282 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.400      ;
; 0.283 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.401      ;
; 0.289 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.407      ;
; 0.292 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.410      ;
; 0.337 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.455      ;
; 0.400 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.518      ;
; 0.443 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.561      ;
; 0.462 ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3] ; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1    ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.580      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.296      ;
; 0.183 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.300      ;
; 0.183 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.300      ;
; 0.184 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.301      ;
; 0.186 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.303      ;
; 0.189 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.306      ;
; 0.195 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p      ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.312      ;
; 0.257 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.374      ;
; 0.281 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.291 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.408      ;
; 0.298 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.415      ;
; 0.300 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2  ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.417      ;
; 0.466 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.583      ;
; 0.480 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.597      ;
; 0.586 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p       ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.703      ;
; 0.614 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1]     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.731      ;
; 0.663 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|reg_s_req_h       ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1  ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.817      ;
; 0.710 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h|s_trans_valid     ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.864      ;
; 0.712 ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg ; fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb2_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0]     ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.829      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'jtag_tck'                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qukzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.044      ; 0.307      ;
; 0.183 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gnazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.052      ; 0.317      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fydoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fydoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P1eoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uw1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uw1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4bzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmdzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6czz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6czz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T9ezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T9ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blczz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2toz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7dzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aucoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vycoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vycoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.193 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.296      ;
; 0.194 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.040      ; 0.316      ;
; 0.197 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.300      ;
; 0.197 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.300      ;
; 0.198 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh3nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vj3nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.301      ;
; 0.198 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sthoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 0.302      ;
; 0.198 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Im2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 0.302      ;
; 0.199 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxqoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.322      ;
; 0.200 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.303      ;
; 0.202 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dlizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.305      ;
; 0.207 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 0.311      ;
; 0.210 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iy1g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh3nz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.313      ;
; 0.216 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fetoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xftoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.018      ; 0.316      ;
; 0.216 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G7kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.061      ; 0.359      ;
; 0.220 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I9kzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.061      ; 0.363      ;
; 0.223 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.009      ; 0.314      ;
; 0.227 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qukzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.020      ; 0.329      ;
; 0.230 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8coz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Plkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.155      ; 0.467      ;
; 0.232 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Updoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bodoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 0.336      ;
; 0.235 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K4goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.338      ;
; 0.236 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jdgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.339      ;
; 0.243 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 0.375      ;
; 0.243 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iouzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; -0.009     ; 0.316      ;
; 0.244 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zweoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I0foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 0.376      ;
; 0.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F51g07 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W3fzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.040      ; 0.367      ;
; 0.245 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.051      ; 0.378      ;
; 0.254 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckgoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rlgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.357      ;
; 0.265 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.390      ;
; 0.265 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yqczz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rsczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.388      ;
; 0.265 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foqzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.388      ;
; 0.269 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L3vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.043      ; 0.394      ;
; 0.269 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fpkzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.061      ; 0.412      ;
; 0.271 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cpbzz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mwazz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fyazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzqoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.041      ; 0.394      ;
; 0.272 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 0.381      ;
; 0.272 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A2ezz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.040      ; 0.394      ;
; 0.279 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zweoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 0.397      ;
; 0.280 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S7lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dohoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 0.385      ;
; 0.282 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8roz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.023      ; 0.387      ;
; 0.283 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8coz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S2lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.020      ; 0.385      ;
; 0.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rvhoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I4lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.020      ; 0.386      ;
; 0.285 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fofoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 0.394      ;
; 0.286 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdcoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wxkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.020      ; 0.388      ;
; 0.287 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 0.390      ;
; 0.288 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vicoz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.020      ; 0.390      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 20.715 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zeqh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 4.247      ;
; 20.749 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zf6u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.188      ;
; 20.753 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P27u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.186      ;
; 20.759 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fj6u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 4.171      ;
; 20.761 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oegg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 4.202      ;
; 20.761 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tggg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 4.202      ;
; 20.900 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpinz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.139      ; 4.247      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cpxnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 4.016      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Th8nz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 4.016      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lqct07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 3.990      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pjct07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 3.990      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P98t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.993      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ad8t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 3.990      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E68t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.993      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba4u07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 3.992      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tj8t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 3.992      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y4kt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.002      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etkt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.002      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gz7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 3.994      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P77t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.993      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uv7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.993      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S28t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 3.994      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D47t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.993      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nxk917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.993      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zh7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 3.991      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xo7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.993      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ll7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 3.991      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Js7t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.993      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yamu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.993      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kvbt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 3.991      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wybt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.084     ; 3.991      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Msit07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.006      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Olit07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.006      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yvit07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.006      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmlu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.006      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q1at07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.006      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Su9t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.006      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C5at07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.006      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P0mu07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.069     ; 4.006      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ekjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.002      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qnjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.002      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.002      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oujt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.002      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sgjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.002      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z86t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 3.994      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bx6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 4.019      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J61t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 4.019      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xjuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 4.019      ;
; 20.933 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Csuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 4.019      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Stunz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 4.022      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cqgt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.000      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Otgt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.000      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1gt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 3.999      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nwn917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.000      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J5gt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.000      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nrft07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.000      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohbt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 3.988      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mobt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 3.988      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yrbt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 3.988      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Crjt07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.001      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwet07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.000      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Faft07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.000      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vzet07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.000      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdft07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.000      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R4ph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.030      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T6ph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.030      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fnyzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.058     ; 4.016      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zs6g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.058     ; 4.016      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kj7107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.058     ; 4.016      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tc4g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.058     ; 4.016      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I85107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 4.017      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Emph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.030      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H0vf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 4.018      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ui5107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 4.019      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz4107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.054     ; 4.020      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G2zs07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.053     ; 4.021      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fs2oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.053     ; 4.021      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B2hg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.054     ; 4.020      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yu2107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.058     ; 4.016      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xx2107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.058     ; 4.016      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sc3107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.058     ; 4.016      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V33107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.058     ; 4.016      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U63107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.058     ; 4.016      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T93107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.058     ; 4.016      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W03107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.058     ; 4.016      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eztf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 4.027      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zuuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 4.018      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eiwzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 4.017      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Umuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 4.018      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sh0t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 4.018      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Peuf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 4.018      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bbph07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.030      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uaxf07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 4.029      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cnmnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.129      ; 4.203      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xylm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.033      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvlm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.033      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y1mm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 4.033      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qugg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.053     ; 4.021      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A96oz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.030      ;
; 20.934 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xwgg07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.053     ; 4.021      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.513      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.513      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.513      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.513      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.513      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.513      ;
; 98.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.513      ;
; 98.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.448      ;
; 98.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.448      ;
; 98.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.448      ;
; 98.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.448      ;
; 98.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.448      ;
; 98.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.448      ;
; 98.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.448      ;
; 98.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.448      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.275      ;
; 98.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.232      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.202      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.202      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.202      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.202      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.202      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.202      ;
; 98.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.202      ;
; 98.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.195      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.135      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.124      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.124      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.124      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.124      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.124      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.124      ;
; 98.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.100      ;
; 98.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.093      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.085      ;
; 98.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.065      ;
; 98.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.065      ;
; 98.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.065      ;
; 98.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.065      ;
; 98.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.065      ;
; 98.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.065      ;
; 98.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.065      ;
; 98.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.043      ;
; 98.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.043      ;
; 98.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.043      ;
; 98.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.043      ;
; 98.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.043      ;
; 98.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.043      ;
; 98.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]       ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.043      ;
; 98.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.048      ;
; 98.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.044      ;
; 98.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.044      ;
; 98.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.044      ;
; 98.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.044      ;
; 98.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.044      ;
; 98.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.044      ;
; 98.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.044      ;
; 98.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.044      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.026      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'jtag_tck'                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.830  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zry917 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.544      ; 1.722      ;
; 98.888  ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudoz6 ; jtag_tck     ; jtag_tck    ; 100.000      ; 0.605      ; 1.725      ;
; 197.997 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.287     ; 1.724      ;
; 197.997 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O3poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.287     ; 1.724      ;
; 197.997 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y3roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.287     ; 1.724      ;
; 198.019 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Df1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.265     ; 1.724      ;
; 198.019 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J0doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.265     ; 1.724      ;
; 198.019 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gv1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.265     ; 1.724      ;
; 198.026 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Flazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.073     ; 1.909      ;
; 198.026 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnbzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.073     ; 1.909      ;
; 198.026 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xqkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.073     ; 1.909      ;
; 198.070 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V1poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.216     ; 1.722      ;
; 198.072 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S8vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.214     ; 1.722      ;
; 198.072 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iavzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.214     ; 1.722      ;
; 198.081 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jehoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.208     ; 1.719      ;
; 198.085 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.724      ;
; 198.085 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.724      ;
; 198.085 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.724      ;
; 198.085 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.724      ;
; 198.085 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.724      ;
; 198.085 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5doz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.724      ;
; 198.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yrooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.722      ;
; 198.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X9eoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.722      ;
; 198.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbeoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.199     ; 1.722      ;
; 198.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jkdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.195     ; 1.726      ;
; 198.087 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.195     ; 1.726      ;
; 198.092 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rgdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.189     ; 1.727      ;
; 198.092 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vedoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.189     ; 1.727      ;
; 198.093 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sggoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.190     ; 1.725      ;
; 198.093 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ligoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.190     ; 1.725      ;
; 198.094 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z7bzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.197     ; 1.717      ;
; 198.094 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfazz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.197     ; 1.717      ;
; 198.096 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nidoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.186     ; 1.726      ;
; 198.096 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fmdoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.186     ; 1.726      ;
; 198.098 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hjuzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.719      ;
; 198.098 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xz1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.719      ;
; 198.098 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.719      ;
; 198.098 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.719      ;
; 198.098 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.719      ;
; 198.098 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E2pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.719      ;
; 198.098 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.719      ;
; 198.098 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ohhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.191     ; 1.719      ;
; 198.111 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xbcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.178     ; 1.719      ;
; 198.120 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ltooz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.168     ; 1.720      ;
; 198.120 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uchoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.168     ; 1.720      ;
; 198.120 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y6noz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.168     ; 1.720      ;
; 198.124 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.165     ; 1.719      ;
; 198.124 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oygoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.165     ; 1.719      ;
; 198.124 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qi1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.165     ; 1.719      ;
; 198.124 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S3pzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.165     ; 1.719      ;
; 198.124 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pg1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.165     ; 1.719      ;
; 198.128 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qukzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.165     ; 1.715      ;
; 198.128 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5vzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.165     ; 1.715      ;
; 198.128 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S2lzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.165     ; 1.715      ;
; 198.128 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I4lzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.165     ; 1.715      ;
; 198.128 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C1lzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.165     ; 1.715      ;
; 198.128 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wxkzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.165     ; 1.715      ;
; 198.130 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G71g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.159     ; 1.719      ;
; 198.130 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V81g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.159     ; 1.719      ;
; 198.130 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ka1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.159     ; 1.719      ;
; 198.130 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zb1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.159     ; 1.719      ;
; 198.130 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Od1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.159     ; 1.719      ;
; 198.136 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Psfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 1.715      ;
; 198.136 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kqfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 1.715      ;
; 198.136 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uufoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 1.715      ;
; 198.136 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ezfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 1.715      ;
; 198.136 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Amfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 1.715      ;
; 198.136 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zwfoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 1.715      ;
; 198.136 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fofoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.157     ; 1.715      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O6ozz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.156     ; 1.713      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lyroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.156     ; 1.713      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9czz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.156     ; 1.713      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aquzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.156     ; 1.713      ;
; 198.139 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Holzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.156     ; 1.713      ;
; 198.140 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8coz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.153     ; 1.715      ;
; 198.140 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vicoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.153     ; 1.715      ;
; 198.140 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rvhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.153     ; 1.715      ;
; 198.140 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eacoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.153     ; 1.715      ;
; 198.140 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.153     ; 1.715      ;
; 198.140 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.153     ; 1.715      ;
; 198.141 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C5poz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.145     ; 1.722      ;
; 198.141 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pvcoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.145     ; 1.722      ;
; 198.144 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U0roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.145     ; 1.719      ;
; 198.144 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rk1g07 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.145     ; 1.719      ;
; 198.144 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ubroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.145     ; 1.719      ;
; 198.144 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Quqzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.145     ; 1.719      ;
; 198.146 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.147     ; 1.715      ;
; 198.146 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bzpzz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.147     ; 1.715      ;
; 198.146 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ynroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.147     ; 1.715      ;
; 198.146 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zwsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.147     ; 1.715      ;
; 198.146 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wlroz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.147     ; 1.715      ;
; 198.146 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L4izz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.147     ; 1.715      ;
; 198.146 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W5soz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.147     ; 1.715      ;
; 198.146 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dhqoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.147     ; 1.715      ;
; 198.153 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dohoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.142     ; 1.713      ;
; 198.153 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Urhoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.142     ; 1.713      ;
; 198.153 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sthoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.142     ; 1.713      ;
; 198.157 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttsoz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.131     ; 1.720      ;
; 198.158 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.127     ; 1.723      ;
; 198.158 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7roz6 ; jtag_tck     ; jtag_tck    ; 200.000      ; -0.127     ; 1.723      ;
+---------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.672      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.672      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.672      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.672      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.672      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.672      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.672      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.672      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.672      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.672      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.672      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.672      ;
; 0.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.755      ;
; 0.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.755      ;
; 0.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.755      ;
; 0.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.755      ;
; 0.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.755      ;
; 0.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.755      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.829      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.829      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.829      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.829      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.829      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.829      ;
; 0.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.897      ;
; 0.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.897      ;
; 0.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.897      ;
; 0.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.897      ;
; 0.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.897      ;
; 0.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.897      ;
; 0.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.897      ;
; 0.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.910      ;
; 0.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.910      ;
; 0.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.910      ;
; 0.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.910      ;
; 0.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.910      ;
; 0.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.910      ;
; 0.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.910      ;
; 0.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.910      ;
; 0.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.890      ;
; 0.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.890      ;
; 0.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.890      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.892      ;
; 0.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.910      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.930      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.930      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.930      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.930      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.930      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.930      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.930      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.960      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.943      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.947      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.947      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.947      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.947      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.947      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.947      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.947      ;
; 0.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_itcm|altsyncram:altsyncram_component|altsyncram_6hn1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.953      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; fp_domain:u_fp_domain|sram_top:u_sram_top|ram_128k:u_dtcm|altsyncram:altsyncram_component|altsyncram_o1l1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.982      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.866 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hytnz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.985      ;
; 0.866 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K0u917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.985      ;
; 0.866 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D8u917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.985      ;
; 0.866 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q2vs07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.985      ;
; 0.866 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzus07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.985      ;
; 0.866 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A1unz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.985      ;
; 0.866 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z8unz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.985      ;
; 0.866 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mkus07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.985      ;
; 0.866 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Thus07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.985      ;
; 0.866 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G6unz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.985      ;
; 1.113 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Syqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.241      ;
; 1.113 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejtm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.241      ;
; 1.113 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Udwm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.241      ;
; 1.113 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ssqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.241      ;
; 1.113 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfw917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.241      ;
; 1.113 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fhw917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.241      ;
; 1.113 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndw917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.241      ;
; 1.117 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qoqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.244      ;
; 1.117 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hlvm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.244      ;
; 1.117 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tuqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.244      ;
; 1.117 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqqm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.244      ;
; 1.117 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z8qm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.244      ;
; 1.265 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J9v917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.391      ;
; 1.265 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zox917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.391      ;
; 1.265 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bjw917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.391      ;
; 1.271 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qvbzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.611      ;
; 1.271 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mxczz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.611      ;
; 1.271 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kafzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.611      ;
; 1.272 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aisoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.611      ;
; 1.272 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F2ioz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.611      ;
; 1.272 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Atlzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.611      ;
; 1.272 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pasoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.611      ;
; 1.272 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Scbzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.611      ;
; 1.272 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zvozz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.611      ;
; 1.272 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hbozz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.611      ;
; 1.272 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3soz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 1.611      ;
; 1.277 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E1fzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.598      ;
; 1.277 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tww917 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.402      ;
; 1.279 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lpmzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.615      ;
; 1.280 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C6rzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 1.608      ;
; 1.280 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A4qoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 1.608      ;
; 1.282 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V66107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.604      ;
; 1.283 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ptmoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.605      ;
; 1.283 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pduzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 1.606      ;
; 1.283 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lj6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 1.606      ;
; 1.283 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvmoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.605      ;
; 1.283 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ofuzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 1.606      ;
; 1.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Faioz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.581      ;
; 1.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W7ioz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.581      ;
; 1.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fefh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 1.621      ;
; 1.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo1t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 1.621      ;
; 1.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qifh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 1.621      ;
; 1.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kgfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 1.621      ;
; 1.284 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wkfh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 1.621      ;
; 1.285 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rb6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.603      ;
; 1.285 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ve6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.603      ;
; 1.285 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C82h07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.603      ;
; 1.285 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.603      ;
; 1.285 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gd6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.603      ;
; 1.285 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kg6107 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.603      ;
; 1.286 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X2fh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 1.615      ;
; 1.286 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U4fh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 1.615      ;
; 1.286 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pneh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 1.615      ;
; 1.287 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxuzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.605      ;
; 1.287 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W0rzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.605      ;
; 1.287 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Izdzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.605      ;
; 1.287 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qktoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.605      ;
; 1.289 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yk9g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.593      ;
; 1.290 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H0kzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.607      ;
; 1.290 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sphoz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.608      ;
; 1.293 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lafh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 1.619      ;
; 1.294 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 1.593      ;
; 1.294 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dm7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 1.593      ;
; 1.294 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 1.593      ;
; 1.294 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W88g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.589      ;
; 1.294 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N68g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.589      ;
; 1.294 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 1.593      ;
; 1.294 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go7g07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 1.593      ;
; 1.294 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.613      ;
; 1.294 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ge2t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.613      ;
; 1.294 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gaog07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.613      ;
; 1.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrlm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.602      ;
; 1.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpjm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.602      ;
; 1.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qxwa17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.602      ;
; 1.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fftm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.602      ;
; 1.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ihvm17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.602      ;
; 1.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N6im17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.602      ;
; 1.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cexa17 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.609      ;
; 1.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bgah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.614      ;
; 1.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Noah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.614      ;
; 1.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P32t07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.614      ;
; 1.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jkah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.614      ;
; 1.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.614      ;
; 1.295 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lmah07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.614      ;
; 1.296 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oltzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.604      ;
; 1.297 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmrzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.605      ;
; 1.297 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gptzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.606      ;
; 1.297 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Crtzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.606      ;
; 1.297 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckkh07 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.606      ;
; 1.297 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sjtzz6 ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.606      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'jtag_tck'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oivf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.099      ; 1.574      ;
; 1.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Scwf07 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.099      ; 1.574      ;
; 1.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cu0107 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.099      ; 1.574      ;
; 1.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvpzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.099      ; 1.574      ;
; 1.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bwrzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.099      ; 1.574      ;
; 1.393 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H7szz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.099      ; 1.574      ;
; 1.404 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.081      ; 1.567      ;
; 1.404 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L3vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.081      ; 1.567      ;
; 1.408 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xdqzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.087      ; 1.577      ;
; 1.408 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wbpoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.087      ; 1.577      ;
; 1.408 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vdqoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.087      ; 1.577      ;
; 1.408 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nyooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.087      ; 1.577      ;
; 1.417 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eanoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.068      ; 1.567      ;
; 1.417 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqszz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.068      ; 1.567      ;
; 1.417 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Veeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.068      ; 1.567      ;
; 1.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rmeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.064      ; 1.567      ;
; 1.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Koeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.064      ; 1.567      ;
; 1.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.064      ; 1.567      ;
; 1.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wreoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.064      ; 1.567      ;
; 1.421 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pteoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.064      ; 1.567      ;
; 1.422 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.070      ; 1.574      ;
; 1.422 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X1dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.070      ; 1.574      ;
; 1.422 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.070      ; 1.574      ;
; 1.442 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vjfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 1.574      ;
; 1.442 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I0foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 1.574      ;
; 1.442 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M2foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 1.574      ;
; 1.442 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.050      ; 1.574      ;
; 1.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nudzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.042      ; 1.571      ;
; 1.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.042      ; 1.571      ;
; 1.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lffoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.042      ; 1.571      ;
; 1.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cbfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.042      ; 1.571      ;
; 1.447 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y8foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.042      ; 1.571      ;
; 1.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.032      ; 1.563      ;
; 1.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ziizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.032      ; 1.563      ;
; 1.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q4foz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.032      ; 1.563      ;
; 1.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qfkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 1.570      ;
; 1.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Plkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 1.570      ;
; 1.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Thkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 1.570      ;
; 1.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dfizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.032      ; 1.563      ;
; 1.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 1.570      ;
; 1.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 1.570      ;
; 1.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kbkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 1.570      ;
; 1.449 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.039      ; 1.570      ;
; 1.450 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Imhoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.046      ; 1.578      ;
; 1.455 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ujroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.037      ; 1.574      ;
; 1.455 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S7lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 1.573      ;
; 1.455 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iwroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.037      ; 1.574      ;
; 1.455 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.037      ; 1.574      ;
; 1.455 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hdsoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.037      ; 1.574      ;
; 1.455 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5lzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 1.573      ;
; 1.457 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bzsoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 1.577      ;
; 1.457 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 1.577      ;
; 1.457 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N6izz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.038      ; 1.577      ;
; 1.458 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ybvzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 1.573      ;
; 1.458 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 1.573      ;
; 1.458 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hhizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 1.573      ;
; 1.458 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dlizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 1.573      ;
; 1.458 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 1.573      ;
; 1.461 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zskzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.030      ; 1.573      ;
; 1.461 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.030      ; 1.573      ;
; 1.461 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zweoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.030      ; 1.573      ;
; 1.461 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryeoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.030      ; 1.573      ;
; 1.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6vzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 1.577      ;
; 1.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0jzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 1.577      ;
; 1.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jwezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 1.580      ;
; 1.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Csroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.571      ;
; 1.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mzkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.026      ; 1.570      ;
; 1.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aqroz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.571      ;
; 1.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wpqzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.027      ; 1.571      ;
; 1.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3ezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.036      ; 1.580      ;
; 1.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwkzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.026      ; 1.570      ;
; 1.462 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nuizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.033      ; 1.577      ;
; 1.467 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B0czz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.571      ;
; 1.467 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qhfoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.571      ;
; 1.467 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5fzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.571      ;
; 1.467 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zoazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.571      ;
; 1.469 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O5kzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.028      ; 1.579      ;
; 1.469 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1goz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.028      ; 1.579      ;
; 1.469 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfgoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.028      ; 1.579      ;
; 1.469 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uyizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.028      ; 1.579      ;
; 1.469 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.028      ; 1.579      ;
; 1.471 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W3fzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.025      ; 1.578      ;
; 1.471 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hmcoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.025      ; 1.578      ;
; 1.472 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xftoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.576      ;
; 1.472 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rfozz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.576      ;
; 1.472 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Furoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.576      ;
; 1.472 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.576      ;
; 1.472 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yiczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.576      ;
; 1.472 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.576      ;
; 1.472 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndezz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.576      ;
; 1.472 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rbdzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.576      ;
; 1.472 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sksoz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.576      ;
; 1.472 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U6toz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.022      ; 1.576      ;
; 1.474 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fyazz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.020      ; 1.576      ;
; 1.474 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rsczz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.020      ; 1.576      ;
; 1.474 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqbzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.020      ; 1.576      ;
; 1.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Haizz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.020      ; 1.577      ;
; 1.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yuooz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.020      ; 1.577      ;
; 1.475 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q8izz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.020      ; 1.577      ;
; 1.477 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6 ; fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E0dzz6 ; jtag_tck     ; jtag_tck    ; 0.000        ; 0.021      ; 1.580      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 18
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 24.547 ns




+---------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                             ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                               ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                    ; 1.115  ; 0.168 ; 16.263   ; 0.554   ; 5.964               ;
;  altera_reserved_tck                                                ; 43.080 ; 0.171 ; 96.867   ; 0.554   ; 49.436              ;
;  hse                                                                ; 18.006 ; 0.177 ; N/A      ; N/A     ; 9.262               ;
;  jtag_tck                                                           ; 96.636 ; 0.181 ; 96.469   ; 1.393   ; 99.145              ;
;  lsi                                                                ; 83.311 ; 0.176 ; N/A      ; N/A     ; 49.739              ;
;  u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.115  ; 0.168 ; 16.263   ; 0.866   ; 12.178              ;
;  u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 2.624  ; 0.179 ; N/A      ; N/A     ; 9.711               ;
;  u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 10.976 ; 0.178 ; N/A      ; N/A     ; 5.964               ;
; Design-wide TNS                                                     ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                                ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  hse                                                                ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  jtag_tck                                                           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  lsi                                                                ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TXD1                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDC                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TDO                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MDIO                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMS                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RXD1                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MDIO                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TMS                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RSTN                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TCK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TRST                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TDI                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TXD1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MDC                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; TXD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; TDO                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; TMS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.31e-09 V                   ; 3.14 V              ; -0.145 V            ; 0.247 V                              ; 0.222 V                              ; 4.87e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.31e-09 V                  ; 3.14 V             ; -0.145 V           ; 0.247 V                             ; 0.222 V                             ; 4.87e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.03e-09 V                   ; 2.34 V              ; -0.00739 V          ; 0.104 V                              ; 0.122 V                              ; 7.84e-10 s                  ; 1.64e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.03e-09 V                  ; 2.34 V             ; -0.00739 V         ; 0.104 V                             ; 0.122 V                             ; 7.84e-10 s                 ; 1.64e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0797 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0797 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.49e-09 V                   ; 3.13 V              ; -0.0913 V           ; 0.283 V                              ; 0.166 V                              ; 7.04e-10 s                  ; 6.18e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 4.49e-09 V                  ; 3.13 V             ; -0.0913 V          ; 0.283 V                             ; 0.166 V                             ; 7.04e-10 s                 ; 6.18e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TXD1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; MDC                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; TXD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; TDO                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; MDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; TMS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.85e-06 V                   ; 3.11 V              ; -0.0551 V           ; 0.242 V                              ; 0.181 V                              ; 6.97e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.85e-06 V                  ; 3.11 V             ; -0.0551 V          ; 0.242 V                             ; 0.181 V                             ; 6.97e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.59e-06 V                   ; 2.33 V              ; 6.59e-06 V          ; 0.016 V                              ; 0.044 V                              ; 1.11e-09 s                  ; 2.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.59e-06 V                  ; 2.33 V             ; 6.59e-06 V         ; 0.016 V                             ; 0.044 V                             ; 1.11e-09 s                 ; 2.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-06 V                   ; 3.11 V              ; -0.0481 V           ; 0.185 V                              ; 0.219 V                              ; 1.06e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.58e-06 V                  ; 3.11 V             ; -0.0481 V          ; 0.185 V                             ; 0.219 V                             ; 1.06e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TXD1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; MDC                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; TXD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; TDO                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; MDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; TMS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.74e-08 V                   ; 3.6 V               ; -0.154 V            ; 0.269 V                              ; 0.211 V                              ; 4.47e-10 s                  ; 4.04e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.74e-08 V                  ; 3.6 V              ; -0.154 V           ; 0.269 V                             ; 0.211 V                             ; 4.47e-10 s                 ; 4.04e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.46e-08 V                   ; 2.67 V              ; -0.0173 V           ; 0.143 V                              ; 0.169 V                              ; 6.3e-10 s                   ; 1.4e-09 s                   ; No                         ; No                         ; 2.62 V                      ; 1.46e-08 V                  ; 2.67 V             ; -0.0173 V          ; 0.143 V                             ; 0.169 V                             ; 6.3e-10 s                  ; 1.4e-09 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.95e-08 V                   ; 3.59 V              ; -0.0938 V           ; 0.27 V                               ; 0.284 V                              ; 6.63e-10 s                  ; 4.61e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.95e-08 V                  ; 3.59 V             ; -0.0938 V          ; 0.27 V                              ; 0.284 V                             ; 6.63e-10 s                 ; 4.61e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                             ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths     ; FR Paths   ; RF Paths   ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+----------+
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; 10374        ; 0          ; 69         ; 0        ;
; hse                                                                ; hse                                                                ; 27           ; 0          ; 0          ; 0        ;
; jtag_tck                                                           ; jtag_tck                                                           ; 13818        ; 0          ; 24         ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; jtag_tck                                                           ; false path   ; 0          ; 0          ; 0        ;
; lsi                                                                ; lsi                                                                ; 0            ; 0          ; 0          ; 48904    ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; lsi                                                                ; 0            ; 0          ; false path ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; lsi                                                                ; false path   ; 0          ; false path ; 0        ;
; jtag_tck                                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; false path   ; 0          ; 0          ; 0        ;
; lsi                                                                ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0            ; false path ; 0          ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0          ; 0          ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 1            ; 0          ; 0          ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 2            ; 0          ; 0          ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 19           ; 0          ; 0          ; 0        ;
; lsi                                                                ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; false path   ; false path ; 0          ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 15           ; 0          ; 0          ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                              ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths     ; FR Paths   ; RF Paths   ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+----------+
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; 10374        ; 0          ; 69         ; 0        ;
; hse                                                                ; hse                                                                ; 27           ; 0          ; 0          ; 0        ;
; jtag_tck                                                           ; jtag_tck                                                           ; 13818        ; 0          ; 24         ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; jtag_tck                                                           ; false path   ; 0          ; 0          ; 0        ;
; lsi                                                                ; lsi                                                                ; 0            ; 0          ; 0          ; 48904    ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; lsi                                                                ; 0            ; 0          ; false path ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; lsi                                                                ; false path   ; 0          ; false path ; 0        ;
; jtag_tck                                                           ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; false path   ; 0          ; 0          ; 0        ;
; lsi                                                                ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 0            ; false path ; 0          ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0          ; 0          ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 1            ; 0          ; 0          ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 2            ; 0          ; 0          ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; 19           ; 0          ; 0          ; 0        ;
; lsi                                                                ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; false path   ; false path ; 0          ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; 15           ; 0          ; 0          ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; 135        ; 0        ; 0          ; 0        ;
; jtag_tck                                                           ; jtag_tck                                                           ; 279        ; 0        ; 2          ; 0        ;
; hse                                                                ; lsi                                                                ; 0          ; 0        ; false path ; 0        ;
; hse                                                                ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0          ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 6531       ; 0        ; 0          ; 0        ;
; hse                                                                ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0          ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                       ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; 135        ; 0        ; 0          ; 0        ;
; jtag_tck                                                           ; jtag_tck                                                           ; 279        ; 0        ; 2          ; 0        ;
; hse                                                                ; lsi                                                                ; 0          ; 0        ; false path ; 0        ;
; hse                                                                ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0          ; 0        ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; 6531       ; 0        ; 0          ; 0        ;
; hse                                                                ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0          ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 121   ; 121  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                              ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------+-------------+
; Target                                                             ; Clock                                                              ; Type      ; Status      ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------+-------------+
; CLK                                                                ; hse                                                                ; Base      ; Constrained ;
; TCK                                                                ; jtag_tck                                                           ; Base      ; Constrained ;
; altera_reserved_tck                                                ; altera_reserved_tck                                                ; Base      ; Constrained ;
; fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1      ; lsi                                                                ; Base      ; Constrained ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; RXD                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TDI                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMS                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRST                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; TDO                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMS                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TXD                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; RXD                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TDI                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMS                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRST                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; TDO                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMS                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TXD                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Mar 16 17:21:15 2024
Info: Command: quartus_sta mcu_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]} {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]} {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]} {u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2]}
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
    Critical Warning (332169): From lsi (Rise) to lsi (Rise) (setup and hold)
    Critical Warning (332169): From lsi (Fall) to lsi (Rise) (setup and hold)
    Critical Warning (332169): From lsi (Rise) to lsi (Fall) (setup and hold)
    Critical Warning (332169): From lsi (Fall) to lsi (Fall) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Info (332146): Worst-case setup slack is 1.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.115               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.624               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    10.976               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.006               0.000 hse 
    Info (332119):    43.080               0.000 altera_reserved_tck 
    Info (332119):    83.311               0.000 lsi 
    Info (332119):    96.636               0.000 jtag_tck 
Info (332146): Worst-case hold slack is 0.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.392               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.398               0.000 altera_reserved_tck 
    Info (332119):     0.412               0.000 hse 
    Info (332119):     0.412               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.413               0.000 jtag_tck 
    Info (332119):     0.413               0.000 lsi 
    Info (332119):     0.413               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 16.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.263               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    96.469               0.000 jtag_tck 
    Info (332119):    96.867               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.230               0.000 altera_reserved_tck 
    Info (332119):     1.886               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.921               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 5.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.964               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.683               0.000 hse 
    Info (332119):     9.711               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.203               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.568               0.000 altera_reserved_tck 
    Info (332119):    49.775               0.000 lsi 
    Info (332119):    99.641               0.000 jtag_tck 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.969 ns
    Info (332114): 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
    Critical Warning (332169): From lsi (Rise) to lsi (Rise) (setup and hold)
    Critical Warning (332169): From lsi (Fall) to lsi (Rise) (setup and hold)
    Critical Warning (332169): From lsi (Rise) to lsi (Fall) (setup and hold)
    Critical Warning (332169): From lsi (Fall) to lsi (Fall) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.549               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.914               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.176               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.246               0.000 hse 
    Info (332119):    43.796               0.000 altera_reserved_tck 
    Info (332119):    85.004               0.000 lsi 
    Info (332119):    96.910               0.000 jtag_tck 
Info (332146): Worst-case hold slack is 0.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.323               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.328               0.000 altera_reserved_tck 
    Info (332119):     0.340               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.340               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.341               0.000 hse 
    Info (332119):     0.342               0.000 lsi 
    Info (332119):     0.366               0.000 jtag_tck 
Info (332146): Worst-case recovery slack is 17.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.423               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    96.832               0.000 jtag_tck 
    Info (332119):    97.259               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.081               0.000 altera_reserved_tck 
    Info (332119):     1.632               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.466               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 5.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.964               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.690               0.000 hse 
    Info (332119):     9.714               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.178               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.436               0.000 altera_reserved_tck 
    Info (332119):    49.764               0.000 lsi 
    Info (332119):    99.744               0.000 jtag_tck 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.097 ns
    Info (332114): 
Info: Analyzing Fast 1200mV -40C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From hse (Rise) to hse (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)
    Critical Warning (332169): From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)
    Critical Warning (332169): From lsi (Rise) to lsi (Rise) (setup and hold)
    Critical Warning (332169): From lsi (Fall) to lsi (Rise) (setup and hold)
    Critical Warning (332169): From lsi (Rise) to lsi (Fall) (setup and hold)
    Critical Warning (332169): From lsi (Fall) to lsi (Fall) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] (Rise) to u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.643               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.834               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.809               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.086               0.000 hse 
    Info (332119):    46.806               0.000 altera_reserved_tck 
    Info (332119):    91.742               0.000 lsi 
    Info (332119):    98.958               0.000 jtag_tck 
Info (332146): Worst-case hold slack is 0.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.168               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.171               0.000 altera_reserved_tck 
    Info (332119):     0.176               0.000 lsi 
    Info (332119):     0.177               0.000 hse 
    Info (332119):     0.178               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.179               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.181               0.000 jtag_tck 
Info (332146): Worst-case recovery slack is 20.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    20.715               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    98.450               0.000 altera_reserved_tck 
    Info (332119):    98.830               0.000 jtag_tck 
Info (332146): Worst-case removal slack is 0.554
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.554               0.000 altera_reserved_tck 
    Info (332119):     0.866               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.393               0.000 jtag_tck 
Info (332146): Worst-case minimum pulse width slack is 6.030
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.030               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.262               0.000 hse 
    Info (332119):     9.781               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.241               0.000 u_fpga_platform|u_pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.459               0.000 altera_reserved_tck 
    Info (332119):    49.739               0.000 lsi 
    Info (332119):    99.145               0.000 jtag_tck 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.547 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 1379 megabytes
    Info: Processing ended: Sat Mar 16 17:21:26 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:20


