#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d96570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d8ece0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1d54c00 .functor NOT 1, L_0x1dcf4f0, C4<0>, C4<0>, C4<0>;
L_0x1dce6b0 .functor XOR 8, L_0x1dcec80, L_0x1dcf160, C4<00000000>, C4<00000000>;
L_0x1dcf3e0 .functor XOR 8, L_0x1dce6b0, L_0x1dcf2f0, C4<00000000>, C4<00000000>;
v0x1dcb3f0_0 .net "B3_next_dut", 0 0, v0x1dca640_0;  1 drivers
v0x1dcb4b0_0 .net "B3_next_ref", 0 0, L_0x1dccb10;  1 drivers
v0x1dcb550_0 .net "Count_next_dut", 0 0, v0x1dca720_0;  1 drivers
v0x1dcb5f0_0 .net "Count_next_ref", 0 0, L_0x1dcdd40;  1 drivers
v0x1dcb690_0 .net "S1_next_dut", 0 0, v0x1dca7e0_0;  1 drivers
v0x1dcb780_0 .net "S1_next_ref", 0 0, L_0x1dcd8c0;  1 drivers
v0x1dcb850_0 .net "S_next_dut", 0 0, v0x1dca8b0_0;  1 drivers
v0x1dcb920_0 .net "S_next_ref", 0 0, L_0x1dcd670;  1 drivers
v0x1dcb9f0_0 .net "Wait_next_dut", 0 0, v0x1dca970_0;  1 drivers
v0x1dcbb50_0 .net "Wait_next_ref", 0 0, L_0x1dce2d0;  1 drivers
v0x1dcbc20_0 .net *"_ivl_10", 7 0, L_0x1dcf2f0;  1 drivers
v0x1dcbcc0_0 .net *"_ivl_12", 7 0, L_0x1dcf3e0;  1 drivers
v0x1dcbd60_0 .net *"_ivl_2", 7 0, L_0x1dceb90;  1 drivers
v0x1dcbe00_0 .net *"_ivl_4", 7 0, L_0x1dcec80;  1 drivers
v0x1dcbea0_0 .net *"_ivl_6", 7 0, L_0x1dcf160;  1 drivers
v0x1dcbf40_0 .net *"_ivl_8", 7 0, L_0x1dce6b0;  1 drivers
v0x1dcc000_0 .net "ack", 0 0, v0x1dc9c10_0;  1 drivers
v0x1dcc0a0_0 .var "clk", 0 0;
v0x1dcc170_0 .net "counting_dut", 0 0, v0x1dcab70_0;  1 drivers
v0x1dcc240_0 .net "counting_ref", 0 0, L_0x1dce5c0;  1 drivers
v0x1dcc310_0 .net "d", 0 0, v0x1dc9d70_0;  1 drivers
v0x1dcc3b0_0 .net "done_counting", 0 0, v0x1dc9e10_0;  1 drivers
v0x1dcc450_0 .net "done_dut", 0 0, v0x1dcad20_0;  1 drivers
v0x1dcc520_0 .net "done_ref", 0 0, L_0x1dce4d0;  1 drivers
v0x1dcc5f0_0 .net "shift_ena_dut", 0 0, v0x1dcae80_0;  1 drivers
v0x1dcc6c0_0 .net "shift_ena_ref", 0 0, L_0x1dce9d0;  1 drivers
v0x1dcc790_0 .net "state", 9 0, v0x1dca070_0;  1 drivers
v0x1dcc830_0 .var/2u "stats1", 607 0;
v0x1dcc8d0_0 .var/2u "strobe", 0 0;
v0x1dcc970_0 .net "tb_match", 0 0, L_0x1dcf4f0;  1 drivers
v0x1dcca40_0 .net "tb_mismatch", 0 0, L_0x1d54c00;  1 drivers
LS_0x1dceb90_0_0 .concat [ 1 1 1 1], L_0x1dce9d0, L_0x1dce5c0, L_0x1dce4d0, L_0x1dce2d0;
LS_0x1dceb90_0_4 .concat [ 1 1 1 1], L_0x1dcdd40, L_0x1dcd8c0, L_0x1dcd670, L_0x1dccb10;
L_0x1dceb90 .concat [ 4 4 0 0], LS_0x1dceb90_0_0, LS_0x1dceb90_0_4;
LS_0x1dcec80_0_0 .concat [ 1 1 1 1], L_0x1dce9d0, L_0x1dce5c0, L_0x1dce4d0, L_0x1dce2d0;
LS_0x1dcec80_0_4 .concat [ 1 1 1 1], L_0x1dcdd40, L_0x1dcd8c0, L_0x1dcd670, L_0x1dccb10;
L_0x1dcec80 .concat [ 4 4 0 0], LS_0x1dcec80_0_0, LS_0x1dcec80_0_4;
LS_0x1dcf160_0_0 .concat [ 1 1 1 1], v0x1dcae80_0, v0x1dcab70_0, v0x1dcad20_0, v0x1dca970_0;
LS_0x1dcf160_0_4 .concat [ 1 1 1 1], v0x1dca720_0, v0x1dca7e0_0, v0x1dca8b0_0, v0x1dca640_0;
L_0x1dcf160 .concat [ 4 4 0 0], LS_0x1dcf160_0_0, LS_0x1dcf160_0_4;
LS_0x1dcf2f0_0_0 .concat [ 1 1 1 1], L_0x1dce9d0, L_0x1dce5c0, L_0x1dce4d0, L_0x1dce2d0;
LS_0x1dcf2f0_0_4 .concat [ 1 1 1 1], L_0x1dcdd40, L_0x1dcd8c0, L_0x1dcd670, L_0x1dccb10;
L_0x1dcf2f0 .concat [ 4 4 0 0], LS_0x1dcf2f0_0_0, LS_0x1dcf2f0_0_4;
L_0x1dcf4f0 .cmp/eeq 8, L_0x1dceb90, L_0x1dcf3e0;
S_0x1d6c760 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1d8ece0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1d6c940 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1d6c980 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1d6c9c0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1d6ca00 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1d6ca40 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1d6ca80 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1d6cac0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1d6cb00 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1d6cb40 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1d6cb80 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1d73710 .functor NOT 1, v0x1dc9d70_0, C4<0>, C4<0>, C4<0>;
L_0x1d691b0 .functor AND 1, L_0x1dccc00, L_0x1d73710, C4<1>, C4<1>;
L_0x1d97c10 .functor NOT 1, v0x1dc9d70_0, C4<0>, C4<0>, C4<0>;
L_0x1d97c80 .functor AND 1, L_0x1dccd60, L_0x1d97c10, C4<1>, C4<1>;
L_0x1dccf00 .functor OR 1, L_0x1d691b0, L_0x1d97c80, C4<0>, C4<0>;
L_0x1dcd0e0 .functor NOT 1, v0x1dc9d70_0, C4<0>, C4<0>, C4<0>;
L_0x1dcd190 .functor AND 1, L_0x1dcd010, L_0x1dcd0e0, C4<1>, C4<1>;
L_0x1dcd2a0 .functor OR 1, L_0x1dccf00, L_0x1dcd190, C4<0>, C4<0>;
L_0x1dcd5b0 .functor AND 1, L_0x1dcd400, v0x1dc9c10_0, C4<1>, C4<1>;
L_0x1dcd670 .functor OR 1, L_0x1dcd2a0, L_0x1dcd5b0, C4<0>, C4<0>;
L_0x1dcd8c0 .functor AND 1, L_0x1dcd7e0, v0x1dc9d70_0, C4<1>, C4<1>;
L_0x1dcdb10 .functor NOT 1, v0x1dc9e10_0, C4<0>, C4<0>, C4<0>;
L_0x1dcdc80 .functor AND 1, L_0x1dcda20, L_0x1dcdb10, C4<1>, C4<1>;
L_0x1dcdd40 .functor OR 1, L_0x1dcd980, L_0x1dcdc80, C4<0>, C4<0>;
L_0x1dcdc10 .functor AND 1, L_0x1dcdf20, v0x1dc9e10_0, C4<1>, C4<1>;
L_0x1dce110 .functor NOT 1, v0x1dc9c10_0, C4<0>, C4<0>, C4<0>;
L_0x1dce210 .functor AND 1, L_0x1dce010, L_0x1dce110, C4<1>, C4<1>;
L_0x1dce2d0 .functor OR 1, L_0x1dcdc10, L_0x1dce210, C4<0>, C4<0>;
v0x1d97d80_0 .net "B3_next", 0 0, L_0x1dccb10;  alias, 1 drivers
v0x1d534c0_0 .net "Count_next", 0 0, L_0x1dcdd40;  alias, 1 drivers
v0x1d535c0_0 .net "S1_next", 0 0, L_0x1dcd8c0;  alias, 1 drivers
v0x1d54d50_0 .net "S_next", 0 0, L_0x1dcd670;  alias, 1 drivers
v0x1d54df0_0 .net "Wait_next", 0 0, L_0x1dce2d0;  alias, 1 drivers
v0x1d550e0_0 .net *"_ivl_10", 0 0, L_0x1d97c10;  1 drivers
v0x1d97e20_0 .net *"_ivl_12", 0 0, L_0x1d97c80;  1 drivers
v0x1dc7df0_0 .net *"_ivl_14", 0 0, L_0x1dccf00;  1 drivers
v0x1dc7ed0_0 .net *"_ivl_17", 0 0, L_0x1dcd010;  1 drivers
v0x1dc7fb0_0 .net *"_ivl_18", 0 0, L_0x1dcd0e0;  1 drivers
v0x1dc8090_0 .net *"_ivl_20", 0 0, L_0x1dcd190;  1 drivers
v0x1dc8170_0 .net *"_ivl_22", 0 0, L_0x1dcd2a0;  1 drivers
v0x1dc8250_0 .net *"_ivl_25", 0 0, L_0x1dcd400;  1 drivers
v0x1dc8330_0 .net *"_ivl_26", 0 0, L_0x1dcd5b0;  1 drivers
v0x1dc8410_0 .net *"_ivl_3", 0 0, L_0x1dccc00;  1 drivers
v0x1dc84f0_0 .net *"_ivl_31", 0 0, L_0x1dcd7e0;  1 drivers
v0x1dc85d0_0 .net *"_ivl_35", 0 0, L_0x1dcd980;  1 drivers
v0x1dc86b0_0 .net *"_ivl_37", 0 0, L_0x1dcda20;  1 drivers
v0x1dc8790_0 .net *"_ivl_38", 0 0, L_0x1dcdb10;  1 drivers
v0x1dc8870_0 .net *"_ivl_4", 0 0, L_0x1d73710;  1 drivers
v0x1dc8950_0 .net *"_ivl_40", 0 0, L_0x1dcdc80;  1 drivers
v0x1dc8a30_0 .net *"_ivl_45", 0 0, L_0x1dcdf20;  1 drivers
v0x1dc8b10_0 .net *"_ivl_46", 0 0, L_0x1dcdc10;  1 drivers
v0x1dc8bf0_0 .net *"_ivl_49", 0 0, L_0x1dce010;  1 drivers
v0x1dc8cd0_0 .net *"_ivl_50", 0 0, L_0x1dce110;  1 drivers
v0x1dc8db0_0 .net *"_ivl_52", 0 0, L_0x1dce210;  1 drivers
v0x1dc8e90_0 .net *"_ivl_6", 0 0, L_0x1d691b0;  1 drivers
v0x1dc8f70_0 .net *"_ivl_61", 3 0, L_0x1dce720;  1 drivers
v0x1dc9050_0 .net *"_ivl_9", 0 0, L_0x1dccd60;  1 drivers
v0x1dc9130_0 .net "ack", 0 0, v0x1dc9c10_0;  alias, 1 drivers
v0x1dc91f0_0 .net "counting", 0 0, L_0x1dce5c0;  alias, 1 drivers
v0x1dc92b0_0 .net "d", 0 0, v0x1dc9d70_0;  alias, 1 drivers
v0x1dc9370_0 .net "done", 0 0, L_0x1dce4d0;  alias, 1 drivers
v0x1dc9640_0 .net "done_counting", 0 0, v0x1dc9e10_0;  alias, 1 drivers
v0x1dc9700_0 .net "shift_ena", 0 0, L_0x1dce9d0;  alias, 1 drivers
v0x1dc97c0_0 .net "state", 9 0, v0x1dca070_0;  alias, 1 drivers
L_0x1dccb10 .part v0x1dca070_0, 6, 1;
L_0x1dccc00 .part v0x1dca070_0, 0, 1;
L_0x1dccd60 .part v0x1dca070_0, 1, 1;
L_0x1dcd010 .part v0x1dca070_0, 3, 1;
L_0x1dcd400 .part v0x1dca070_0, 9, 1;
L_0x1dcd7e0 .part v0x1dca070_0, 0, 1;
L_0x1dcd980 .part v0x1dca070_0, 7, 1;
L_0x1dcda20 .part v0x1dca070_0, 8, 1;
L_0x1dcdf20 .part v0x1dca070_0, 8, 1;
L_0x1dce010 .part v0x1dca070_0, 9, 1;
L_0x1dce4d0 .part v0x1dca070_0, 9, 1;
L_0x1dce5c0 .part v0x1dca070_0, 8, 1;
L_0x1dce720 .part v0x1dca070_0, 4, 4;
L_0x1dce9d0 .reduce/or L_0x1dce720;
S_0x1dc9a20 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1d8ece0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1dc9c10_0 .var "ack", 0 0;
v0x1dc9cd0_0 .net "clk", 0 0, v0x1dcc0a0_0;  1 drivers
v0x1dc9d70_0 .var "d", 0 0;
v0x1dc9e10_0 .var "done_counting", 0 0;
v0x1dc9ee0_0 .var/2u "fail_onehot", 0 0;
v0x1dc9fd0_0 .var/2u "failed", 0 0;
v0x1dca070_0 .var "state", 9 0;
v0x1dca110_0 .net "tb_match", 0 0, L_0x1dcf4f0;  alias, 1 drivers
E_0x1d69170 .event posedge, v0x1dc9cd0_0;
E_0x1d67e30/0 .event negedge, v0x1dc9cd0_0;
E_0x1d67e30/1 .event posedge, v0x1dc9cd0_0;
E_0x1d67e30 .event/or E_0x1d67e30/0, E_0x1d67e30/1;
S_0x1dca270 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1d8ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
v0x1dca640_0 .var "B3_next", 0 0;
v0x1dca720_0 .var "Count_next", 0 0;
v0x1dca7e0_0 .var "S1_next", 0 0;
v0x1dca8b0_0 .var "S_next", 0 0;
v0x1dca970_0 .var "Wait_next", 0 0;
v0x1dcaa80_0 .net "ack", 0 0, v0x1dc9c10_0;  alias, 1 drivers
v0x1dcab70_0 .var "counting", 0 0;
v0x1dcac30_0 .net "d", 0 0, v0x1dc9d70_0;  alias, 1 drivers
v0x1dcad20_0 .var "done", 0 0;
v0x1dcade0_0 .net "done_counting", 0 0, v0x1dc9e10_0;  alias, 1 drivers
v0x1dcae80_0 .var "shift_ena", 0 0;
v0x1dcaf40_0 .net "state", 9 0, v0x1dca070_0;  alias, 1 drivers
E_0x1d677c0 .event anyedge, v0x1dc97c0_0, v0x1dc92b0_0, v0x1dc9640_0, v0x1dc9130_0;
S_0x1dcb1d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1d8ece0;
 .timescale -12 -12;
E_0x1dab1a0 .event anyedge, v0x1dcc8d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dcc8d0_0;
    %nor/r;
    %assign/vec4 v0x1dcc8d0_0, 0;
    %wait E_0x1dab1a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dc9a20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc9ee0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1dc9a20;
T_2 ;
    %wait E_0x1d67e30;
    %load/vec4 v0x1dca110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dc9fd0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1dc9a20;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1dc9c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dc9e10_0, 0;
    %assign/vec4 v0x1dc9d70_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1dca070_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d67e30;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1dc9c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1dc9e10_0, 0, 1;
    %store/vec4 v0x1dc9d70_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1dca070_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d69170;
    %load/vec4 v0x1dc9fd0_0;
    %assign/vec4 v0x1dc9ee0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d67e30;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1dc9c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1dc9e10_0, 0, 1;
    %store/vec4 v0x1dc9d70_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1dca070_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1d69170;
    %load/vec4 v0x1dc9ee0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1dc9fd0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1dca270;
T_4 ;
    %wait E_0x1d677c0;
    %load/vec4 v0x1dcaf40_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1022, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1020, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1016, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1008, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca970_0, 0, 1;
    %jmp T_4.11;
T_4.0 ;
    %load/vec4 v0x1dcac30_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v0x1dcaf40_0;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %pad/u 1;
    %store/vec4 v0x1dca8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca970_0, 0, 1;
    %jmp T_4.11;
T_4.1 ;
    %load/vec4 v0x1dcac30_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %load/vec4 v0x1dcaf40_0;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %pad/u 1;
    %store/vec4 v0x1dca8b0_0, 0, 1;
    %load/vec4 v0x1dcac30_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 4, 0, 10;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0x1dcaf40_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %pad/u 1;
    %store/vec4 v0x1dca7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca970_0, 0, 1;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca8b0_0, 0, 1;
    %load/vec4 v0x1dcac30_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %load/vec4 v0x1dcaf40_0;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %pad/u 1;
    %store/vec4 v0x1dca7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca970_0, 0, 1;
    %jmp T_4.11;
T_4.3 ;
    %load/vec4 v0x1dcac30_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %load/vec4 v0x1dcaf40_0;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %pad/u 1;
    %store/vec4 v0x1dca8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca7e0_0, 0, 1;
    %load/vec4 v0x1dcac30_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.22, 8;
    %pushi/vec4 512, 0, 10;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v0x1dcaf40_0;
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %pad/u 1;
    %store/vec4 v0x1dca720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca970_0, 0, 1;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca970_0, 0, 1;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca970_0, 0, 1;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca970_0, 0, 1;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca970_0, 0, 1;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca7e0_0, 0, 1;
    %load/vec4 v0x1dcade0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.24, 8;
    %pushi/vec4 4, 0, 10;
    %jmp/1 T_4.25, 8;
T_4.24 ; End of true expr.
    %load/vec4 v0x1dcaf40_0;
    %jmp/0 T_4.25, 8;
 ; End of false expr.
    %blend;
T_4.25;
    %pad/u 1;
    %store/vec4 v0x1dca720_0, 0, 1;
    %load/vec4 v0x1dcade0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.26, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_4.27, 8;
T_4.26 ; End of true expr.
    %load/vec4 v0x1dcaf40_0;
    %jmp/0 T_4.27, 8;
 ; End of false expr.
    %blend;
T_4.27;
    %pad/u 1;
    %store/vec4 v0x1dca970_0, 0, 1;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0x1dcac30_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.28, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_4.29, 8;
T_4.28 ; End of true expr.
    %load/vec4 v0x1dcaf40_0;
    %jmp/0 T_4.29, 8;
 ; End of false expr.
    %blend;
T_4.29;
    %pad/u 1;
    %store/vec4 v0x1dca8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dca720_0, 0, 1;
    %load/vec4 v0x1dcaa80_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %pushi/vec4 1, 0, 10;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v0x1dcaf40_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %pad/u 1;
    %store/vec4 v0x1dca970_0, 0, 1;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1dcaf40_0;
    %parti/s 1, 9, 5;
    %store/vec4 v0x1dcad20_0, 0, 1;
    %load/vec4 v0x1dcaf40_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x1dcab70_0, 0, 1;
    %load/vec4 v0x1dcaf40_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x1dcae80_0, 0, 1;
    %load/vec4 v0x1dcaf40_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x1dca640_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1d8ece0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dcc0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dcc8d0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1d8ece0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dcc0a0_0;
    %inv;
    %store/vec4 v0x1dcc0a0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1d8ece0;
T_7 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dc9cd0_0, v0x1dcca40_0, v0x1dcc310_0, v0x1dcc3b0_0, v0x1dcc000_0, v0x1dcc790_0, v0x1dcb4b0_0, v0x1dcb3f0_0, v0x1dcb920_0, v0x1dcb850_0, v0x1dcb780_0, v0x1dcb690_0, v0x1dcb5f0_0, v0x1dcb550_0, v0x1dcbb50_0, v0x1dcb9f0_0, v0x1dcc520_0, v0x1dcc450_0, v0x1dcc240_0, v0x1dcc170_0, v0x1dcc6c0_0, v0x1dcc5f0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1d8ece0;
T_8 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_8.3 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_8.5 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_8.7 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_8.9 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.11 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_8.13 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.15 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1d8ece0;
T_9 ;
    %wait E_0x1d67e30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dcc830_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
    %load/vec4 v0x1dcc970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dcc830_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1dcb4b0_0;
    %load/vec4 v0x1dcb4b0_0;
    %load/vec4 v0x1dcb3f0_0;
    %xor;
    %load/vec4 v0x1dcb4b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x1dcb920_0;
    %load/vec4 v0x1dcb920_0;
    %load/vec4 v0x1dcb850_0;
    %xor;
    %load/vec4 v0x1dcb920_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x1dcb780_0;
    %load/vec4 v0x1dcb780_0;
    %load/vec4 v0x1dcb690_0;
    %xor;
    %load/vec4 v0x1dcb780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.12 ;
    %load/vec4 v0x1dcb5f0_0;
    %load/vec4 v0x1dcb5f0_0;
    %load/vec4 v0x1dcb550_0;
    %xor;
    %load/vec4 v0x1dcb5f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.18 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.16 ;
    %load/vec4 v0x1dcbb50_0;
    %load/vec4 v0x1dcbb50_0;
    %load/vec4 v0x1dcb9f0_0;
    %xor;
    %load/vec4 v0x1dcbb50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.20, 6;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.22 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.20 ;
    %load/vec4 v0x1dcc520_0;
    %load/vec4 v0x1dcc520_0;
    %load/vec4 v0x1dcc450_0;
    %xor;
    %load/vec4 v0x1dcc520_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.24, 6;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.26 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.24 ;
    %load/vec4 v0x1dcc240_0;
    %load/vec4 v0x1dcc240_0;
    %load/vec4 v0x1dcc170_0;
    %xor;
    %load/vec4 v0x1dcc240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.28, 6;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.30 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.28 ;
    %load/vec4 v0x1dcc6c0_0;
    %load/vec4 v0x1dcc6c0_0;
    %load/vec4 v0x1dcc5f0_0;
    %xor;
    %load/vec4 v0x1dcc6c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.32, 6;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.34 ;
    %load/vec4 v0x1dcc830_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dcc830_0, 4, 32;
T_9.32 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/review2015_fsmonehot/iter0/response3/top_module.sv";
