xpm_cdc.sv,systemverilog,xil_defaultlib,F:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
xpm_memory.sv,systemverilog,xil_defaultlib,F:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,F:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
design_1_adc_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_adc_0_0/sim/design_1_adc_0_0.v,incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
design_1_ila_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog"incdir="../../../../adc.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
