m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/and-h/Documents/GitHub/clockBareMetal/software/Clck/obj/default/runtime/sim/mentor
valtera_reset_controller
Z1 !s110 1605060604
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
IOm8FIVe]f]TGY`6d<UT^J3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1605052741
8C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_reset_controller.v
FC:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_reset_controller.v
L0 42
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1605060604.000000
!s107 C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!i113 1
Z6 o-work rst_controller
Z7 tCvgOpt 0
valtera_reset_synchronizer
R1
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IQ7Bzg0d4ozg[loe;lX1Pc1
R2
R0
R3
8C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_reset_synchronizer.v
FC:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_reset_synchronizer.v
L0 24
R4
r1
!s85 0
31
R5
!s107 C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!i113 1
R6
R7
