<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p341" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_341{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_341{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_341{left:551px;bottom:1141px;letter-spacing:-0.14px;}
#t4_341{left:70px;bottom:1084px;}
#t5_341{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_341{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t7_341{left:171px;bottom:1071px;}
#t8_341{left:175px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.3px;}
#t9_341{left:339px;bottom:1071px;}
#ta_341{left:348px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_341{left:665px;bottom:1071px;}
#tc_341{left:669px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#td_341{left:96px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#te_341{left:70px;bottom:1028px;}
#tf_341{left:96px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_341{left:96px;bottom:1014px;letter-spacing:-0.17px;word-spacing:-0.83px;}
#th_341{left:650px;bottom:1013px;}
#ti_341{left:656px;bottom:1014px;}
#tj_341{left:667px;bottom:1014px;}
#tk_341{left:672px;bottom:1014px;}
#tl_341{left:680px;bottom:1014px;}
#tm_341{left:685px;bottom:1014px;}
#tn_341{left:693px;bottom:1014px;}
#to_341{left:698px;bottom:1014px;}
#tp_341{left:705px;bottom:1013px;}
#tq_341{left:715px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tr_341{left:96px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#ts_341{left:96px;bottom:981px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tt_341{left:96px;bottom:956px;}
#tu_341{left:122px;bottom:956px;}
#tv_341{left:138px;bottom:956px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#tw_341{left:96px;bottom:932px;}
#tx_341{left:122px;bottom:932px;}
#ty_341{left:135px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_341{left:96px;bottom:907px;}
#t10_341{left:122px;bottom:907px;}
#t11_341{left:135px;bottom:907px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t12_341{left:96px;bottom:883px;}
#t13_341{left:122px;bottom:883px;}
#t14_341{left:134px;bottom:883px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#t15_341{left:122px;bottom:866px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t16_341{left:122px;bottom:849px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#t17_341{left:96px;bottom:826px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t18_341{left:521px;bottom:826px;}
#t19_341{left:525px;bottom:826px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#t1a_341{left:820px;bottom:826px;}
#t1b_341{left:828px;bottom:826px;letter-spacing:-0.08px;}
#t1c_341{left:96px;bottom:810px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1d_341{left:96px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_341{left:603px;bottom:787px;}
#t1f_341{left:612px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_341{left:96px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1h_341{left:274px;bottom:770px;}
#t1i_341{left:278px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t1j_341{left:96px;bottom:753px;}
#t1k_341{left:104px;bottom:753px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#t1l_341{left:96px;bottom:730px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_341{left:96px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1n_341{left:96px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1o_341{left:70px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_341{left:70px;bottom:655px;letter-spacing:-0.18px;word-spacing:-0.53px;}
#t1q_341{left:70px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1r_341{left:70px;bottom:570px;letter-spacing:0.18px;}
#t1s_341{left:151px;bottom:570px;letter-spacing:0.22px;word-spacing:-0.04px;}
#t1t_341{left:70px;bottom:545px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t1u_341{left:70px;bottom:529px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1v_341{left:70px;bottom:512px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1w_341{left:70px;bottom:495px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1x_341{left:70px;bottom:470px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1y_341{left:70px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1z_341{left:733px;bottom:454px;letter-spacing:-0.14px;}
#t20_341{left:70px;bottom:437px;letter-spacing:-0.21px;}
#t21_341{left:111px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t22_341{left:573px;bottom:437px;letter-spacing:-0.16px;word-spacing:-0.56px;}
#t23_341{left:775px;bottom:437px;}
#t24_341{left:781px;bottom:437px;letter-spacing:-0.23px;}
#t25_341{left:824px;bottom:437px;letter-spacing:-0.09px;word-spacing:-0.53px;}
#t26_341{left:70px;bottom:420px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t27_341{left:70px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t28_341{left:70px;bottom:369px;}
#t29_341{left:96px;bottom:373px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t2a_341{left:70px;bottom:346px;}
#t2b_341{left:96px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t2c_341{left:70px;bottom:323px;}
#t2d_341{left:96px;bottom:327px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2e_341{left:795px;bottom:334px;}
#t2f_341{left:70px;bottom:302px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t2g_341{left:70px;bottom:286px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t2h_341{left:358px;bottom:286px;}
#t2i_341{left:361px;bottom:286px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t2j_341{left:392px;bottom:286px;}
#t2k_341{left:404px;bottom:286px;}
#t2l_341{left:412px;bottom:286px;}
#t2m_341{left:424px;bottom:286px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t2n_341{left:525px;bottom:292px;}
#t2o_341{left:70px;bottom:259px;}
#t2p_341{left:96px;bottom:263px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t2q_341{left:156px;bottom:263px;}
#t2r_341{left:160px;bottom:263px;letter-spacing:-0.28px;word-spacing:-0.15px;}
#t2s_341{left:290px;bottom:263px;}
#t2t_341{left:294px;bottom:263px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t2u_341{left:70px;bottom:236px;}
#t2v_341{left:96px;bottom:240px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t2w_341{left:156px;bottom:240px;}
#t2x_341{left:160px;bottom:240px;letter-spacing:-0.28px;word-spacing:-0.15px;}
#t2y_341{left:290px;bottom:240px;}
#t2z_341{left:294px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t30_341{left:508px;bottom:240px;}
#t31_341{left:512px;bottom:240px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t32_341{left:96px;bottom:223px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t33_341{left:96px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t34_341{left:96px;bottom:182px;}
#t35_341{left:122px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t36_341{left:257px;bottom:182px;}
#t37_341{left:265px;bottom:182px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t38_341{left:545px;bottom:182px;}
#t39_341{left:549px;bottom:182px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t3a_341{left:70px;bottom:137px;letter-spacing:-0.16px;}
#t3b_341{left:92px;bottom:137px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3c_341{left:70px;bottom:116px;letter-spacing:-0.14px;}
#t3d_341{left:92px;bottom:116px;letter-spacing:-0.12px;}
#t3e_341{left:536px;bottom:116px;letter-spacing:-0.06px;}
#t3f_341{left:560px;bottom:116px;letter-spacing:-0.12px;}

.s1_341{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_341{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_341{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_341{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_341{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_341{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_341{font-size:17px;font-family:Symbol_b69;color:#000;}
.s8_341{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_341{font-size:11px;font-family:Verdana_b5t;color:#000;}
.sa_341{font-size:14px;font-family:Symbol_b5z;color:#000;}
.sb_341{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sc_341{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;-webkit-text-stroke:0.3px #000;text-stroke:0.3px #000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts341" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Symbol_b69;
	src: url("fonts/Symbol_b69.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg341Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg341" style="-webkit-user-select: none;"><object width="935" height="1210" data="341/341.svg" type="image/svg+xml" id="pdf341" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_341" class="t s1_341">Vol. 1 </span><span id="t2_341" class="t s1_341">13-23 </span>
<span id="t3_341" class="t s2_341">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_341" class="t s3_341">• </span><span id="t5_341" class="t s4_341">Init optimization. </span>
<span id="t6_341" class="t s5_341">If XINUSE[</span><span id="t7_341" class="t s6_341">i</span><span id="t8_341" class="t s5_341">] = 0, state component </span><span id="t9_341" class="t s6_341">i </span><span id="ta_341" class="t s5_341">is not saved to the XSAVE area (even if RFBM[</span><span id="tb_341" class="t s6_341">i</span><span id="tc_341" class="t s5_341">] = 1). (See below for </span>
<span id="td_341" class="t s5_341">exceptions made for MXCSR.) </span>
<span id="te_341" class="t s3_341">• </span><span id="tf_341" class="t s4_341">Modified optimization. </span>
<span id="tg_341" class="t s5_341">Each execution of XRSTOR and XRSTORS establishes XRSTOR_INFO as a 4-tuple </span><span id="th_341" class="t s7_341"></span><span id="ti_341" class="t s6_341">w</span><span id="tj_341" class="t s5_341">,</span><span id="tk_341" class="t s6_341">x</span><span id="tl_341" class="t s5_341">,</span><span id="tm_341" class="t s6_341">y</span><span id="tn_341" class="t s5_341">,</span><span id="to_341" class="t s6_341">z</span><span id="tp_341" class="t s7_341"> </span><span id="tq_341" class="t s5_341">(see Section 13.8.3 </span>
<span id="tr_341" class="t s5_341">and Section 13.12). Execution of XSAVEOPT uses the modified optimization only if the following all hold for the </span>
<span id="ts_341" class="t s5_341">current value of XRSTOR_INFO: </span>
<span id="tt_341" class="t s5_341">— </span><span id="tu_341" class="t s6_341">w </span><span id="tv_341" class="t s5_341">= CPL; </span>
<span id="tw_341" class="t s5_341">— </span><span id="tx_341" class="t s6_341">x </span><span id="ty_341" class="t s5_341">= 1 if and only if the logical processor is in VMX non-root operation; </span>
<span id="tz_341" class="t s5_341">— </span><span id="t10_341" class="t s6_341">y </span><span id="t11_341" class="t s5_341">is the linear address of the XSAVE area being used by XSAVEOPT; and </span>
<span id="t12_341" class="t s5_341">— </span><span id="t13_341" class="t s6_341">z </span><span id="t14_341" class="t s5_341">is 00000000_00000000H. (This last item implies that XSAVEOPT does not use the modified optimization </span>
<span id="t15_341" class="t s5_341">if the last execution of XRSTOR used the compacted form, or if an execution of XRSTORS followed the last </span>
<span id="t16_341" class="t s5_341">execution of XRSTOR.) </span>
<span id="t17_341" class="t s5_341">If XSAVEOPT uses the modified optimization and XMODIFIED[</span><span id="t18_341" class="t s6_341">i</span><span id="t19_341" class="t s5_341">] = 0 (see Section 13.6), state component </span><span id="t1a_341" class="t s6_341">i </span><span id="t1b_341" class="t s5_341">is </span>
<span id="t1c_341" class="t s5_341">not saved to the XSAVE area. </span>
<span id="t1d_341" class="t s5_341">(In practice, the benefit of the modified optimization for state component </span><span id="t1e_341" class="t s6_341">i </span><span id="t1f_341" class="t s5_341">depends on how the processor is </span>
<span id="t1g_341" class="t s5_341">tracking state component </span><span id="t1h_341" class="t s6_341">i</span><span id="t1i_341" class="t s5_341">; see Section 13.6. Limitations on the tracking ability may result in state component </span>
<span id="t1j_341" class="t s6_341">i </span><span id="t1k_341" class="t s5_341">being saved even though is in the same configuration that was loaded by the previous execution of XRSTOR.) </span>
<span id="t1l_341" class="t s5_341">Depending on details of the operating system, an execution of XSAVEOPT by a user application might use the </span>
<span id="t1m_341" class="t s5_341">modified optimization when the most recent execution of XRSTOR was by a different application. Because of </span>
<span id="t1n_341" class="t s5_341">this, Intel recommends the application software not use the XSAVEOPT instruction. </span>
<span id="t1o_341" class="t s5_341">The MXCSR register and MXCSR_MASK are part of SSE state (see Section 13.5.2) and are thus associated with </span>
<span id="t1p_341" class="t s5_341">bit 1 of RFBM. However, the XSAVEOPT instruction also saves these values when RFBM[2] = 1 (even if RFBM[1] = </span>
<span id="t1q_341" class="t s5_341">0). The init and modified optimizations do not apply to the MXCSR register and MXCSR_MASK. </span>
<span id="t1r_341" class="t s8_341">13.10 </span><span id="t1s_341" class="t s8_341">OPERATION OF XSAVEC </span>
<span id="t1t_341" class="t s5_341">The operation of XSAVEC is similar to that of XSAVE. Two main differences are (1) XSAVEC uses the compacted </span>
<span id="t1u_341" class="t s5_341">format for the extended region of the XSAVE area; and (2) XSAVEC uses the init optimization (see Section 13.6). </span>
<span id="t1v_341" class="t s5_341">Unlike XSAVEOPT, XSAVEC does not use the modified optimization. See Section 13.2 for details of how to deter- </span>
<span id="t1w_341" class="t s5_341">mine whether XSAVEC is supported. </span>
<span id="t1x_341" class="t s5_341">The XSAVEC instruction takes a single memory operand, which is an XSAVE area. In addition, the register pair </span>
<span id="t1y_341" class="t s5_341">EDX:EAX is an implicit operand used as a state-component bitmap (see Section 13.1) called the </span><span id="t1z_341" class="t s4_341">instruction </span>
<span id="t20_341" class="t s4_341">mask</span><span id="t21_341" class="t s5_341">. The logical (bitwise) AND of XCR0 and the instruction mask is the </span><span id="t22_341" class="t s4_341">requested-feature bitmap </span><span id="t23_341" class="t s5_341">(</span><span id="t24_341" class="t s4_341">RFBM</span><span id="t25_341" class="t s5_341">) of </span>
<span id="t26_341" class="t s5_341">the user state components to be saved. </span>
<span id="t27_341" class="t s5_341">The following conditions cause execution of the XSAVEC instruction to generate a fault: </span>
<span id="t28_341" class="t s3_341">• </span><span id="t29_341" class="t s5_341">If the XSAVE feature set is not enabled (CR4.OSXSAVE = 0), an invalid-opcode exception (#UD) occurs. </span>
<span id="t2a_341" class="t s3_341">• </span><span id="t2b_341" class="t s5_341">If CR0.TS[bit 3] is 1, a device-not-available exception (#NM) occurs. </span>
<span id="t2c_341" class="t s3_341">• </span><span id="t2d_341" class="t s5_341">If the address of the XSAVE area is not 64-byte aligned, a general-protection exception (#GP) occurs. </span>
<span id="t2e_341" class="t s9_341">1 </span>
<span id="t2f_341" class="t s5_341">If none of these conditions cause a fault, execution of XSAVEC writes the XSTATE_BV field of the XSAVE header </span>
<span id="t2g_341" class="t s5_341">(see Section 13.4.2), setting XSTATE_BV[</span><span id="t2h_341" class="t s6_341">i</span><span id="t2i_341" class="t s5_341">] (0 </span><span id="t2j_341" class="t sa_341">≤ </span><span id="t2k_341" class="t s6_341">i </span><span id="t2l_341" class="t sa_341">≤ </span><span id="t2m_341" class="t s5_341">63) as follows: </span>
<span id="t2n_341" class="t s9_341">2 </span>
<span id="t2o_341" class="t s3_341">• </span><span id="t2p_341" class="t s5_341">If RFBM[</span><span id="t2q_341" class="t s6_341">i</span><span id="t2r_341" class="t s5_341">] = 0, XSTATE_BV[</span><span id="t2s_341" class="t s6_341">i</span><span id="t2t_341" class="t s5_341">] is written as 0. </span>
<span id="t2u_341" class="t s3_341">• </span><span id="t2v_341" class="t s5_341">If RFBM[</span><span id="t2w_341" class="t s6_341">i</span><span id="t2x_341" class="t s5_341">] = 1, XSTATE_BV[</span><span id="t2y_341" class="t s6_341">i</span><span id="t2z_341" class="t s5_341">] is set to the value of XINUSE[</span><span id="t30_341" class="t s6_341">i</span><span id="t31_341" class="t s5_341">] (see below for an exception made for </span>
<span id="t32_341" class="t s5_341">XSTATE_BV[1]). Section 13.6 defines XINUSE to describe the processor init optimization and specifies the </span>
<span id="t33_341" class="t s5_341">initial configuration of each state component. The nature of that optimization implies the following: </span>
<span id="t34_341" class="t s5_341">— </span><span id="t35_341" class="t s5_341">If state component </span><span id="t36_341" class="t s6_341">i </span><span id="t37_341" class="t s5_341">is in its initial configuration, XSTATE_BV[</span><span id="t38_341" class="t s6_341">i</span><span id="t39_341" class="t s5_341">] may be written with either 0 or 1. </span>
<span id="t3a_341" class="t sb_341">1. </span><span id="t3b_341" class="t sb_341">If CR0.AM = 1, CPL = 3, and EFLAGS.AC =1, an alignment-check exception (#AC) may occur instead of #GP. </span>
<span id="t3c_341" class="t sb_341">2. </span><span id="t3d_341" class="t sb_341">Unlike the XSAVE and XSAVEOPT instructions, the XSAVEC instruction does </span><span id="t3e_341" class="t sc_341">not </span><span id="t3f_341" class="t sb_341">read the XSTATE_BV field of the XSAVE header. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
