Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Oct 17 20:04:26 2024
| Host         : p7810456-desktop-ubuntu running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevelDesign_wrapper_timing_summary_routed.rpt -pb TopLevelDesign_wrapper_timing_summary_routed.pb -rpx TopLevelDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevelDesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.399        0.000                      0                 1851        0.081        0.000                      0                 1851        4.020        0.000                       0                   882  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.399        0.000                      0                 1851        0.081        0.000                      0                 1851        4.020        0.000                       0                   882  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.570ns (39.490%)  route 3.938ns (60.510%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.845     3.139    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.478     3.617 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.875     4.492    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.295     4.787 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.895     5.683    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X29Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.652     6.459    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I2_O)        0.150     6.609 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.853     7.462    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y103        LUT4 (Prop_lut4_I3_O)        0.326     7.788 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.788    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.338 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.338    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.651 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.662     9.313    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X29Y104        LUT3 (Prop_lut3_I0_O)        0.334     9.647 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.647    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X29Y104        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.699    12.878    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y104        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.247    13.125    
                         clock uncertainty           -0.154    12.971    
    SLICE_X29Y104        FDRE (Setup_fdre_C_D)        0.075    13.046    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 2.444ns (37.904%)  route 4.004ns (62.096%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.845     3.139    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.478     3.617 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.875     4.492    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.295     4.787 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.895     5.683    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X29Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.652     6.459    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I2_O)        0.150     6.609 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.853     7.462    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y103        LUT4 (Prop_lut4_I3_O)        0.326     7.788 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.788    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.338 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.338    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.560 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.728     9.288    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X30Y103        LUT3 (Prop_lut3_I0_O)        0.299     9.587 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.587    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X30Y103        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.699    12.878    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y103        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.247    13.125    
                         clock uncertainty           -0.154    12.971    
    SLICE_X30Y103        FDRE (Setup_fdre_C_D)        0.081    13.052    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.052    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 1.502ns (25.184%)  route 4.462ns (74.816%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.845     3.139    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y100        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/Q
                         net (fo=30, routed)          1.299     4.956    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in
    SLICE_X34Y98         LUT2 (Prop_lut2_I0_O)        0.152     5.108 f  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.286     5.393    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X34Y98         LUT6 (Prop_lut6_I0_O)        0.348     5.741 f  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=39, routed)          2.195     7.937    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X28Y91         LUT3 (Prop_lut3_I2_O)        0.152     8.089 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4/O
                         net (fo=1, routed)           0.682     8.771    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4_n_0
    SLICE_X28Y91         LUT6 (Prop_lut6_I1_O)        0.332     9.103 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2/O
                         net (fo=1, routed)           0.000     9.103    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2_n_0
    SLICE_X28Y91         FDSE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.524    12.703    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X28Y91         FDSE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                         clock pessimism              0.129    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X28Y91         FDSE (Setup_fdse_C_D)        0.029    12.707    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 2.560ns (40.975%)  route 3.688ns (59.025%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.845     3.139    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.478     3.617 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.875     4.492    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.295     4.787 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.895     5.683    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X29Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.652     6.459    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I2_O)        0.150     6.609 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.853     7.462    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y103        LUT4 (Prop_lut4_I3_O)        0.326     7.788 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.788    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.338 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.338    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.672 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.411     9.084    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X29Y104        LUT3 (Prop_lut3_I0_O)        0.303     9.387 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.387    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X29Y104        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.699    12.878    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y104        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.247    13.125    
                         clock uncertainty           -0.154    12.971    
    SLICE_X29Y104        FDRE (Setup_fdre_C_D)        0.029    13.000    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 2.128ns (34.191%)  route 4.096ns (65.809%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.845     3.139    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y102        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.478     3.617 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.875     4.492    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.295     4.787 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.895     5.683    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X29Y106        LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.652     6.459    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y107        LUT3 (Prop_lut3_I2_O)        0.150     6.609 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.849     7.458    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y103        LUT4 (Prop_lut4_I3_O)        0.326     7.784 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.784    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X28Y103        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.208 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.824     9.032    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X28Y102        LUT3 (Prop_lut3_I0_O)        0.331     9.363 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.363    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X28Y102        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.700    12.879    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y102        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X28Y102        FDRE (Setup_fdre_C_D)        0.075    13.047    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.858ns (32.908%)  route 3.788ns (67.092%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.737     3.031    TopLevelDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.521     5.885    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.009 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.173     6.182    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.306 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_4/O
                         net (fo=4, routed)           0.470     6.777    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_4_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=4, routed)           1.097     7.997    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0
    SLICE_X29Y98         LUT2 (Prop_lut2_I0_O)        0.152     8.149 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.528     8.677    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.700    12.879    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X29Y100        FDRE (Setup_fdre_C_CE)      -0.413    12.441    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.858ns (32.908%)  route 3.788ns (67.092%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.737     3.031    TopLevelDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.521     5.885    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.009 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.173     6.182    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.306 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_4/O
                         net (fo=4, routed)           0.470     6.777    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_4_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=4, routed)           1.097     7.997    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0
    SLICE_X29Y98         LUT2 (Prop_lut2_I0_O)        0.152     8.149 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.528     8.677    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.700    12.879    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X29Y100        FDRE (Setup_fdre_C_CE)      -0.413    12.441    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.858ns (32.908%)  route 3.788ns (67.092%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.737     3.031    TopLevelDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.521     5.885    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.009 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.173     6.182    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.306 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_4/O
                         net (fo=4, routed)           0.470     6.777    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_4_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=4, routed)           1.097     7.997    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0
    SLICE_X29Y98         LUT2 (Prop_lut2_I0_O)        0.152     8.149 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.528     8.677    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.700    12.879    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X29Y100        FDRE (Setup_fdre_C_CE)      -0.413    12.441    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.858ns (32.908%)  route 3.788ns (67.092%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.737     3.031    TopLevelDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.521     5.885    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.009 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.173     6.182    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.306 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_4/O
                         net (fo=4, routed)           0.470     6.777    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_4_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=4, routed)           1.097     7.997    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0
    SLICE_X29Y98         LUT2 (Prop_lut2_I0_O)        0.152     8.149 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.528     8.677    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.700    12.879    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X29Y100        FDRE (Setup_fdre_C_CE)      -0.413    12.441    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.858ns (32.908%)  route 3.788ns (67.092%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.737     3.031    TopLevelDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.521     5.885    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y100        LUT5 (Prop_lut5_I1_O)        0.124     6.009 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.173     6.182    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.306 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_4/O
                         net (fo=4, routed)           0.470     6.777    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_4_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.901 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=4, routed)           1.097     7.997    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0
    SLICE_X29Y98         LUT2 (Prop_lut2_I0_O)        0.152     8.149 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.528     8.677    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X29Y100        FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.700    12.879    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X29Y100        FDRE (Setup_fdre_C_CE)      -0.413    12.441    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[28]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  3.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.385%)  route 0.116ns (47.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.557     0.893    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y92         FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.116     1.137    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y91         SRLC32E                                      r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.824     1.190    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.056    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.201%)  route 0.171ns (54.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.556     0.892    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y93         FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.171     1.204    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X34Y93         SRLC32E                                      r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.825     1.191    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.565%)  route 0.183ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.656     0.992    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.183     1.316    TopLevelDesign_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.885     1.251    TopLevelDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    TopLevelDesign_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.819%)  route 0.119ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.559     0.895    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y97         FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.119     1.142    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y95         SRLC32E                                      r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.825     1.191    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.040    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.577     0.913    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y97         FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.059     1.100    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X30Y97         SRLC32E                                      r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.845     1.211    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     0.981    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.554     0.890    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y84         FDRE                                         r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.086    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X33Y84         FDRE                                         r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.819     1.185    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y84         FDRE                                         r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.890    
    SLICE_X33Y84         FDRE (Hold_fdre_C_D)         0.075     0.965    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.571     0.907    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y83         FDRE                                         r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.103    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X31Y83         FDRE                                         r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.837     1.203    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y83         FDRE                                         r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.907    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.075     0.982    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.164ns (30.828%)  route 0.368ns (69.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.576     0.912    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y93         FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/Q
                         net (fo=3, routed)           0.368     1.444    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[0]
    SLICE_X30Y104        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.930     1.296    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y104        FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X30Y104        FDRE (Hold_fdre_C_D)         0.060     1.321    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.577     0.913    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y99         FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.115     1.169    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y98         SRLC32E                                      r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.845     1.211    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.046    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.556     0.892    TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y93         FDRE                                         r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.134     1.167    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X34Y93         SRLC32E                                      r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.825     1.191    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y102   TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y102   TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y102   TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y102   TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y102   TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y102   TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y102   TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y102   TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y102   TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR_inst/axi_awready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.135ns  (logic 0.124ns (5.808%)  route 2.011ns (94.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.442     1.442    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.566 r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.569     2.135    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y84         FDRE                                         r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.473     2.652    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y84         FDRE                                         r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.045ns (5.590%)  route 0.760ns (94.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.564     0.564    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.609 r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.196     0.805    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y84         FDRE                                         r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.819     1.185    TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y84         FDRE                                         r  TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 4.075ns (51.480%)  route 3.841ns (48.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.652     2.946    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.841     7.305    lopt_1
    P14                  OBUF (Prop_obuf_I_O)         3.557    10.862 r  leds_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.862    leds_4bits_tri_o[1]
    P14                                                               r  leds_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.902ns  (logic 4.048ns (51.226%)  route 3.854ns (48.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.652     2.946    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.854     7.318    lopt
    R14                  OBUF (Prop_obuf_I_O)         3.530    10.848 r  leds_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.848    leds_4bits_tri_o[0]
    R14                                                               r  leds_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.899ns  (logic 4.099ns (51.892%)  route 3.800ns (48.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.652     2.946    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.800     7.264    lopt_3
    M14                  OBUF (Prop_obuf_I_O)         3.581    10.845 r  leds_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.845    leds_4bits_tri_o[3]
    M14                                                               r  leds_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.484ns  (logic 4.090ns (54.656%)  route 3.394ns (45.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         1.652     2.946    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y94         FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.394     6.858    lopt_2
    N16                  OBUF (Prop_obuf_I_O)         3.572    10.430 r  leds_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.430    leds_4bits_tri_o[2]
    N16                                                               r  leds_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.437ns (55.705%)  route 1.143ns (44.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.556     0.892    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y94         FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.143     2.198    lopt_2
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.471 r  leds_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.471    leds_4bits_tri_o[2]
    N16                                                               r  leds_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.445ns (51.611%)  route 1.355ns (48.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.556     0.892    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.355     2.411    lopt_3
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.692 r  leds_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.692    leds_4bits_tri_o[3]
    M14                                                               r  leds_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.806ns  (logic 1.395ns (49.709%)  route 1.411ns (50.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.556     0.892    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.411     2.467    lopt
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.697 r  leds_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.697    leds_4bits_tri_o[0]
    R14                                                               r  leds_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.422ns (50.300%)  route 1.405ns (49.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TopLevelDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TopLevelDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=882, routed)         0.556     0.892    TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.405     2.461    lopt_1
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.719 r  leds_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.719    leds_4bits_tri_o[1]
    P14                                                               r  leds_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





