{
  "Top": "color_convert",
  "RtlTop": "color_convert",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "7",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "4",
    "Uncertainty": "0.875"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 7.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "color_convert",
    "Version": "1.0",
    "DisplayName": "Color Convert",
    "Revision": "",
    "Description": "Color conversion for 24-bit AXI video stream",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/color_convert.cpp"],
    "Vhdl": [
      "impl\/vhdl\/color_convert_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/color_convert_macbkb.vhd",
      "impl\/vhdl\/color_convert_maccud.vhd",
      "impl\/vhdl\/color_convert.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/color_convert_AXILiteS_s_axi.v",
      "impl\/verilog\/color_convert_macbkb.v",
      "impl\/verilog\/color_convert_maccud.v",
      "impl\/verilog\/color_convert.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/color_convert_v1_0\/data\/color_convert.mdd",
      "impl\/misc\/drivers\/color_convert_v1_0\/data\/color_convert.tcl",
      "impl\/misc\/drivers\/color_convert_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/color_convert_v1_0\/src\/xcolor_convert.c",
      "impl\/misc\/drivers\/color_convert_v1_0\/src\/xcolor_convert.h",
      "impl\/misc\/drivers\/color_convert_v1_0\/src\/xcolor_convert_hw.h",
      "impl\/misc\/drivers\/color_convert_v1_0\/src\/xcolor_convert_linux.c",
      "impl\/misc\/drivers\/color_convert_v1_0\/src\/xcolor_convert_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "stream_in_24 stream_out_24",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "ap_rst_n_control": {
      "type": "reset",
      "ctype": {"RST": {"Type": "bool"}},
      "polarity": "ACTIVE_LOW"
    },
    "control": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n_control"
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x10",
          "name": "c1_c1_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of c1_c1_V",
          "fields": [
            {
              "offset": "0",
              "width": "10",
              "name": "c1_c1_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 9 to 0 Data signal of c1_c1_V"
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "c1_c2_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of c1_c2_V",
          "fields": [
            {
              "offset": "0",
              "width": "10",
              "name": "c1_c2_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 9 to 0 Data signal of c1_c2_V"
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "c1_c3_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of c1_c3_V",
          "fields": [
            {
              "offset": "0",
              "width": "10",
              "name": "c1_c3_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 9 to 0 Data signal of c1_c3_V"
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "c2_c1_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of c2_c1_V",
          "fields": [
            {
              "offset": "0",
              "width": "10",
              "name": "c2_c1_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 9 to 0 Data signal of c2_c1_V"
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "c2_c2_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of c2_c2_V",
          "fields": [
            {
              "offset": "0",
              "width": "10",
              "name": "c2_c2_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 9 to 0 Data signal of c2_c2_V"
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "c2_c3_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of c2_c3_V",
          "fields": [
            {
              "offset": "0",
              "width": "10",
              "name": "c2_c3_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 9 to 0 Data signal of c2_c3_V"
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "c3_c1_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of c3_c1_V",
          "fields": [
            {
              "offset": "0",
              "width": "10",
              "name": "c3_c1_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 9 to 0 Data signal of c3_c1_V"
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "c3_c2_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of c3_c2_V",
          "fields": [
            {
              "offset": "0",
              "width": "10",
              "name": "c3_c2_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 9 to 0 Data signal of c3_c2_V"
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "c3_c3_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of c3_c3_V",
          "fields": [
            {
              "offset": "0",
              "width": "10",
              "name": "c3_c3_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 9 to 0 Data signal of c3_c3_V"
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x58",
          "name": "bias_c1_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of bias_c1_V",
          "fields": [
            {
              "offset": "0",
              "width": "10",
              "name": "bias_c1_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 9 to 0 Data signal of bias_c1_V"
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x60",
          "name": "bias_c2_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of bias_c2_V",
          "fields": [
            {
              "offset": "0",
              "width": "10",
              "name": "bias_c2_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 9 to 0 Data signal of bias_c2_V"
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x68",
          "name": "bias_c3_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of bias_c3_V",
          "fields": [
            {
              "offset": "0",
              "width": "10",
              "name": "bias_c3_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 9 to 0 Data signal of bias_c3_V"
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "real fixed signed 8",
          "Width": "10"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "real fixed signed 8",
          "Width": "10"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "stream_in_24": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "stream_in_24",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "struct",
          "Width": "24",
          "Fields": {
            "p1": {
              "Type": "integer signed",
              "Width": "8"
            },
            "p2": {
              "Type": "integer signed",
              "Width": "8"
            },
            "p3": {
              "Type": "integer signed",
              "Width": "8"
            }
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "24",
        "TLAST": "1",
        "TUSER": "1"
      }
    },
    "stream_out_24": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "stream_out_24",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "struct",
          "Width": "24",
          "Fields": {
            "p1": {
              "Type": "integer signed",
              "Width": "8"
            },
            "p2": {
              "Type": "integer signed",
              "Width": "8"
            },
            "p3": {
              "Type": "integer signed",
              "Width": "8"
            }
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "24",
        "TLAST": "1",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "control": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n_control": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_24_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "stream_in_24_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_24_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_24_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_24_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_24_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "stream_out_24_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_out_24_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_out_24_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_24_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "c1_c1_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "c1_c2_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "c1_c3_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "c2_c1_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "c2_c2_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "c2_c3_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "c3_c1_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "c3_c2_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "72",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "c3_c3_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "80",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "bias_c1_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "88",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "bias_c2_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "96",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "bias_c3_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "104",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "stream_in_24_data": {
      "interfaceRef": "stream_in_24",
      "dir": "in"
    },
    "stream_in_24_last_V": {
      "interfaceRef": "stream_in_24",
      "dir": "in"
    },
    "stream_in_24_user_V": {
      "interfaceRef": "stream_in_24",
      "dir": "in"
    },
    "stream_out_24_data": {
      "interfaceRef": "stream_out_24",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_out_24_last_V": {
      "interfaceRef": "stream_out_24",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_out_24_user_V": {
      "interfaceRef": "stream_out_24",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "color_convert"},
    "Metrics": {"color_convert": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.88",
          "Estimate": "5.698"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "6",
          "FF": "763",
          "LUT": "1096",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-10-11 11:36:29 +0330",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
