
RTOS-OLED-Xplained-Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c0cc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040c0cc  0040c0cc  0001c0cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c8  20400000  0040c0d4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000284  204009c8  0040ca9c  000209c8  2**2
                  ALLOC
  4 .stack        00002004  20400c4c  0040cd20  000209c8  2**0
                  ALLOC
  5 .heap         00000200  20402c50  0040ed24  000209c8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209f6  2**0
                  CONTENTS, READONLY
  8 .debug_info   000229d6  00000000  00000000  00020a4f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000048f2  00000000  00000000  00043425  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000d46a  00000000  00000000  00047d17  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000fb8  00000000  00000000  00055181  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001520  00000000  00000000  00056139  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000acb0  00000000  00000000  00057659  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00012007  00000000  00000000  00062309  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00099ea8  00000000  00000000  00074310  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003f00  00000000  00000000  0010e1b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 2c 40 20 51 17 40 00 4f 17 40 00 4f 17 40 00     P,@ Q.@.O.@.O.@.
  400010:	4f 17 40 00 4f 17 40 00 4f 17 40 00 00 00 00 00     O.@.O.@.O.@.....
	...
  40002c:	29 1b 40 00 4f 17 40 00 00 00 00 00 c9 1b 40 00     ).@.O.@.......@.
  40003c:	31 1c 40 00 4f 17 40 00 4f 17 40 00 4f 17 40 00     1.@.O.@.O.@.O.@.
  40004c:	4f 17 40 00 4f 17 40 00 4f 17 40 00 4f 17 40 00     O.@.O.@.O.@.O.@.
  40005c:	4f 17 40 00 4f 17 40 00 00 00 00 00 41 14 40 00     O.@.O.@.....A.@.
  40006c:	55 14 40 00 69 14 40 00 4f 17 40 00 4f 17 40 00     U.@.i.@.O.@.O.@.
  40007c:	4f 17 40 00 7d 14 40 00 91 14 40 00 4f 17 40 00     O.@.}.@...@.O.@.
  40008c:	4f 17 40 00 4f 17 40 00 4f 17 40 00 4f 17 40 00     O.@.O.@.O.@.O.@.
  40009c:	4f 17 40 00 4f 17 40 00 4f 17 40 00 4f 17 40 00     O.@.O.@.O.@.O.@.
  4000ac:	4f 17 40 00 4f 17 40 00 4f 17 40 00 4f 17 40 00     O.@.O.@.O.@.O.@.
  4000bc:	4f 17 40 00 4f 17 40 00 4f 17 40 00 4f 17 40 00     O.@.O.@.O.@.O.@.
  4000cc:	4f 17 40 00 00 00 00 00 4f 17 40 00 00 00 00 00     O.@.....O.@.....
  4000dc:	4f 17 40 00 4f 17 40 00 4f 17 40 00 4f 17 40 00     O.@.O.@.O.@.O.@.
  4000ec:	4f 17 40 00 4f 17 40 00 4f 17 40 00 4f 17 40 00     O.@.O.@.O.@.O.@.
  4000fc:	4f 17 40 00 4f 17 40 00 4f 17 40 00 4f 17 40 00     O.@.O.@.O.@.O.@.
  40010c:	4f 17 40 00 4f 17 40 00 00 00 00 00 00 00 00 00     O.@.O.@.........
  40011c:	00 00 00 00 4f 17 40 00 4f 17 40 00 4f 17 40 00     ....O.@.O.@.O.@.
  40012c:	4f 17 40 00 4f 17 40 00 00 00 00 00 4f 17 40 00     O.@.O.@.....O.@.
  40013c:	4f 17 40 00                                         O.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c8 	.word	0x204009c8
  40015c:	00000000 	.word	0x00000000
  400160:	0040c0d4 	.word	0x0040c0d4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040c0d4 	.word	0x0040c0d4
  4001a0:	204009cc 	.word	0x204009cc
  4001a4:	0040c0d4 	.word	0x0040c0d4
  4001a8:	00000000 	.word	0x00000000

004001ac <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4001ac:	4b28      	ldr	r3, [pc, #160]	; (400250 <twihs_set_speed+0xa4>)
  4001ae:	4299      	cmp	r1, r3
  4001b0:	d84b      	bhi.n	40024a <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4001b2:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  4001b6:	4299      	cmp	r1, r3
  4001b8:	d92d      	bls.n	400216 <twihs_set_speed+0x6a>
{
  4001ba:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4001bc:	4c25      	ldr	r4, [pc, #148]	; (400254 <twihs_set_speed+0xa8>)
  4001be:	fba4 3402 	umull	r3, r4, r4, r2
  4001c2:	0ba4      	lsrs	r4, r4, #14
  4001c4:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4001c6:	4b24      	ldr	r3, [pc, #144]	; (400258 <twihs_set_speed+0xac>)
  4001c8:	440b      	add	r3, r1
  4001ca:	009b      	lsls	r3, r3, #2
  4001cc:	fbb2 f2f3 	udiv	r2, r2, r3
  4001d0:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4001d2:	2cff      	cmp	r4, #255	; 0xff
  4001d4:	d91d      	bls.n	400212 <twihs_set_speed+0x66>
  4001d6:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  4001d8:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  4001da:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4001dc:	2cff      	cmp	r4, #255	; 0xff
  4001de:	d901      	bls.n	4001e4 <twihs_set_speed+0x38>
  4001e0:	2906      	cmp	r1, #6
  4001e2:	d9f9      	bls.n	4001d8 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4001e4:	2aff      	cmp	r2, #255	; 0xff
  4001e6:	d907      	bls.n	4001f8 <twihs_set_speed+0x4c>
  4001e8:	2906      	cmp	r1, #6
  4001ea:	d805      	bhi.n	4001f8 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  4001ec:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  4001ee:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4001f0:	2aff      	cmp	r2, #255	; 0xff
  4001f2:	d901      	bls.n	4001f8 <twihs_set_speed+0x4c>
  4001f4:	2906      	cmp	r1, #6
  4001f6:	d9f9      	bls.n	4001ec <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  4001f8:	0213      	lsls	r3, r2, #8
  4001fa:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  4001fc:	0409      	lsls	r1, r1, #16
  4001fe:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  400202:	430b      	orrs	r3, r1
  400204:	b2e4      	uxtb	r4, r4
  400206:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  400208:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  40020a:	2000      	movs	r0, #0
}
  40020c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400210:	4770      	bx	lr
	uint32_t ckdiv = 0;
  400212:	2100      	movs	r1, #0
  400214:	e7e6      	b.n	4001e4 <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  400216:	0049      	lsls	r1, r1, #1
  400218:	fbb2 f2f1 	udiv	r2, r2, r1
  40021c:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40021e:	2aff      	cmp	r2, #255	; 0xff
  400220:	d911      	bls.n	400246 <twihs_set_speed+0x9a>
  400222:	2300      	movs	r3, #0
			ckdiv++;
  400224:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  400226:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400228:	2aff      	cmp	r2, #255	; 0xff
  40022a:	d901      	bls.n	400230 <twihs_set_speed+0x84>
  40022c:	2b06      	cmp	r3, #6
  40022e:	d9f9      	bls.n	400224 <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  400230:	0211      	lsls	r1, r2, #8
  400232:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  400234:	041b      	lsls	r3, r3, #16
  400236:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  40023a:	430b      	orrs	r3, r1
  40023c:	b2d2      	uxtb	r2, r2
  40023e:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  400240:	6102      	str	r2, [r0, #16]
	return PASS;
  400242:	2000      	movs	r0, #0
  400244:	4770      	bx	lr
	uint32_t ckdiv = 0;
  400246:	2300      	movs	r3, #0
  400248:	e7f2      	b.n	400230 <twihs_set_speed+0x84>
		return FAIL;
  40024a:	2001      	movs	r0, #1
  40024c:	4770      	bx	lr
  40024e:	bf00      	nop
  400250:	00061a80 	.word	0x00061a80
  400254:	057619f1 	.word	0x057619f1
  400258:	3ffd1200 	.word	0x3ffd1200

0040025c <twihs_master_init>:
{
  40025c:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  40025e:	f04f 32ff 	mov.w	r2, #4294967295
  400262:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  400264:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  400266:	2280      	movs	r2, #128	; 0x80
  400268:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  40026a:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  40026c:	2208      	movs	r2, #8
  40026e:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  400270:	2220      	movs	r2, #32
  400272:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  400274:	2204      	movs	r2, #4
  400276:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  400278:	680a      	ldr	r2, [r1, #0]
  40027a:	6849      	ldr	r1, [r1, #4]
  40027c:	4b03      	ldr	r3, [pc, #12]	; (40028c <twihs_master_init+0x30>)
  40027e:	4798      	blx	r3
}
  400280:	2801      	cmp	r0, #1
  400282:	bf14      	ite	ne
  400284:	2000      	movne	r0, #0
  400286:	2001      	moveq	r0, #1
  400288:	bd08      	pop	{r3, pc}
  40028a:	bf00      	nop
  40028c:	004001ad 	.word	0x004001ad

00400290 <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  400290:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  400292:	2a00      	cmp	r2, #0
  400294:	d04c      	beq.n	400330 <twihs_master_read+0xa0>
{
  400296:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  400298:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  40029a:	2600      	movs	r6, #0
  40029c:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40029e:	684b      	ldr	r3, [r1, #4]
  4002a0:	021b      	lsls	r3, r3, #8
  4002a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4002a6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4002aa:	7c0d      	ldrb	r5, [r1, #16]
  4002ac:	042d      	lsls	r5, r5, #16
  4002ae:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  4002b2:	432b      	orrs	r3, r5
  4002b4:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  4002b6:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4002b8:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  4002ba:	b15d      	cbz	r5, 4002d4 <twihs_master_read+0x44>
	val = addr[0];
  4002bc:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  4002be:	2d01      	cmp	r5, #1
  4002c0:	dd02      	ble.n	4002c8 <twihs_master_read+0x38>
		val |= addr[1];
  4002c2:	784e      	ldrb	r6, [r1, #1]
  4002c4:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	if (len > 2) {
  4002c8:	2d02      	cmp	r5, #2
  4002ca:	dd04      	ble.n	4002d6 <twihs_master_read+0x46>
		val |= addr[2];
  4002cc:	7889      	ldrb	r1, [r1, #2]
  4002ce:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  4002d2:	e000      	b.n	4002d6 <twihs_master_read+0x46>
		return 0;
  4002d4:	2300      	movs	r3, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4002d6:	60c3      	str	r3, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4002d8:	2301      	movs	r3, #1
  4002da:	6003      	str	r3, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4002dc:	2502      	movs	r5, #2
  4002de:	e012      	b.n	400306 <twihs_master_read+0x76>
  4002e0:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  4002e2:	f013 0f02 	tst.w	r3, #2
  4002e6:	d01b      	beq.n	400320 <twihs_master_read+0x90>
		*buffer++ = p_twihs->TWIHS_RHR;
  4002e8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ea:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4002ec:	6a03      	ldr	r3, [r0, #32]
  4002ee:	f013 0f01 	tst.w	r3, #1
  4002f2:	d0fb      	beq.n	4002ec <twihs_master_read+0x5c>
	p_twihs->TWIHS_SR;
  4002f4:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  4002f6:	2000      	movs	r0, #0
}
  4002f8:	bc70      	pop	{r4, r5, r6}
  4002fa:	4770      	bx	lr
		*buffer++ = p_twihs->TWIHS_RHR;
  4002fc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fe:	f804 3b01 	strb.w	r3, [r4], #1
	while (cnt > 0) {
  400302:	3a01      	subs	r2, #1
  400304:	d0f2      	beq.n	4002ec <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  400306:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  400308:	f413 7f80 	tst.w	r3, #256	; 0x100
  40030c:	d114      	bne.n	400338 <twihs_master_read+0xa8>
  40030e:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  400312:	2a01      	cmp	r2, #1
  400314:	d0e4      	beq.n	4002e0 <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  400316:	f013 0f02 	tst.w	r3, #2
  40031a:	d1ef      	bne.n	4002fc <twihs_master_read+0x6c>
	while (cnt > 0) {
  40031c:	2a00      	cmp	r2, #0
  40031e:	d0e5      	beq.n	4002ec <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  400320:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  400322:	f413 7f80 	tst.w	r3, #256	; 0x100
  400326:	d105      	bne.n	400334 <twihs_master_read+0xa4>
		if (!timeout--) {
  400328:	3901      	subs	r1, #1
  40032a:	d1f2      	bne.n	400312 <twihs_master_read+0x82>
			return TWIHS_ERROR_TIMEOUT;
  40032c:	2009      	movs	r0, #9
  40032e:	e7e3      	b.n	4002f8 <twihs_master_read+0x68>
		return TWIHS_INVALID_ARGUMENT;
  400330:	2001      	movs	r0, #1
  400332:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  400334:	2005      	movs	r0, #5
  400336:	e7df      	b.n	4002f8 <twihs_master_read+0x68>
  400338:	2005      	movs	r0, #5
  40033a:	e7dd      	b.n	4002f8 <twihs_master_read+0x68>

0040033c <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  40033c:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  40033e:	2b00      	cmp	r3, #0
  400340:	d043      	beq.n	4003ca <twihs_master_write+0x8e>
{
  400342:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  400344:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  400346:	2600      	movs	r6, #0
  400348:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40034a:	7c0a      	ldrb	r2, [r1, #16]
  40034c:	0412      	lsls	r2, r2, #16
  40034e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  400352:	684d      	ldr	r5, [r1, #4]
  400354:	022d      	lsls	r5, r5, #8
  400356:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40035a:	432a      	orrs	r2, r5
  40035c:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  40035e:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  400360:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  400362:	b15d      	cbz	r5, 40037c <twihs_master_write+0x40>
	val = addr[0];
  400364:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  400366:	2d01      	cmp	r5, #1
  400368:	dd02      	ble.n	400370 <twihs_master_write+0x34>
		val |= addr[1];
  40036a:	784e      	ldrb	r6, [r1, #1]
  40036c:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  400370:	2d02      	cmp	r5, #2
  400372:	dd04      	ble.n	40037e <twihs_master_write+0x42>
		val |= addr[2];
  400374:	7889      	ldrb	r1, [r1, #2]
  400376:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  40037a:	e000      	b.n	40037e <twihs_master_write+0x42>
		return 0;
  40037c:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  40037e:	60c2      	str	r2, [r0, #12]
  400380:	e004      	b.n	40038c <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  400382:	f814 2b01 	ldrb.w	r2, [r4], #1
  400386:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  400388:	3b01      	subs	r3, #1
  40038a:	d00f      	beq.n	4003ac <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  40038c:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  40038e:	f412 7f80 	tst.w	r2, #256	; 0x100
  400392:	d11e      	bne.n	4003d2 <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  400394:	f012 0f04 	tst.w	r2, #4
  400398:	d1f3      	bne.n	400382 <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  40039a:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  40039c:	f412 7f80 	tst.w	r2, #256	; 0x100
  4003a0:	d115      	bne.n	4003ce <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  4003a2:	f012 0f04 	tst.w	r2, #4
  4003a6:	d1ec      	bne.n	400382 <twihs_master_write+0x46>
	while (cnt > 0) {
  4003a8:	2b00      	cmp	r3, #0
  4003aa:	d1f6      	bne.n	40039a <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  4003ac:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4003ae:	f413 7f80 	tst.w	r3, #256	; 0x100
  4003b2:	d111      	bne.n	4003d8 <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  4003b4:	f013 0f04 	tst.w	r3, #4
  4003b8:	d0f8      	beq.n	4003ac <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4003ba:	2302      	movs	r3, #2
  4003bc:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4003be:	6a03      	ldr	r3, [r0, #32]
  4003c0:	f013 0f01 	tst.w	r3, #1
  4003c4:	d0fb      	beq.n	4003be <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  4003c6:	2000      	movs	r0, #0
  4003c8:	e004      	b.n	4003d4 <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  4003ca:	2001      	movs	r0, #1
  4003cc:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  4003ce:	2005      	movs	r0, #5
  4003d0:	e000      	b.n	4003d4 <twihs_master_write+0x98>
  4003d2:	2005      	movs	r0, #5
}
  4003d4:	bc70      	pop	{r4, r5, r6}
  4003d6:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  4003d8:	2005      	movs	r0, #5
  4003da:	e7fb      	b.n	4003d4 <twihs_master_write+0x98>

004003dc <twihs_probe>:
{
  4003dc:	b500      	push	{lr}
  4003de:	b087      	sub	sp, #28
	uint8_t data = 0;
  4003e0:	2300      	movs	r3, #0
  4003e2:	aa06      	add	r2, sp, #24
  4003e4:	f802 3d15 	strb.w	r3, [r2, #-21]!
	packet.buffer = &data;
  4003e8:	9203      	str	r2, [sp, #12]
	packet.length = 1;
  4003ea:	2201      	movs	r2, #1
  4003ec:	9204      	str	r2, [sp, #16]
	packet.chip = (uint32_t) uc_slave_addr;
  4003ee:	f88d 1014 	strb.w	r1, [sp, #20]
	packet.addr[0] = 0;
  4003f2:	f88d 3004 	strb.w	r3, [sp, #4]
	packet.addr_length = 0;
  4003f6:	9302      	str	r3, [sp, #8]
	return (twihs_master_write(p_twihs, &packet));
  4003f8:	a901      	add	r1, sp, #4
  4003fa:	4b02      	ldr	r3, [pc, #8]	; (400404 <twihs_probe+0x28>)
  4003fc:	4798      	blx	r3
}
  4003fe:	b007      	add	sp, #28
  400400:	f85d fb04 	ldr.w	pc, [sp], #4
  400404:	0040033d 	.word	0x0040033d

00400408 <FusionAhrsReset>:
 * @brief Resets the AHRS algorithm.  This is equivalent to reinitialising the
 * algorithm while maintaining the current settings.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsReset(FusionAhrs *const ahrs) {
    ahrs->quaternion = FUSION_IDENTITY_QUATERNION;
  400408:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
  40040c:	6143      	str	r3, [r0, #20]
  40040e:	2300      	movs	r3, #0
  400410:	6183      	str	r3, [r0, #24]
  400412:	61c3      	str	r3, [r0, #28]
  400414:	6203      	str	r3, [r0, #32]
    ahrs->accelerometer = FUSION_VECTOR_ZERO;
  400416:	6243      	str	r3, [r0, #36]	; 0x24
  400418:	6283      	str	r3, [r0, #40]	; 0x28
  40041a:	62c3      	str	r3, [r0, #44]	; 0x2c
    ahrs->initialising = true;
  40041c:	2201      	movs	r2, #1
  40041e:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
    ahrs->rampedGain = INITIAL_GAIN;
  400422:	4a0a      	ldr	r2, [pc, #40]	; (40044c <FusionAhrsReset+0x44>)
  400424:	6342      	str	r2, [r0, #52]	; 0x34
    ahrs->halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  400426:	63c3      	str	r3, [r0, #60]	; 0x3c
  400428:	6403      	str	r3, [r0, #64]	; 0x40
  40042a:	6443      	str	r3, [r0, #68]	; 0x44
    ahrs->halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  40042c:	6483      	str	r3, [r0, #72]	; 0x48
  40042e:	64c3      	str	r3, [r0, #76]	; 0x4c
  400430:	6503      	str	r3, [r0, #80]	; 0x50
    ahrs->accelerometerIgnored = false;
  400432:	2300      	movs	r3, #0
  400434:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
    ahrs->accelerationRejectionTimer = 0;
  400438:	6583      	str	r3, [r0, #88]	; 0x58
    ahrs->accelerationRejectionTimeout = false;
  40043a:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    ahrs->magnetometerIgnored = false;
  40043e:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    ahrs->magneticRejectionTimer = 0;
  400442:	6603      	str	r3, [r0, #96]	; 0x60
    ahrs->magneticRejectionTimeout = false;
  400444:	f880 3064 	strb.w	r3, [r0, #100]	; 0x64
  400448:	4770      	bx	lr
  40044a:	bf00      	nop
  40044c:	41200000 	.word	0x41200000

00400450 <FusionAhrsSetSettings>:
/**
 * @brief Sets the AHRS algorithm settings.
 * @param ahrs AHRS algorithm structure.
 * @param settings Settings.
 */
void FusionAhrsSetSettings(FusionAhrs *const ahrs, const FusionAhrsSettings *const settings) {
  400450:	b538      	push	{r3, r4, r5, lr}
  400452:	ed2d 8b02 	vpush	{d8}
  400456:	4604      	mov	r4, r0
  400458:	460d      	mov	r5, r1
    ahrs->settings.convention = settings->convention;
  40045a:	780b      	ldrb	r3, [r1, #0]
  40045c:	7003      	strb	r3, [r0, #0]
    ahrs->settings.gain = settings->gain;
  40045e:	ed91 8a01 	vldr	s16, [r1, #4]
  400462:	ed80 8a01 	vstr	s16, [r0, #4]
    if ((settings->accelerationRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
  400466:	edd1 7a02 	vldr	s15, [r1, #8]
  40046a:	eef5 7a40 	vcmp.f32	s15, #0.0
  40046e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400472:	d001      	beq.n	400478 <FusionAhrsSetSettings+0x28>
  400474:	690b      	ldr	r3, [r1, #16]
  400476:	bb03      	cbnz	r3, 4004ba <FusionAhrsSetSettings+0x6a>
        ahrs->settings.accelerationRejection = FLT_MAX;
  400478:	4b23      	ldr	r3, [pc, #140]	; (400508 <FusionAhrsSetSettings+0xb8>)
  40047a:	60a3      	str	r3, [r4, #8]
    } else {
        ahrs->settings.accelerationRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
    }
    if ((settings->magneticRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
  40047c:	edd5 7a03 	vldr	s15, [r5, #12]
  400480:	eef5 7a40 	vcmp.f32	s15, #0.0
  400484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400488:	d001      	beq.n	40048e <FusionAhrsSetSettings+0x3e>
  40048a:	692b      	ldr	r3, [r5, #16]
  40048c:	bb43      	cbnz	r3, 4004e0 <FusionAhrsSetSettings+0x90>
        ahrs->settings.magneticRejection = FLT_MAX;
  40048e:	4b1e      	ldr	r3, [pc, #120]	; (400508 <FusionAhrsSetSettings+0xb8>)
  400490:	60e3      	str	r3, [r4, #12]
    } else {
        ahrs->settings.magneticRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
    }
    ahrs->settings.rejectionTimeout = settings->rejectionTimeout;
  400492:	692b      	ldr	r3, [r5, #16]
  400494:	6123      	str	r3, [r4, #16]
    if (ahrs->initialising == false) {
  400496:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  40049a:	b90b      	cbnz	r3, 4004a0 <FusionAhrsSetSettings+0x50>
        ahrs->rampedGain = ahrs->settings.gain;
  40049c:	ed84 8a0d 	vstr	s16, [r4, #52]	; 0x34
    }
    ahrs->rampedGainStep = (INITIAL_GAIN - ahrs->settings.gain) / INITIALISATION_PERIOD;
  4004a0:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
  4004a4:	ee77 7ac8 	vsub.f32	s15, s15, s16
  4004a8:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
  4004ac:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  4004b0:	ed84 7a0e 	vstr	s14, [r4, #56]	; 0x38
}
  4004b4:	ecbd 8b02 	vpop	{d8}
  4004b8:	bd38      	pop	{r3, r4, r5, pc}
        ahrs->settings.accelerationRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
  4004ba:	ed9f 7a14 	vldr	s14, [pc, #80]	; 40050c <FusionAhrsSetSettings+0xbc>
  4004be:	ee67 7a87 	vmul.f32	s15, s15, s14
  4004c2:	ee17 0a90 	vmov	r0, s15
  4004c6:	4b12      	ldr	r3, [pc, #72]	; (400510 <FusionAhrsSetSettings+0xc0>)
  4004c8:	4798      	blx	r3
  4004ca:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  4004ce:	ee07 0a10 	vmov	s14, r0
  4004d2:	ee67 7a27 	vmul.f32	s15, s14, s15
  4004d6:	ee67 7aa7 	vmul.f32	s15, s15, s15
  4004da:	edc4 7a02 	vstr	s15, [r4, #8]
  4004de:	e7cd      	b.n	40047c <FusionAhrsSetSettings+0x2c>
        ahrs->settings.magneticRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
  4004e0:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 40050c <FusionAhrsSetSettings+0xbc>
  4004e4:	ee67 7a87 	vmul.f32	s15, s15, s14
  4004e8:	ee17 0a90 	vmov	r0, s15
  4004ec:	4b08      	ldr	r3, [pc, #32]	; (400510 <FusionAhrsSetSettings+0xc0>)
  4004ee:	4798      	blx	r3
  4004f0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  4004f4:	ee07 0a10 	vmov	s14, r0
  4004f8:	ee67 7a27 	vmul.f32	s15, s14, s15
  4004fc:	ee67 7aa7 	vmul.f32	s15, s15, s15
  400500:	edc4 7a03 	vstr	s15, [r4, #12]
  400504:	e7c5      	b.n	400492 <FusionAhrsSetSettings+0x42>
  400506:	bf00      	nop
  400508:	7f7fffff 	.word	0x7f7fffff
  40050c:	3c8efa35 	.word	0x3c8efa35
  400510:	004041e5 	.word	0x004041e5

00400514 <FusionAhrsInitialise>:
void FusionAhrsInitialise(FusionAhrs *const ahrs) {
  400514:	b570      	push	{r4, r5, r6, lr}
  400516:	b086      	sub	sp, #24
  400518:	4606      	mov	r6, r0
    const FusionAhrsSettings settings = {
  40051a:	ac01      	add	r4, sp, #4
  40051c:	4d06      	ldr	r5, [pc, #24]	; (400538 <FusionAhrsInitialise+0x24>)
  40051e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400520:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400522:	682b      	ldr	r3, [r5, #0]
  400524:	6023      	str	r3, [r4, #0]
    FusionAhrsSetSettings(ahrs, &settings);
  400526:	a901      	add	r1, sp, #4
  400528:	4630      	mov	r0, r6
  40052a:	4b04      	ldr	r3, [pc, #16]	; (40053c <FusionAhrsInitialise+0x28>)
  40052c:	4798      	blx	r3
    FusionAhrsReset(ahrs);
  40052e:	4630      	mov	r0, r6
  400530:	4b03      	ldr	r3, [pc, #12]	; (400540 <FusionAhrsInitialise+0x2c>)
  400532:	4798      	blx	r3
}
  400534:	b006      	add	sp, #24
  400536:	bd70      	pop	{r4, r5, r6, pc}
  400538:	0040b860 	.word	0x0040b860
  40053c:	00400451 	.word	0x00400451
  400540:	00400409 	.word	0x00400409

00400544 <FusionAhrsGetQuaternion>:
/**
 * @brief Returns the quaternion describing the sensor relative to the Earth.
 * @param ahrs AHRS algorithm structure.
 * @return Quaternion describing the sensor relative to the Earth.
 */
FusionQuaternion FusionAhrsGetQuaternion(const FusionAhrs *const ahrs) {
  400544:	b410      	push	{r4}
  400546:	4604      	mov	r4, r0
    return ahrs->quaternion;
  400548:	3114      	adds	r1, #20
  40054a:	c90f      	ldmia	r1, {r0, r1, r2, r3}
  40054c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
  400550:	4620      	mov	r0, r4
  400552:	f85d 4b04 	ldr.w	r4, [sp], #4
  400556:	4770      	bx	lr

00400558 <FusionAhrsSetHeading>:
 * algorithm.  This function can be used to reset drift in heading when the AHRS
 * algorithm is being used without a magnetometer.
 * @param ahrs AHRS algorithm structure.
 * @param heading Heading angle in degrees.
 */
void FusionAhrsSetHeading(FusionAhrs *const ahrs, const float heading) {
  400558:	b510      	push	{r4, lr}
  40055a:	ed2d 8b04 	vpush	{d8-d9}
  40055e:	4604      	mov	r4, r0
  400560:	ee08 1a10 	vmov	s16, r1
#define Q ahrs->quaternion.element
    const float yaw = atan2f(Q.w * Q.z + Q.x * Q.y, 0.5f - Q.y * Q.y - Q.z * Q.z);
  400564:	ed90 7a08 	vldr	s14, [r0, #32]
  400568:	edd0 7a07 	vldr	s15, [r0, #28]
  40056c:	ee67 6aa7 	vmul.f32	s13, s15, s15
  400570:	eeb6 9a00 	vmov.f32	s18, #96	; 0x3f000000  0.5
  400574:	ee79 6a66 	vsub.f32	s13, s18, s13
  400578:	ee27 6a07 	vmul.f32	s12, s14, s14
  40057c:	edd0 5a05 	vldr	s11, [r0, #20]
  400580:	ee27 7a25 	vmul.f32	s14, s14, s11
  400584:	edd0 5a06 	vldr	s11, [r0, #24]
  400588:	ee67 7aa5 	vmul.f32	s15, s15, s11
  40058c:	ee76 6ac6 	vsub.f32	s13, s13, s12
  400590:	ee16 1a90 	vmov	r1, s13
  400594:	ee77 7a27 	vadd.f32	s15, s14, s15
  400598:	ee17 0a90 	vmov	r0, s15
  40059c:	4b2f      	ldr	r3, [pc, #188]	; (40065c <FusionAhrsSetHeading+0x104>)
  40059e:	4798      	blx	r3
 * @brief Converts degrees to radians.
 * @param degrees Degrees.
 * @return Radians.
 */
static inline float FusionDegreesToRadians(const float degrees) {
    return degrees * ((float) M_PI / 180.0f);
  4005a0:	eddf 8a2f 	vldr	s17, [pc, #188]	; 400660 <FusionAhrsSetHeading+0x108>
  4005a4:	ee68 8a28 	vmul.f32	s17, s16, s17
    const float halfYawMinusHeading = 0.5f * (yaw - FusionDegreesToRadians(heading));
  4005a8:	ee07 0a90 	vmov	s15, r0
  4005ac:	ee77 8ae8 	vsub.f32	s17, s15, s17
  4005b0:	ee68 8a89 	vmul.f32	s17, s17, s18
    const FusionQuaternion rotation = {.element = {
            .w = cosf(halfYawMinusHeading),
  4005b4:	ee18 0a90 	vmov	r0, s17
  4005b8:	4b2a      	ldr	r3, [pc, #168]	; (400664 <FusionAhrsSetHeading+0x10c>)
  4005ba:	4798      	blx	r3
  4005bc:	ee08 0a10 	vmov	s16, r0
            .x = 0.0f,
            .y = 0.0f,
            .z = -1.0f * sinf(halfYawMinusHeading),
  4005c0:	ee18 0a90 	vmov	r0, s17
  4005c4:	4b28      	ldr	r3, [pc, #160]	; (400668 <FusionAhrsSetHeading+0x110>)
  4005c6:	4798      	blx	r3
  4005c8:	ee07 0a90 	vmov	s15, r0
  4005cc:	eeb1 5a67 	vneg.f32	s10, s15
  4005d0:	ed94 6a05 	vldr	s12, [r4, #20]
  4005d4:	edd4 5a06 	vldr	s11, [r4, #24]
  4005d8:	edd4 7a07 	vldr	s15, [r4, #28]
  4005dc:	edd4 4a08 	vldr	s9, [r4, #32]
 */
static inline FusionQuaternion FusionQuaternionMultiply(const FusionQuaternion quaternionA, const FusionQuaternion quaternionB) {
#define A quaternionA.element
#define B quaternionB.element
    const FusionQuaternion result = {.element = {
            .w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z,
  4005e0:	ed9f 7a22 	vldr	s14, [pc, #136]	; 40066c <FusionAhrsSetHeading+0x114>
  4005e4:	ee25 4a87 	vmul.f32	s8, s11, s14
  4005e8:	ee67 3a87 	vmul.f32	s7, s15, s14
            .x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y,
  4005ec:	ee26 3a07 	vmul.f32	s6, s12, s14
  4005f0:	ee24 7a87 	vmul.f32	s14, s9, s14
            .w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z,
  4005f4:	ee68 6a06 	vmul.f32	s13, s16, s12
  4005f8:	ee76 6ac4 	vsub.f32	s13, s13, s8
  4005fc:	ee76 6ae3 	vsub.f32	s13, s13, s7
  400600:	ee65 2a24 	vmul.f32	s5, s10, s9
  400604:	ee76 6ae2 	vsub.f32	s13, s13, s5
    }};
    ahrs->quaternion = FusionQuaternionMultiply(rotation, ahrs->quaternion);
  400608:	edc4 6a05 	vstr	s13, [r4, #20]
            .x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y,
  40060c:	ee68 6a25 	vmul.f32	s13, s16, s11
  400610:	ee76 6a83 	vadd.f32	s13, s13, s6
  400614:	ee76 6a87 	vadd.f32	s13, s13, s14
  400618:	ee67 2a85 	vmul.f32	s5, s15, s10
  40061c:	ee76 6ae2 	vsub.f32	s13, s13, s5
  400620:	edc4 6a06 	vstr	s13, [r4, #24]
            .y = A.w * B.y - A.x * B.z + A.y * B.w + A.z * B.x,
  400624:	ee68 7a27 	vmul.f32	s15, s16, s15
  400628:	ee77 7ac7 	vsub.f32	s15, s15, s14
  40062c:	ee77 7a83 	vadd.f32	s15, s15, s6
  400630:	ee65 5a85 	vmul.f32	s11, s11, s10
  400634:	ee77 7aa5 	vadd.f32	s15, s15, s11
  400638:	edc4 7a07 	vstr	s15, [r4, #28]
            .z = A.w * B.z + A.x * B.y - A.y * B.x + A.z * B.w,
  40063c:	ee28 8a24 	vmul.f32	s16, s16, s9
  400640:	ee38 8a23 	vadd.f32	s16, s16, s7
  400644:	ee38 8a44 	vsub.f32	s16, s16, s8
  400648:	ee26 6a05 	vmul.f32	s12, s12, s10
  40064c:	ee38 8a06 	vadd.f32	s16, s16, s12
  400650:	ed84 8a08 	vstr	s16, [r4, #32]
#undef Q
}
  400654:	ecbd 8b04 	vpop	{d8-d9}
  400658:	bd10      	pop	{r4, pc}
  40065a:	bf00      	nop
  40065c:	004043bd 	.word	0x004043bd
  400660:	3c8efa35 	.word	0x3c8efa35
  400664:	0040416d 	.word	0x0040416d
  400668:	004041e5 	.word	0x004041e5
  40066c:	00000000 	.word	0x00000000

00400670 <FusionAhrsUpdate>:
void FusionAhrsUpdate(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const FusionVector magnetometer, const float deltaTime) {
  400670:	b570      	push	{r4, r5, r6, lr}
  400672:	ed2d 8b0a 	vpush	{d8-d12}
  400676:	b090      	sub	sp, #64	; 0x40
  400678:	4604      	mov	r4, r0
  40067a:	a805      	add	r0, sp, #20
  40067c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  400680:	ed9d 9a24 	vldr	s18, [sp, #144]	; 0x90
    ahrs->accelerometer = accelerometer;
  400684:	f104 0324 	add.w	r3, r4, #36	; 0x24
  400688:	aa1e      	add	r2, sp, #120	; 0x78
  40068a:	ca07      	ldmia	r2, {r0, r1, r2}
  40068c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (ahrs->initialising == true) {
  400690:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  400694:	b1bb      	cbz	r3, 4006c6 <FusionAhrsUpdate+0x56>
        ahrs->rampedGain -= ahrs->rampedGainStep * deltaTime;
  400696:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
  40069a:	ee29 7a27 	vmul.f32	s14, s18, s15
  40069e:	edd4 7a0d 	vldr	s15, [r4, #52]	; 0x34
  4006a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
  4006a6:	edc4 7a0d 	vstr	s15, [r4, #52]	; 0x34
        if (ahrs->rampedGain < ahrs->settings.gain) {
  4006aa:	ed94 7a01 	vldr	s14, [r4, #4]
  4006ae:	eef4 7ac7 	vcmpe.f32	s15, s14
  4006b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006b6:	d506      	bpl.n	4006c6 <FusionAhrsUpdate+0x56>
            ahrs->rampedGain = ahrs->settings.gain;
  4006b8:	ed84 7a0d 	vstr	s14, [r4, #52]	; 0x34
            ahrs->initialising = false;
  4006bc:	2300      	movs	r3, #0
  4006be:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
            ahrs->accelerationRejectionTimeout = false;
  4006c2:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    switch (ahrs->settings.convention) {
  4006c6:	7823      	ldrb	r3, [r4, #0]
  4006c8:	2b01      	cmp	r3, #1
  4006ca:	d908      	bls.n	4006de <FusionAhrsUpdate+0x6e>
  4006cc:	2b02      	cmp	r3, #2
  4006ce:	d06f      	beq.n	4007b0 <FusionAhrsUpdate+0x140>
    return FUSION_VECTOR_ZERO; // avoid compiler warning
  4006d0:	ed9f aa9f 	vldr	s20, [pc, #636]	; 400950 <FusionAhrsUpdate+0x2e0>
  4006d4:	eef0 aa4a 	vmov.f32	s21, s20
  4006d8:	eeb0 ba4a 	vmov.f32	s22, s20
  4006dc:	e01d      	b.n	40071a <FusionAhrsUpdate+0xaa>
                    .x = Q.x * Q.z - Q.w * Q.y,
  4006de:	ed94 7a06 	vldr	s14, [r4, #24]
  4006e2:	ed94 aa08 	vldr	s20, [r4, #32]
  4006e6:	ed94 6a05 	vldr	s12, [r4, #20]
  4006ea:	edd4 aa07 	vldr	s21, [r4, #28]
  4006ee:	ee27 ba0a 	vmul.f32	s22, s14, s20
  4006f2:	ee66 7a2a 	vmul.f32	s15, s12, s21
  4006f6:	ee3b ba67 	vsub.f32	s22, s22, s15
                    .y = Q.y * Q.z + Q.w * Q.x,
  4006fa:	ee6a aa2a 	vmul.f32	s21, s20, s21
  4006fe:	ee27 7a06 	vmul.f32	s14, s14, s12
  400702:	ee7a aa87 	vadd.f32	s21, s21, s14
                    .z = Q.w * Q.w - 0.5f + Q.z * Q.z,
  400706:	ee26 6a06 	vmul.f32	s12, s12, s12
  40070a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  40070e:	ee36 7a47 	vsub.f32	s14, s12, s14
  400712:	ee2a aa0a 	vmul.f32	s20, s20, s20
  400716:	ee37 aa0a 	vadd.f32	s20, s14, s20
    ahrs->accelerometerIgnored = true;
  40071a:	2301      	movs	r3, #1
  40071c:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
  400720:	eddd 9a1e 	vldr	s19, [sp, #120]	; 0x78
  400724:	ed9d 8a1f 	vldr	s16, [sp, #124]	; 0x7c
  400728:	eddd 8a20 	vldr	s17, [sp, #128]	; 0x80
    return (vector.axis.x == 0.0f) && (vector.axis.y == 0.0f) && (vector.axis.z == 0.0f);
  40072c:	eef5 9a40 	vcmp.f32	s19, #0.0
  400730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400734:	bf18      	it	ne
  400736:	2300      	movne	r3, #0
  400738:	eeb5 8a40 	vcmp.f32	s16, #0.0
  40073c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    if (FusionVectorIsZero(accelerometer) == false) {
  400740:	f003 0301 	and.w	r3, r3, #1
  400744:	bf18      	it	ne
  400746:	2300      	movne	r3, #0
  400748:	2b00      	cmp	r3, #0
  40074a:	d052      	beq.n	4007f2 <FusionAhrsUpdate+0x182>
  40074c:	eef5 8a40 	vcmp.f32	s17, #0.0
  400750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400754:	d14d      	bne.n	4007f2 <FusionAhrsUpdate+0x182>
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  400756:	ed9f 8a7e 	vldr	s16, [pc, #504]	; 400950 <FusionAhrsUpdate+0x2e0>
  40075a:	eef0 8a48 	vmov.f32	s17, s16
  40075e:	eef0 9a48 	vmov.f32	s19, s16
    ahrs->magnetometerIgnored = true;
  400762:	2301      	movs	r3, #1
  400764:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  400768:	ed9d ca21 	vldr	s24, [sp, #132]	; 0x84
  40076c:	eddd ca22 	vldr	s25, [sp, #136]	; 0x88
  400770:	eddd ba23 	vldr	s23, [sp, #140]	; 0x8c
  400774:	eef5 ca40 	vcmp.f32	s25, #0.0
  400778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40077c:	bf18      	it	ne
  40077e:	2300      	movne	r3, #0
  400780:	eeb5 ca40 	vcmp.f32	s24, #0.0
  400784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    if (FusionVectorIsZero(magnetometer) == false) {
  400788:	f003 0301 	and.w	r3, r3, #1
  40078c:	bf18      	it	ne
  40078e:	2300      	movne	r3, #0
  400790:	2b00      	cmp	r3, #0
  400792:	f000 80aa 	beq.w	4008ea <FusionAhrsUpdate+0x27a>
  400796:	eef5 ba40 	vcmp.f32	s23, #0.0
  40079a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40079e:	f040 80a4 	bne.w	4008ea <FusionAhrsUpdate+0x27a>
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  4007a2:	eddf 5a6b 	vldr	s11, [pc, #428]	; 400950 <FusionAhrsUpdate+0x2e0>
  4007a6:	eef0 6a65 	vmov.f32	s13, s11
  4007aa:	eeb0 6a65 	vmov.f32	s12, s11
  4007ae:	e167      	b.n	400a80 <FusionAhrsUpdate+0x410>
                    .x = Q.w * Q.y - Q.x * Q.z,
  4007b0:	ed94 7a05 	vldr	s14, [r4, #20]
  4007b4:	edd4 5a07 	vldr	s11, [r4, #28]
  4007b8:	ed94 5a06 	vldr	s10, [r4, #24]
  4007bc:	ed94 6a08 	vldr	s12, [r4, #32]
  4007c0:	ee27 ba25 	vmul.f32	s22, s14, s11
  4007c4:	ee65 7a06 	vmul.f32	s15, s10, s12
  4007c8:	ee3b ba67 	vsub.f32	s22, s22, s15
                    .y = -1.0f * (Q.y * Q.z + Q.w * Q.x),
  4007cc:	ee65 aa86 	vmul.f32	s21, s11, s12
  4007d0:	ee27 5a05 	vmul.f32	s10, s14, s10
  4007d4:	ee7a aa85 	vadd.f32	s21, s21, s10
  4007d8:	eef1 aa6a 	vneg.f32	s21, s21
                    .z = 0.5f - Q.w * Q.w - Q.z * Q.z,
  4007dc:	ee27 7a07 	vmul.f32	s14, s14, s14
  4007e0:	eeb6 aa00 	vmov.f32	s20, #96	; 0x3f000000  0.5
  4007e4:	ee3a 7a47 	vsub.f32	s14, s20, s14
  4007e8:	ee26 6a06 	vmul.f32	s12, s12, s12
  4007ec:	ee37 aa46 	vsub.f32	s20, s14, s12
  4007f0:	e793      	b.n	40071a <FusionAhrsUpdate+0xaa>
        if (ahrs->accelerationRejectionTimer > ahrs->settings.rejectionTimeout) {
  4007f2:	6da2      	ldr	r2, [r4, #88]	; 0x58
  4007f4:	6923      	ldr	r3, [r4, #16]
  4007f6:	429a      	cmp	r2, r3
  4007f8:	d859      	bhi.n	4008ae <FusionAhrsUpdate+0x23e>
            .x = vectorA.axis.x * vectorB.axis.x,
  4007fa:	ee69 7aa9 	vmul.f32	s15, s19, s19
            .y = vectorA.axis.y * vectorB.axis.y,
  4007fe:	ee28 7a08 	vmul.f32	s14, s16, s16
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400802:	ee77 7a87 	vadd.f32	s15, s15, s14
            .z = vectorA.axis.z * vectorB.axis.z,
  400806:	ee28 7aa8 	vmul.f32	s14, s17, s17
    return vector.axis.x + vector.axis.y + vector.axis.z;
  40080a:	ee77 7a87 	vadd.f32	s15, s15, s14
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  40080e:	4b51      	ldr	r3, [pc, #324]	; (400954 <FusionAhrsUpdate+0x2e4>)
  400810:	ee17 2a90 	vmov	r2, s15
  400814:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400818:	ee06 3a90 	vmov	s13, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  40081c:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 400958 <FusionAhrsUpdate+0x2e8>
  400820:	ee67 7a87 	vmul.f32	s15, s15, s14
  400824:	ee67 7aa6 	vmul.f32	s15, s15, s13
  400828:	ee67 7aa6 	vmul.f32	s15, s15, s13
  40082c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 40095c <FusionAhrsUpdate+0x2ec>
  400830:	ee77 7a67 	vsub.f32	s15, s14, s15
  400834:	ee67 7aa6 	vmul.f32	s15, s15, s13
            .x = vector.axis.x * scalar,
  400838:	ee27 5aa9 	vmul.f32	s10, s15, s19
            .y = vector.axis.y * scalar,
  40083c:	ee67 5a88 	vmul.f32	s11, s15, s16
            .z = vector.axis.z * scalar,
  400840:	ee68 8aa7 	vmul.f32	s17, s17, s15
            .x = A.y * B.z - A.z * B.y,
  400844:	ee25 7a8a 	vmul.f32	s14, s11, s20
  400848:	ee6a 7aa8 	vmul.f32	s15, s21, s17
  40084c:	ee77 9a67 	vsub.f32	s19, s14, s15
            .y = A.z * B.x - A.x * B.z,
  400850:	ee68 8a8b 	vmul.f32	s17, s17, s22
  400854:	ee65 6a0a 	vmul.f32	s13, s10, s20
  400858:	ee78 8ae6 	vsub.f32	s17, s17, s13
            .z = A.x * B.y - A.y * B.x,
  40085c:	ee2a 8a85 	vmul.f32	s16, s21, s10
  400860:	ee65 5a8b 	vmul.f32	s11, s11, s22
  400864:	ee38 8a65 	vsub.f32	s16, s16, s11
        ahrs->halfAccelerometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(accelerometer), halfGravity);
  400868:	edc4 9a0f 	vstr	s19, [r4, #60]	; 0x3c
  40086c:	edc4 8a10 	vstr	s17, [r4, #64]	; 0x40
  400870:	ed84 8a11 	vstr	s16, [r4, #68]	; 0x44
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfAccelerometerFeedback) <= ahrs->settings.accelerationRejection)) {
  400874:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  400878:	b973      	cbnz	r3, 400898 <FusionAhrsUpdate+0x228>
            .x = vectorA.axis.x * vectorB.axis.x,
  40087a:	ee69 7aa9 	vmul.f32	s15, s19, s19
            .y = vectorA.axis.y * vectorB.axis.y,
  40087e:	ee28 7aa8 	vmul.f32	s14, s17, s17
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400882:	ee77 7a87 	vadd.f32	s15, s15, s14
  400886:	ee48 7a08 	vmla.f32	s15, s16, s16
  40088a:	ed94 7a02 	vldr	s14, [r4, #8]
  40088e:	eef4 7ac7 	vcmpe.f32	s15, s14
  400892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400896:	d81e      	bhi.n	4008d6 <FusionAhrsUpdate+0x266>
            ahrs->accelerometerIgnored = false;
  400898:	2300      	movs	r3, #0
  40089a:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
            ahrs->accelerationRejectionTimer -= ahrs->accelerationRejectionTimer >= 10 ? 10 : 0;
  40089e:	6da3      	ldr	r3, [r4, #88]	; 0x58
  4008a0:	2b09      	cmp	r3, #9
  4008a2:	bf8c      	ite	hi
  4008a4:	220a      	movhi	r2, #10
  4008a6:	2200      	movls	r2, #0
  4008a8:	1a9b      	subs	r3, r3, r2
  4008aa:	65a3      	str	r3, [r4, #88]	; 0x58
  4008ac:	e759      	b.n	400762 <FusionAhrsUpdate+0xf2>
            const FusionQuaternion quaternion = ahrs->quaternion;
  4008ae:	ae09      	add	r6, sp, #36	; 0x24
  4008b0:	f104 0514 	add.w	r5, r4, #20
  4008b4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  4008b8:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
            FusionAhrsReset(ahrs);
  4008bc:	4620      	mov	r0, r4
  4008be:	4b28      	ldr	r3, [pc, #160]	; (400960 <FusionAhrsUpdate+0x2f0>)
  4008c0:	4798      	blx	r3
            ahrs->quaternion = quaternion;
  4008c2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
  4008c6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
            ahrs->accelerationRejectionTimer = 0;
  4008ca:	2300      	movs	r3, #0
  4008cc:	65a3      	str	r3, [r4, #88]	; 0x58
            ahrs->accelerationRejectionTimeout = true;
  4008ce:	2301      	movs	r3, #1
  4008d0:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  4008d4:	e791      	b.n	4007fa <FusionAhrsUpdate+0x18a>
            ahrs->accelerationRejectionTimer++;
  4008d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
  4008d8:	3301      	adds	r3, #1
  4008da:	65a3      	str	r3, [r4, #88]	; 0x58
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  4008dc:	ed9f 8a1c 	vldr	s16, [pc, #112]	; 400950 <FusionAhrsUpdate+0x2e0>
  4008e0:	eef0 8a48 	vmov.f32	s17, s16
  4008e4:	eef0 9a48 	vmov.f32	s19, s16
  4008e8:	e73b      	b.n	400762 <FusionAhrsUpdate+0xf2>
        ahrs->magneticRejectionTimeout = false;
  4008ea:	2300      	movs	r3, #0
  4008ec:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
        if (ahrs->magneticRejectionTimer > ahrs->settings.rejectionTimeout) {
  4008f0:	6e22      	ldr	r2, [r4, #96]	; 0x60
  4008f2:	6923      	ldr	r3, [r4, #16]
  4008f4:	429a      	cmp	r2, r3
  4008f6:	d80f      	bhi.n	400918 <FusionAhrsUpdate+0x2a8>
    switch (ahrs->settings.convention) {
  4008f8:	7823      	ldrb	r3, [r4, #0]
  4008fa:	2b01      	cmp	r3, #1
  4008fc:	f000 8157 	beq.w	400bae <FusionAhrsUpdate+0x53e>
  400900:	2b00      	cmp	r3, #0
  400902:	d033      	beq.n	40096c <FusionAhrsUpdate+0x2fc>
  400904:	2b02      	cmp	r3, #2
  400906:	f000 8173 	beq.w	400bf0 <FusionAhrsUpdate+0x580>
    return FUSION_VECTOR_ZERO; // avoid compiler warning
  40090a:	eddf 4a11 	vldr	s9, [pc, #68]	; 400950 <FusionAhrsUpdate+0x2e0>
  40090e:	eef0 3a64 	vmov.f32	s7, s9
  400912:	eeb0 4a64 	vmov.f32	s8, s9
  400916:	e047      	b.n	4009a8 <FusionAhrsUpdate+0x338>
            FusionAhrsSetHeading(ahrs, FusionCompassCalculateHeading(ahrs->settings.convention, halfGravity, magnetometer));
  400918:	7825      	ldrb	r5, [r4, #0]
  40091a:	ed8d ba0d 	vstr	s22, [sp, #52]	; 0x34
  40091e:	edcd aa0e 	vstr	s21, [sp, #56]	; 0x38
  400922:	ed8d aa0f 	vstr	s20, [sp, #60]	; 0x3c
  400926:	ab21      	add	r3, sp, #132	; 0x84
  400928:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  40092c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  400930:	ab10      	add	r3, sp, #64	; 0x40
  400932:	e913 000e 	ldmdb	r3, {r1, r2, r3}
  400936:	4628      	mov	r0, r5
  400938:	4d0a      	ldr	r5, [pc, #40]	; (400964 <FusionAhrsUpdate+0x2f4>)
  40093a:	47a8      	blx	r5
  40093c:	4601      	mov	r1, r0
  40093e:	4620      	mov	r0, r4
  400940:	4b09      	ldr	r3, [pc, #36]	; (400968 <FusionAhrsUpdate+0x2f8>)
  400942:	4798      	blx	r3
            ahrs->magneticRejectionTimer = 0;
  400944:	2300      	movs	r3, #0
  400946:	6623      	str	r3, [r4, #96]	; 0x60
            ahrs->magneticRejectionTimeout = true;
  400948:	2301      	movs	r3, #1
  40094a:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
  40094e:	e7d3      	b.n	4008f8 <FusionAhrsUpdate+0x288>
  400950:	00000000 	.word	0x00000000
  400954:	5f1f1412 	.word	0x5f1f1412
  400958:	3f36d312 	.word	0x3f36d312
  40095c:	3fd851ff 	.word	0x3fd851ff
  400960:	00400409 	.word	0x00400409
  400964:	00400cb9 	.word	0x00400cb9
  400968:	00400559 	.word	0x00400559
                    .x = Q.x * Q.y + Q.w * Q.z,
  40096c:	edd4 6a06 	vldr	s13, [r4, #24]
  400970:	edd4 7a07 	vldr	s15, [r4, #28]
  400974:	edd4 4a05 	vldr	s9, [r4, #20]
  400978:	ed94 6a08 	vldr	s12, [r4, #32]
  40097c:	ee26 4aa7 	vmul.f32	s8, s13, s15
  400980:	ee24 7a86 	vmul.f32	s14, s9, s12
  400984:	ee34 4a07 	vadd.f32	s8, s8, s14
                    .y = Q.w * Q.w - 0.5f + Q.y * Q.y,
  400988:	ee64 5aa4 	vmul.f32	s11, s9, s9
  40098c:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
  400990:	ee75 5ae3 	vsub.f32	s11, s11, s7
  400994:	ee67 3aa7 	vmul.f32	s7, s15, s15
  400998:	ee75 3aa3 	vadd.f32	s7, s11, s7
                    .z = Q.y * Q.z - Q.w * Q.x,
  40099c:	ee67 7a86 	vmul.f32	s15, s15, s12
  4009a0:	ee66 6aa4 	vmul.f32	s13, s13, s9
  4009a4:	ee77 4ae6 	vsub.f32	s9, s15, s13
            .x = A.y * B.z - A.z * B.y,
  4009a8:	ee2a 6aab 	vmul.f32	s12, s21, s23
  4009ac:	ee6c 7a8a 	vmul.f32	s15, s25, s20
  4009b0:	ee36 6a67 	vsub.f32	s12, s12, s15
            .y = A.z * B.x - A.x * B.z,
  4009b4:	ee2c 7a0a 	vmul.f32	s14, s24, s20
  4009b8:	ee6b ba2b 	vmul.f32	s23, s22, s23
  4009bc:	ee37 7a6b 	vsub.f32	s14, s14, s23
            .z = A.x * B.y - A.y * B.x,
  4009c0:	ee6b 7a2c 	vmul.f32	s15, s22, s25
  4009c4:	ee6a 6a8c 	vmul.f32	s13, s21, s24
  4009c8:	ee77 6ae6 	vsub.f32	s13, s15, s13
            .x = vectorA.axis.x * vectorB.axis.x,
  4009cc:	ee26 5a06 	vmul.f32	s10, s12, s12
            .y = vectorA.axis.y * vectorB.axis.y,
  4009d0:	ee67 7a07 	vmul.f32	s15, s14, s14
    return vector.axis.x + vector.axis.y + vector.axis.z;
  4009d4:	ee35 5a27 	vadd.f32	s10, s10, s15
            .z = vectorA.axis.z * vectorB.axis.z,
  4009d8:	ee66 7aa6 	vmul.f32	s15, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  4009dc:	ee35 5a27 	vadd.f32	s10, s10, s15
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  4009e0:	4b99      	ldr	r3, [pc, #612]	; (400c48 <FusionAhrsUpdate+0x5d8>)
  4009e2:	ee15 2a10 	vmov	r2, s10
  4009e6:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  4009ea:	ee05 3a90 	vmov	s11, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  4009ee:	eddf 7a97 	vldr	s15, [pc, #604]	; 400c4c <FusionAhrsUpdate+0x5dc>
  4009f2:	ee25 5a27 	vmul.f32	s10, s10, s15
  4009f6:	ee25 5a25 	vmul.f32	s10, s10, s11
  4009fa:	ee25 5a25 	vmul.f32	s10, s10, s11
  4009fe:	eddf 7a94 	vldr	s15, [pc, #592]	; 400c50 <FusionAhrsUpdate+0x5e0>
  400a02:	ee77 7ac5 	vsub.f32	s15, s15, s10
  400a06:	ee67 7aa5 	vmul.f32	s15, s15, s11
            .x = vector.axis.x * scalar,
  400a0a:	ee67 5a86 	vmul.f32	s11, s15, s12
            .y = vector.axis.y * scalar,
  400a0e:	ee27 7a87 	vmul.f32	s14, s15, s14
            .z = vector.axis.z * scalar,
  400a12:	ee67 7aa6 	vmul.f32	s15, s15, s13
            .x = A.y * B.z - A.z * B.y,
  400a16:	ee27 6a24 	vmul.f32	s12, s14, s9
  400a1a:	ee67 6aa3 	vmul.f32	s13, s15, s7
  400a1e:	ee36 6a66 	vsub.f32	s12, s12, s13
            .y = A.z * B.x - A.x * B.z,
  400a22:	ee67 7a84 	vmul.f32	s15, s15, s8
  400a26:	ee65 6aa4 	vmul.f32	s13, s11, s9
  400a2a:	ee77 6ae6 	vsub.f32	s13, s15, s13
            .z = A.x * B.y - A.y * B.x,
  400a2e:	ee65 5aa3 	vmul.f32	s11, s11, s7
  400a32:	ee27 7a04 	vmul.f32	s14, s14, s8
  400a36:	ee75 5ac7 	vsub.f32	s11, s11, s14
        ahrs->halfMagnetometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(FusionVectorCrossProduct(halfGravity, magnetometer)), halfMagnetic);
  400a3a:	ed84 6a12 	vstr	s12, [r4, #72]	; 0x48
  400a3e:	edc4 6a13 	vstr	s13, [r4, #76]	; 0x4c
  400a42:	edc4 5a14 	vstr	s11, [r4, #80]	; 0x50
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfMagnetometerFeedback) <= ahrs->settings.magneticRejection)) {
  400a46:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  400a4a:	b97b      	cbnz	r3, 400a6c <FusionAhrsUpdate+0x3fc>
            .x = vectorA.axis.x * vectorB.axis.x,
  400a4c:	ee66 7a06 	vmul.f32	s15, s12, s12
            .y = vectorA.axis.y * vectorB.axis.y,
  400a50:	ee26 7aa6 	vmul.f32	s14, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400a54:	ee77 7a87 	vadd.f32	s15, s15, s14
  400a58:	ee45 7aa5 	vmla.f32	s15, s11, s11
  400a5c:	ed94 7a03 	vldr	s14, [r4, #12]
  400a60:	eef4 7ac7 	vcmpe.f32	s15, s14
  400a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400a68:	f200 80e3 	bhi.w	400c32 <FusionAhrsUpdate+0x5c2>
            ahrs->magnetometerIgnored = false;
  400a6c:	2300      	movs	r3, #0
  400a6e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
            ahrs->magneticRejectionTimer -= ahrs->magneticRejectionTimer >= 10 ? 10 : 0;
  400a72:	6e23      	ldr	r3, [r4, #96]	; 0x60
  400a74:	2b09      	cmp	r3, #9
  400a76:	bf8c      	ite	hi
  400a78:	220a      	movhi	r2, #10
  400a7a:	2200      	movls	r2, #0
  400a7c:	1a9b      	subs	r3, r3, r2
  400a7e:	6623      	str	r3, [r4, #96]	; 0x60
    const FusionVector adjustedHalfGyroscope = FusionVectorAdd(halfGyroscope, FusionVectorMultiplyScalar(FusionVectorAdd(halfAccelerometerFeedback, halfMagnetometerFeedback), ahrs->rampedGain));
  400a80:	edd4 7a0d 	vldr	s15, [r4, #52]	; 0x34
            .x = vectorA.axis.x + vectorB.axis.x,
  400a84:	ee36 7a29 	vadd.f32	s14, s12, s19
            .x = vector.axis.x * scalar,
  400a88:	ee27 7a27 	vmul.f32	s14, s14, s15
  400a8c:	ed9f 5a71 	vldr	s10, [pc, #452]	; 400c54 <FusionAhrsUpdate+0x5e4>
  400a90:	ed9d 6a05 	vldr	s12, [sp, #20]
  400a94:	ee26 6a05 	vmul.f32	s12, s12, s10
            .x = vectorA.axis.x + vectorB.axis.x,
  400a98:	ee37 7a06 	vadd.f32	s14, s14, s12
            .x = vector.axis.x * scalar,
  400a9c:	ee27 7a09 	vmul.f32	s14, s14, s18
            .y = vectorA.axis.y + vectorB.axis.y,
  400aa0:	ee78 6aa6 	vadd.f32	s13, s17, s13
            .y = vector.axis.y * scalar,
  400aa4:	ee66 6aa7 	vmul.f32	s13, s13, s15
  400aa8:	eddd 8a06 	vldr	s17, [sp, #24]
  400aac:	ee68 8a85 	vmul.f32	s17, s17, s10
            .y = vectorA.axis.y + vectorB.axis.y,
  400ab0:	ee76 6aa8 	vadd.f32	s13, s13, s17
            .y = vector.axis.y * scalar,
  400ab4:	ee66 6a89 	vmul.f32	s13, s13, s18
            .z = vectorA.axis.z + vectorB.axis.z,
  400ab8:	ee38 8a25 	vadd.f32	s16, s16, s11
            .z = vector.axis.z * scalar,
  400abc:	ee28 8a27 	vmul.f32	s16, s16, s15
  400ac0:	eddd 7a07 	vldr	s15, [sp, #28]
  400ac4:	ee67 7a85 	vmul.f32	s15, s15, s10
            .z = vectorA.axis.z + vectorB.axis.z,
  400ac8:	ee38 8a27 	vadd.f32	s16, s16, s15
            .z = vector.axis.z * scalar,
  400acc:	ee68 7a09 	vmul.f32	s15, s16, s18
  400ad0:	ed94 3a05 	vldr	s6, [r4, #20]
  400ad4:	edd4 3a06 	vldr	s7, [r4, #24]
  400ad8:	ed94 4a07 	vldr	s8, [r4, #28]
  400adc:	ed94 5a08 	vldr	s10, [r4, #32]
 */
static inline FusionQuaternion FusionQuaternionMultiplyVector(const FusionQuaternion quaternion, const FusionVector vector) {
#define Q quaternion.element
#define V vector.axis
    const FusionQuaternion result = {.element = {
            .w = -Q.x * V.x - Q.y * V.y - Q.z * V.z,
  400ae0:	ee63 5ac7 	vnmul.f32	s11, s7, s14
  400ae4:	ee26 6a84 	vmul.f32	s12, s13, s8
  400ae8:	ee75 5ac6 	vsub.f32	s11, s11, s12
  400aec:	ee27 6a85 	vmul.f32	s12, s15, s10
  400af0:	ee75 5ac6 	vsub.f32	s11, s11, s12
            .w = quaternionA.element.w + quaternionB.element.w,
  400af4:	ee75 5a83 	vadd.f32	s11, s11, s6
            .x = Q.w * V.x + Q.y * V.z - Q.z * V.y,
  400af8:	ee67 4a03 	vmul.f32	s9, s14, s6
  400afc:	ee27 6a84 	vmul.f32	s12, s15, s8
  400b00:	ee74 4a86 	vadd.f32	s9, s9, s12
  400b04:	ee26 6a85 	vmul.f32	s12, s13, s10
  400b08:	ee74 4ac6 	vsub.f32	s9, s9, s12
            .x = quaternionA.element.x + quaternionB.element.x,
  400b0c:	ee74 4aa3 	vadd.f32	s9, s9, s7
            .y = Q.w * V.y - Q.x * V.z + Q.z * V.x,
  400b10:	ee26 6a83 	vmul.f32	s12, s13, s6
  400b14:	ee67 2aa3 	vmul.f32	s5, s15, s7
  400b18:	ee36 6a62 	vsub.f32	s12, s12, s5
  400b1c:	ee67 2a05 	vmul.f32	s5, s14, s10
  400b20:	ee36 6a22 	vadd.f32	s12, s12, s5
            .y = quaternionA.element.y + quaternionB.element.y,
  400b24:	ee36 6a04 	vadd.f32	s12, s12, s8
            .z = Q.w * V.z + Q.x * V.y - Q.y * V.x,
  400b28:	ee67 7a83 	vmul.f32	s15, s15, s6
  400b2c:	ee66 6aa3 	vmul.f32	s13, s13, s7
  400b30:	ee77 7aa6 	vadd.f32	s15, s15, s13
  400b34:	ee27 7a04 	vmul.f32	s14, s14, s8
  400b38:	ee77 7ac7 	vsub.f32	s15, s15, s14
            .z = quaternionA.element.z + quaternionB.element.z,
  400b3c:	ee77 7a85 	vadd.f32	s15, s15, s10
static inline FusionQuaternion FusionQuaternionNormalise(const FusionQuaternion quaternion) {
#define Q quaternion.element
#ifdef FUSION_USE_NORMAL_SQRT
    const float magnitudeReciprocal = 1.0f / sqrtf(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
#else
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
  400b40:	ee25 7aa5 	vmul.f32	s14, s11, s11
  400b44:	ee64 6aa4 	vmul.f32	s13, s9, s9
  400b48:	ee37 7a26 	vadd.f32	s14, s14, s13
  400b4c:	ee66 6a06 	vmul.f32	s13, s12, s12
  400b50:	ee37 7a26 	vadd.f32	s14, s14, s13
  400b54:	ee67 6aa7 	vmul.f32	s13, s15, s15
  400b58:	ee37 7a26 	vadd.f32	s14, s14, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400b5c:	4b3a      	ldr	r3, [pc, #232]	; (400c48 <FusionAhrsUpdate+0x5d8>)
  400b5e:	ee17 2a10 	vmov	r2, s14
  400b62:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400b66:	ee05 3a10 	vmov	s10, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400b6a:	eddf 6a38 	vldr	s13, [pc, #224]	; 400c4c <FusionAhrsUpdate+0x5dc>
  400b6e:	ee27 7a26 	vmul.f32	s14, s14, s13
  400b72:	ee27 7a05 	vmul.f32	s14, s14, s10
  400b76:	ee27 7a05 	vmul.f32	s14, s14, s10
  400b7a:	eddf 6a35 	vldr	s13, [pc, #212]	; 400c50 <FusionAhrsUpdate+0x5e0>
  400b7e:	ee36 7ac7 	vsub.f32	s14, s13, s14
  400b82:	ee27 7a05 	vmul.f32	s14, s14, s10
#endif
    const FusionQuaternion result = {.element = {
            .w = Q.w * magnitudeReciprocal,
  400b86:	ee67 5a25 	vmul.f32	s11, s14, s11
    ahrs->quaternion = FusionQuaternionNormalise(ahrs->quaternion);
  400b8a:	edc4 5a05 	vstr	s11, [r4, #20]
            .x = Q.x * magnitudeReciprocal,
  400b8e:	ee67 6a24 	vmul.f32	s13, s14, s9
  400b92:	edc4 6a06 	vstr	s13, [r4, #24]
            .y = Q.y * magnitudeReciprocal,
  400b96:	ee27 6a06 	vmul.f32	s12, s14, s12
  400b9a:	ed84 6a07 	vstr	s12, [r4, #28]
            .z = Q.z * magnitudeReciprocal,
  400b9e:	ee27 7a27 	vmul.f32	s14, s14, s15
  400ba2:	ed84 7a08 	vstr	s14, [r4, #32]
}
  400ba6:	b010      	add	sp, #64	; 0x40
  400ba8:	ecbd 8b0a 	vpop	{d8-d12}
  400bac:	bd70      	pop	{r4, r5, r6, pc}
                    .x = 0.5f - Q.w * Q.w - Q.x * Q.x,
  400bae:	edd4 6a05 	vldr	s13, [r4, #20]
  400bb2:	edd4 7a06 	vldr	s15, [r4, #24]
  400bb6:	ee26 4aa6 	vmul.f32	s8, s13, s13
  400bba:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  400bbe:	ee37 7a44 	vsub.f32	s14, s14, s8
  400bc2:	ee27 4aa7 	vmul.f32	s8, s15, s15
  400bc6:	ee37 4a44 	vsub.f32	s8, s14, s8
                    .y = Q.w * Q.z - Q.x * Q.y,
  400bca:	edd4 4a08 	vldr	s9, [r4, #32]
  400bce:	ed94 5a07 	vldr	s10, [r4, #28]
  400bd2:	ee66 5aa4 	vmul.f32	s11, s13, s9
  400bd6:	ee27 7a85 	vmul.f32	s14, s15, s10
  400bda:	ee75 3ac7 	vsub.f32	s7, s11, s14
                    .z = -1.0f * (Q.x * Q.z + Q.w * Q.y),
  400bde:	ee67 4aa4 	vmul.f32	s9, s15, s9
  400be2:	ee66 6a85 	vmul.f32	s13, s13, s10
  400be6:	ee74 4aa6 	vadd.f32	s9, s9, s13
  400bea:	eef1 4a64 	vneg.f32	s9, s9
  400bee:	e6db      	b.n	4009a8 <FusionAhrsUpdate+0x338>
                    .x = -1.0f * (Q.x * Q.y + Q.w * Q.z),
  400bf0:	edd4 6a06 	vldr	s13, [r4, #24]
  400bf4:	edd4 7a07 	vldr	s15, [r4, #28]
  400bf8:	edd4 4a05 	vldr	s9, [r4, #20]
  400bfc:	ed94 6a08 	vldr	s12, [r4, #32]
  400c00:	ee26 7aa7 	vmul.f32	s14, s13, s15
  400c04:	ee24 4a86 	vmul.f32	s8, s9, s12
  400c08:	ee37 7a04 	vadd.f32	s14, s14, s8
  400c0c:	eeb1 4a47 	vneg.f32	s8, s14
                    .y = 0.5f - Q.w * Q.w - Q.y * Q.y,
  400c10:	ee64 3aa4 	vmul.f32	s7, s9, s9
  400c14:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
  400c18:	ee75 5ae3 	vsub.f32	s11, s11, s7
  400c1c:	ee67 3aa7 	vmul.f32	s7, s15, s15
  400c20:	ee75 3ae3 	vsub.f32	s7, s11, s7
                    .z = Q.w * Q.x - Q.y * Q.z,
  400c24:	ee66 6aa4 	vmul.f32	s13, s13, s9
  400c28:	ee67 7a86 	vmul.f32	s15, s15, s12
  400c2c:	ee76 4ae7 	vsub.f32	s9, s13, s15
  400c30:	e6ba      	b.n	4009a8 <FusionAhrsUpdate+0x338>
            ahrs->magneticRejectionTimer++;
  400c32:	6e23      	ldr	r3, [r4, #96]	; 0x60
  400c34:	3301      	adds	r3, #1
  400c36:	6623      	str	r3, [r4, #96]	; 0x60
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  400c38:	eddf 5a07 	vldr	s11, [pc, #28]	; 400c58 <FusionAhrsUpdate+0x5e8>
  400c3c:	eef0 6a65 	vmov.f32	s13, s11
  400c40:	eeb0 6a65 	vmov.f32	s12, s11
  400c44:	e71c      	b.n	400a80 <FusionAhrsUpdate+0x410>
  400c46:	bf00      	nop
  400c48:	5f1f1412 	.word	0x5f1f1412
  400c4c:	3f36d312 	.word	0x3f36d312
  400c50:	3fd851ff 	.word	0x3fd851ff
  400c54:	3c0efa35 	.word	0x3c0efa35
  400c58:	00000000 	.word	0x00000000

00400c5c <FusionAhrsUpdateNoMagnetometer>:
void FusionAhrsUpdateNoMagnetometer(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const float deltaTime) {
  400c5c:	b530      	push	{r4, r5, lr}
  400c5e:	b091      	sub	sp, #68	; 0x44
  400c60:	4605      	mov	r5, r0
  400c62:	ac09      	add	r4, sp, #36	; 0x24
  400c64:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    FusionAhrsUpdate(ahrs, gyroscope, accelerometer, FUSION_VECTOR_ZERO, deltaTime);
  400c68:	2300      	movs	r3, #0
  400c6a:	930d      	str	r3, [sp, #52]	; 0x34
  400c6c:	930e      	str	r3, [sp, #56]	; 0x38
  400c6e:	930f      	str	r3, [sp, #60]	; 0x3c
  400c70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  400c72:	9306      	str	r3, [sp, #24]
  400c74:	ab03      	add	r3, sp, #12
  400c76:	aa10      	add	r2, sp, #64	; 0x40
  400c78:	e912 0007 	ldmdb	r2, {r0, r1, r2}
  400c7c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  400c80:	ab14      	add	r3, sp, #80	; 0x50
  400c82:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  400c86:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  400c8a:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
  400c8e:	4628      	mov	r0, r5
  400c90:	4c07      	ldr	r4, [pc, #28]	; (400cb0 <FusionAhrsUpdateNoMagnetometer+0x54>)
  400c92:	47a0      	blx	r4
    if ((ahrs->initialising == true) && (ahrs->accelerationRejectionTimeout == false)) {
  400c94:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
  400c98:	b113      	cbz	r3, 400ca0 <FusionAhrsUpdateNoMagnetometer+0x44>
  400c9a:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
  400c9e:	b10b      	cbz	r3, 400ca4 <FusionAhrsUpdateNoMagnetometer+0x48>
}
  400ca0:	b011      	add	sp, #68	; 0x44
  400ca2:	bd30      	pop	{r4, r5, pc}
        FusionAhrsSetHeading(ahrs, 0.0f);
  400ca4:	2100      	movs	r1, #0
  400ca6:	4628      	mov	r0, r5
  400ca8:	4b02      	ldr	r3, [pc, #8]	; (400cb4 <FusionAhrsUpdateNoMagnetometer+0x58>)
  400caa:	4798      	blx	r3
}
  400cac:	e7f8      	b.n	400ca0 <FusionAhrsUpdateNoMagnetometer+0x44>
  400cae:	bf00      	nop
  400cb0:	00400671 	.word	0x00400671
  400cb4:	00400559 	.word	0x00400559

00400cb8 <FusionCompassCalculateHeading>:
 * @param convention Earth axes convention.
 * @param accelerometer Accelerometer measurement in any calibrated units.
 * @param magnetometer Magnetometer measurement in any calibrated units.
 * @return Heading angle in degrees.
 */
float FusionCompassCalculateHeading(const FusionConvention convention, const FusionVector accelerometer, const FusionVector magnetometer) {
  400cb8:	b500      	push	{lr}
  400cba:	b085      	sub	sp, #20
  400cbc:	f10d 0e10 	add.w	lr, sp, #16
  400cc0:	e90e 000e 	stmdb	lr, {r1, r2, r3}
  400cc4:	eddd 4a01 	vldr	s9, [sp, #4]
  400cc8:	eddd 7a02 	vldr	s15, [sp, #8]
  400ccc:	ed9d 7a03 	vldr	s14, [sp, #12]
  400cd0:	ed9d 5a06 	vldr	s10, [sp, #24]
  400cd4:	eddd 5a07 	vldr	s11, [sp, #28]
  400cd8:	ed9d 4a08 	vldr	s8, [sp, #32]
    switch (convention) {
  400cdc:	2801      	cmp	r0, #1
  400cde:	d07c      	beq.n	400dda <FusionCompassCalculateHeading+0x122>
  400ce0:	b128      	cbz	r0, 400cee <FusionCompassCalculateHeading+0x36>
  400ce2:	2802      	cmp	r0, #2
  400ce4:	f000 80ed 	beq.w	400ec2 <FusionCompassCalculateHeading+0x20a>
            const FusionVector west = FusionVectorNormalise(FusionVectorCrossProduct(up, magnetometer));
            const FusionVector north = FusionVectorNormalise(FusionVectorCrossProduct(west, up));
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
        }
    }
	return 0; // avoid compiler warning
  400ce8:	eddf 7ab2 	vldr	s15, [pc, #712]	; 400fb4 <FusionCompassCalculateHeading+0x2fc>
  400cec:	e070      	b.n	400dd0 <FusionCompassCalculateHeading+0x118>
            .x = A.y * B.z - A.z * B.y,
  400cee:	ee67 3a84 	vmul.f32	s7, s15, s8
  400cf2:	ee67 6a25 	vmul.f32	s13, s14, s11
  400cf6:	ee73 3ae6 	vsub.f32	s7, s7, s13
            .y = A.z * B.x - A.x * B.z,
  400cfa:	ee67 6a05 	vmul.f32	s13, s14, s10
  400cfe:	ee24 4a84 	vmul.f32	s8, s9, s8
  400d02:	ee36 4ac4 	vsub.f32	s8, s13, s8
            .z = A.x * B.y - A.y * B.x,
  400d06:	ee24 6aa5 	vmul.f32	s12, s9, s11
  400d0a:	ee27 5a85 	vmul.f32	s10, s15, s10
  400d0e:	ee36 5a45 	vsub.f32	s10, s12, s10
            .x = vectorA.axis.x * vectorB.axis.x,
  400d12:	ee63 5aa3 	vmul.f32	s11, s7, s7
            .y = vectorA.axis.y * vectorB.axis.y,
  400d16:	ee64 6a04 	vmul.f32	s13, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400d1a:	ee75 5aa6 	vadd.f32	s11, s11, s13
            .z = vectorA.axis.z * vectorB.axis.z,
  400d1e:	ee65 6a05 	vmul.f32	s13, s10, s10
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400d22:	ee75 5aa6 	vadd.f32	s11, s11, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400d26:	4ba4      	ldr	r3, [pc, #656]	; (400fb8 <FusionCompassCalculateHeading+0x300>)
  400d28:	ee15 2a90 	vmov	r2, s11
  400d2c:	eba3 0262 	sub.w	r2, r3, r2, asr #1
  400d30:	ee06 2a10 	vmov	s12, r2
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400d34:	eddf 2aa1 	vldr	s5, [pc, #644]	; 400fbc <FusionCompassCalculateHeading+0x304>
  400d38:	ee65 5aa2 	vmul.f32	s11, s11, s5
  400d3c:	ee65 5a86 	vmul.f32	s11, s11, s12
  400d40:	ee65 5a86 	vmul.f32	s11, s11, s12
  400d44:	ed9f 3a9e 	vldr	s6, [pc, #632]	; 400fc0 <FusionCompassCalculateHeading+0x308>
  400d48:	ee73 5a65 	vsub.f32	s11, s6, s11
  400d4c:	ee25 6a86 	vmul.f32	s12, s11, s12
            .x = vector.axis.x * scalar,
  400d50:	ee66 5a23 	vmul.f32	s11, s12, s7
            .y = vector.axis.y * scalar,
  400d54:	ee26 4a04 	vmul.f32	s8, s12, s8
            .z = vector.axis.z * scalar,
  400d58:	ee26 6a05 	vmul.f32	s12, s12, s10
            .x = A.y * B.z - A.z * B.y,
  400d5c:	ee24 5a07 	vmul.f32	s10, s8, s14
  400d60:	ee66 6a27 	vmul.f32	s13, s12, s15
  400d64:	ee35 5a66 	vsub.f32	s10, s10, s13
            .y = A.z * B.x - A.x * B.z,
  400d68:	ee26 6a24 	vmul.f32	s12, s12, s9
  400d6c:	ee25 7a87 	vmul.f32	s14, s11, s14
  400d70:	ee36 6a47 	vsub.f32	s12, s12, s14
            .z = A.x * B.y - A.y * B.x,
  400d74:	ee65 7aa7 	vmul.f32	s15, s11, s15
  400d78:	ee24 4a24 	vmul.f32	s8, s8, s9
  400d7c:	ee37 4ac4 	vsub.f32	s8, s15, s8
            .x = vectorA.axis.x * vectorB.axis.x,
  400d80:	ee25 7a05 	vmul.f32	s14, s10, s10
            .y = vectorA.axis.y * vectorB.axis.y,
  400d84:	ee26 6a06 	vmul.f32	s12, s12, s12
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400d88:	ee37 6a06 	vadd.f32	s12, s14, s12
            .z = vectorA.axis.z * vectorB.axis.z,
  400d8c:	ee24 4a04 	vmul.f32	s8, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400d90:	ee36 6a04 	vadd.f32	s12, s12, s8
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400d94:	ee16 2a10 	vmov	r2, s12
  400d98:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400d9c:	ee07 3a90 	vmov	s15, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400da0:	ee26 6a22 	vmul.f32	s12, s12, s5
  400da4:	ee26 6a27 	vmul.f32	s12, s12, s15
  400da8:	ee26 6a27 	vmul.f32	s12, s12, s15
  400dac:	ee33 6a46 	vsub.f32	s12, s6, s12
  400db0:	ee26 6a27 	vmul.f32	s12, s12, s15
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
  400db4:	ee66 7a05 	vmul.f32	s15, s12, s10
  400db8:	ee17 1a90 	vmov	r1, s15
  400dbc:	ee15 0a90 	vmov	r0, s11
  400dc0:	4b80      	ldr	r3, [pc, #512]	; (400fc4 <FusionCompassCalculateHeading+0x30c>)
  400dc2:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  400dc4:	eddf 7a80 	vldr	s15, [pc, #512]	; 400fc8 <FusionCompassCalculateHeading+0x310>
  400dc8:	ee07 0a10 	vmov	s14, r0
  400dcc:	ee67 7a27 	vmul.f32	s15, s14, s15
}
  400dd0:	ee17 0a90 	vmov	r0, s15
  400dd4:	b005      	add	sp, #20
  400dd6:	f85d fb04 	ldr.w	pc, [sp], #4
            .x = A.y * B.z - A.z * B.y,
  400dda:	ee67 3a84 	vmul.f32	s7, s15, s8
  400dde:	ee67 6a25 	vmul.f32	s13, s14, s11
  400de2:	ee73 3ae6 	vsub.f32	s7, s7, s13
            .y = A.z * B.x - A.x * B.z,
  400de6:	ee67 6a05 	vmul.f32	s13, s14, s10
  400dea:	ee24 4a84 	vmul.f32	s8, s9, s8
  400dee:	ee36 4ac4 	vsub.f32	s8, s13, s8
            .z = A.x * B.y - A.y * B.x,
  400df2:	ee64 5aa5 	vmul.f32	s11, s9, s11
  400df6:	ee67 6a85 	vmul.f32	s13, s15, s10
  400dfa:	ee75 5ae6 	vsub.f32	s11, s11, s13
            .x = vectorA.axis.x * vectorB.axis.x,
  400dfe:	ee23 6aa3 	vmul.f32	s12, s7, s7
            .y = vectorA.axis.y * vectorB.axis.y,
  400e02:	ee64 6a04 	vmul.f32	s13, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400e06:	ee36 6a26 	vadd.f32	s12, s12, s13
            .z = vectorA.axis.z * vectorB.axis.z,
  400e0a:	ee65 6aa5 	vmul.f32	s13, s11, s11
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400e0e:	ee36 6a26 	vadd.f32	s12, s12, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400e12:	4b69      	ldr	r3, [pc, #420]	; (400fb8 <FusionCompassCalculateHeading+0x300>)
  400e14:	ee16 2a10 	vmov	r2, s12
  400e18:	eba3 0262 	sub.w	r2, r3, r2, asr #1
  400e1c:	ee06 2a90 	vmov	s13, r2
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400e20:	eddf 2a66 	vldr	s5, [pc, #408]	; 400fbc <FusionCompassCalculateHeading+0x304>
  400e24:	ee26 6a22 	vmul.f32	s12, s12, s5
  400e28:	ee26 6a26 	vmul.f32	s12, s12, s13
  400e2c:	ee26 6a26 	vmul.f32	s12, s12, s13
  400e30:	ed9f 3a63 	vldr	s6, [pc, #396]	; 400fc0 <FusionCompassCalculateHeading+0x308>
  400e34:	ee33 6a46 	vsub.f32	s12, s6, s12
  400e38:	ee66 6a26 	vmul.f32	s13, s12, s13
            .x = vector.axis.x * scalar,
  400e3c:	ee26 5aa3 	vmul.f32	s10, s13, s7
            .y = vector.axis.y * scalar,
  400e40:	ee26 4a84 	vmul.f32	s8, s13, s8
            .z = vector.axis.z * scalar,
  400e44:	ee66 6aa5 	vmul.f32	s13, s13, s11
            .x = A.y * B.z - A.z * B.y,
  400e48:	ee64 5a07 	vmul.f32	s11, s8, s14
  400e4c:	ee26 6aa7 	vmul.f32	s12, s13, s15
  400e50:	ee75 5ac6 	vsub.f32	s11, s11, s12
            .y = A.z * B.x - A.x * B.z,
  400e54:	ee66 6aa4 	vmul.f32	s13, s13, s9
  400e58:	ee25 7a07 	vmul.f32	s14, s10, s14
  400e5c:	ee76 6ac7 	vsub.f32	s13, s13, s14
            .z = A.x * B.y - A.y * B.x,
  400e60:	ee65 7a27 	vmul.f32	s15, s10, s15
  400e64:	ee24 4a24 	vmul.f32	s8, s8, s9
  400e68:	ee37 4ac4 	vsub.f32	s8, s15, s8
            .x = vectorA.axis.x * vectorB.axis.x,
  400e6c:	ee25 7aa5 	vmul.f32	s14, s11, s11
            .y = vectorA.axis.y * vectorB.axis.y,
  400e70:	ee66 6aa6 	vmul.f32	s13, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400e74:	ee77 6a26 	vadd.f32	s13, s14, s13
            .z = vectorA.axis.z * vectorB.axis.z,
  400e78:	ee24 4a04 	vmul.f32	s8, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400e7c:	ee76 6a84 	vadd.f32	s13, s13, s8
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400e80:	ee16 2a90 	vmov	r2, s13
  400e84:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400e88:	ee07 3a90 	vmov	s15, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400e8c:	ee66 6aa2 	vmul.f32	s13, s13, s5
  400e90:	ee66 6aa7 	vmul.f32	s13, s13, s15
  400e94:	ee66 6aa7 	vmul.f32	s13, s13, s15
  400e98:	ee73 6a66 	vsub.f32	s13, s6, s13
  400e9c:	ee66 6aa7 	vmul.f32	s13, s13, s15
            return FusionRadiansToDegrees(atan2f(north.axis.x, east.axis.x));
  400ea0:	eef1 7a45 	vneg.f32	s15, s10
  400ea4:	ee17 1a90 	vmov	r1, s15
  400ea8:	ee66 7aa5 	vmul.f32	s15, s13, s11
  400eac:	ee17 0a90 	vmov	r0, s15
  400eb0:	4b44      	ldr	r3, [pc, #272]	; (400fc4 <FusionCompassCalculateHeading+0x30c>)
  400eb2:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  400eb4:	eddf 7a44 	vldr	s15, [pc, #272]	; 400fc8 <FusionCompassCalculateHeading+0x310>
  400eb8:	ee07 0a10 	vmov	s14, r0
  400ebc:	ee67 7a27 	vmul.f32	s15, s14, s15
  400ec0:	e786      	b.n	400dd0 <FusionCompassCalculateHeading+0x118>
            .x = vector.axis.x * scalar,
  400ec2:	eef1 4a64 	vneg.f32	s9, s9
            .y = vector.axis.y * scalar,
  400ec6:	eef1 7a67 	vneg.f32	s15, s15
            .z = vector.axis.z * scalar,
  400eca:	eeb1 6a47 	vneg.f32	s12, s14
            .x = A.y * B.z - A.z * B.y,
  400ece:	ee27 3a84 	vmul.f32	s6, s15, s8
  400ed2:	ee26 7a25 	vmul.f32	s14, s12, s11
  400ed6:	ee33 3a47 	vsub.f32	s6, s6, s14
            .y = A.z * B.x - A.x * B.z,
  400eda:	ee66 3a05 	vmul.f32	s7, s12, s10
  400ede:	ee24 4a84 	vmul.f32	s8, s9, s8
  400ee2:	ee33 4ac4 	vsub.f32	s8, s7, s8
            .z = A.x * B.y - A.y * B.x,
  400ee6:	ee64 5aa5 	vmul.f32	s11, s9, s11
  400eea:	ee27 5a85 	vmul.f32	s10, s15, s10
  400eee:	ee75 5ac5 	vsub.f32	s11, s11, s10
            .x = vectorA.axis.x * vectorB.axis.x,
  400ef2:	ee63 6a03 	vmul.f32	s13, s6, s6
            .y = vectorA.axis.y * vectorB.axis.y,
  400ef6:	ee24 7a04 	vmul.f32	s14, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400efa:	ee76 6a87 	vadd.f32	s13, s13, s14
            .z = vectorA.axis.z * vectorB.axis.z,
  400efe:	ee25 7aa5 	vmul.f32	s14, s11, s11
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400f02:	ee76 6a87 	vadd.f32	s13, s13, s14
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400f06:	4b2c      	ldr	r3, [pc, #176]	; (400fb8 <FusionCompassCalculateHeading+0x300>)
  400f08:	ee16 2a90 	vmov	r2, s13
  400f0c:	eba3 0262 	sub.w	r2, r3, r2, asr #1
  400f10:	ee07 2a10 	vmov	s14, r2
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400f14:	eddf 2a29 	vldr	s5, [pc, #164]	; 400fbc <FusionCompassCalculateHeading+0x304>
  400f18:	ee66 6aa2 	vmul.f32	s13, s13, s5
  400f1c:	ee66 6a87 	vmul.f32	s13, s13, s14
  400f20:	ee66 6a87 	vmul.f32	s13, s13, s14
  400f24:	eddf 3a26 	vldr	s7, [pc, #152]	; 400fc0 <FusionCompassCalculateHeading+0x308>
  400f28:	ee73 6ae6 	vsub.f32	s13, s7, s13
  400f2c:	ee26 7a87 	vmul.f32	s14, s13, s14
            .x = vector.axis.x * scalar,
  400f30:	ee27 5a03 	vmul.f32	s10, s14, s6
            .y = vector.axis.y * scalar,
  400f34:	ee27 4a04 	vmul.f32	s8, s14, s8
            .z = vector.axis.z * scalar,
  400f38:	ee27 7a25 	vmul.f32	s14, s14, s11
            .x = A.y * B.z - A.z * B.y,
  400f3c:	ee64 5a06 	vmul.f32	s11, s8, s12
  400f40:	ee67 6a27 	vmul.f32	s13, s14, s15
  400f44:	ee75 5ae6 	vsub.f32	s11, s11, s13
            .y = A.z * B.x - A.x * B.z,
  400f48:	ee27 7a24 	vmul.f32	s14, s14, s9
  400f4c:	ee25 6a06 	vmul.f32	s12, s10, s12
  400f50:	ee37 7a46 	vsub.f32	s14, s14, s12
            .z = A.x * B.y - A.y * B.x,
  400f54:	ee65 7a27 	vmul.f32	s15, s10, s15
  400f58:	ee24 4a24 	vmul.f32	s8, s8, s9
  400f5c:	ee77 7ac4 	vsub.f32	s15, s15, s8
            .x = vectorA.axis.x * vectorB.axis.x,
  400f60:	ee65 6aa5 	vmul.f32	s13, s11, s11
            .y = vectorA.axis.y * vectorB.axis.y,
  400f64:	ee27 7a07 	vmul.f32	s14, s14, s14
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400f68:	ee36 7a87 	vadd.f32	s14, s13, s14
            .z = vectorA.axis.z * vectorB.axis.z,
  400f6c:	ee67 7aa7 	vmul.f32	s15, s15, s15
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400f70:	ee37 7a27 	vadd.f32	s14, s14, s15
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400f74:	ee17 2a10 	vmov	r2, s14
  400f78:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400f7c:	ee07 3a90 	vmov	s15, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400f80:	ee27 7a22 	vmul.f32	s14, s14, s5
  400f84:	ee27 7a27 	vmul.f32	s14, s14, s15
  400f88:	ee27 7a27 	vmul.f32	s14, s14, s15
  400f8c:	ee33 7ac7 	vsub.f32	s14, s7, s14
  400f90:	ee27 7a27 	vmul.f32	s14, s14, s15
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
  400f94:	ee67 7a25 	vmul.f32	s15, s14, s11
  400f98:	ee17 1a90 	vmov	r1, s15
  400f9c:	ee15 0a10 	vmov	r0, s10
  400fa0:	4b08      	ldr	r3, [pc, #32]	; (400fc4 <FusionCompassCalculateHeading+0x30c>)
  400fa2:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  400fa4:	eddf 7a08 	vldr	s15, [pc, #32]	; 400fc8 <FusionCompassCalculateHeading+0x310>
  400fa8:	ee07 0a10 	vmov	s14, r0
  400fac:	ee67 7a27 	vmul.f32	s15, s14, s15
  400fb0:	e70e      	b.n	400dd0 <FusionCompassCalculateHeading+0x118>
  400fb2:	bf00      	nop
  400fb4:	00000000 	.word	0x00000000
  400fb8:	5f1f1412 	.word	0x5f1f1412
  400fbc:	3f36d312 	.word	0x3f36d312
  400fc0:	3fd851ff 	.word	0x3fd851ff
  400fc4:	004043bd 	.word	0x004043bd
  400fc8:	42652ee0 	.word	0x42652ee0

00400fcc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400fcc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400fce:	4810      	ldr	r0, [pc, #64]	; (401010 <sysclk_init+0x44>)
  400fd0:	4b10      	ldr	r3, [pc, #64]	; (401014 <sysclk_init+0x48>)
  400fd2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400fd4:	213e      	movs	r1, #62	; 0x3e
  400fd6:	2000      	movs	r0, #0
  400fd8:	4b0f      	ldr	r3, [pc, #60]	; (401018 <sysclk_init+0x4c>)
  400fda:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400fdc:	4c0f      	ldr	r4, [pc, #60]	; (40101c <sysclk_init+0x50>)
  400fde:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400fe0:	2800      	cmp	r0, #0
  400fe2:	d0fc      	beq.n	400fde <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400fe4:	4b0e      	ldr	r3, [pc, #56]	; (401020 <sysclk_init+0x54>)
  400fe6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400fe8:	4a0e      	ldr	r2, [pc, #56]	; (401024 <sysclk_init+0x58>)
  400fea:	4b0f      	ldr	r3, [pc, #60]	; (401028 <sysclk_init+0x5c>)
  400fec:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400fee:	4c0f      	ldr	r4, [pc, #60]	; (40102c <sysclk_init+0x60>)
  400ff0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400ff2:	2800      	cmp	r0, #0
  400ff4:	d0fc      	beq.n	400ff0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400ff6:	2002      	movs	r0, #2
  400ff8:	4b0d      	ldr	r3, [pc, #52]	; (401030 <sysclk_init+0x64>)
  400ffa:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400ffc:	2000      	movs	r0, #0
  400ffe:	4b0d      	ldr	r3, [pc, #52]	; (401034 <sysclk_init+0x68>)
  401000:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401002:	4b0d      	ldr	r3, [pc, #52]	; (401038 <sysclk_init+0x6c>)
  401004:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401006:	4802      	ldr	r0, [pc, #8]	; (401010 <sysclk_init+0x44>)
  401008:	4b02      	ldr	r3, [pc, #8]	; (401014 <sysclk_init+0x48>)
  40100a:	4798      	blx	r3
  40100c:	bd10      	pop	{r4, pc}
  40100e:	bf00      	nop
  401010:	11e1a300 	.word	0x11e1a300
  401014:	00401925 	.word	0x00401925
  401018:	00401541 	.word	0x00401541
  40101c:	00401595 	.word	0x00401595
  401020:	004015a5 	.word	0x004015a5
  401024:	20183f01 	.word	0x20183f01
  401028:	400e0600 	.word	0x400e0600
  40102c:	004015b5 	.word	0x004015b5
  401030:	004014a5 	.word	0x004014a5
  401034:	004014dd 	.word	0x004014dd
  401038:	00401819 	.word	0x00401819

0040103c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40103c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  401040:	b980      	cbnz	r0, 401064 <_read+0x28>
  401042:	460c      	mov	r4, r1
  401044:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  401046:	2a00      	cmp	r2, #0
  401048:	dd0f      	ble.n	40106a <_read+0x2e>
  40104a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40104c:	4e08      	ldr	r6, [pc, #32]	; (401070 <_read+0x34>)
  40104e:	4d09      	ldr	r5, [pc, #36]	; (401074 <_read+0x38>)
  401050:	6830      	ldr	r0, [r6, #0]
  401052:	4621      	mov	r1, r4
  401054:	682b      	ldr	r3, [r5, #0]
  401056:	4798      	blx	r3
		ptr++;
  401058:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  40105a:	42bc      	cmp	r4, r7
  40105c:	d1f8      	bne.n	401050 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40105e:	4640      	mov	r0, r8
  401060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  401064:	f04f 38ff 	mov.w	r8, #4294967295
  401068:	e7f9      	b.n	40105e <_read+0x22>
	for (; len > 0; --len) {
  40106a:	4680      	mov	r8, r0
  40106c:	e7f7      	b.n	40105e <_read+0x22>
  40106e:	bf00      	nop
  401070:	20400bd8 	.word	0x20400bd8
  401074:	20400bd0 	.word	0x20400bd0

00401078 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  401078:	3801      	subs	r0, #1
  40107a:	2802      	cmp	r0, #2
  40107c:	d815      	bhi.n	4010aa <_write+0x32>
{
  40107e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401082:	460e      	mov	r6, r1
  401084:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  401086:	b19a      	cbz	r2, 4010b0 <_write+0x38>
  401088:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40108a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4010c4 <_write+0x4c>
  40108e:	4f0c      	ldr	r7, [pc, #48]	; (4010c0 <_write+0x48>)
  401090:	f8d8 0000 	ldr.w	r0, [r8]
  401094:	f815 1b01 	ldrb.w	r1, [r5], #1
  401098:	683b      	ldr	r3, [r7, #0]
  40109a:	4798      	blx	r3
  40109c:	2800      	cmp	r0, #0
  40109e:	db0a      	blt.n	4010b6 <_write+0x3e>
  4010a0:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4010a2:	3c01      	subs	r4, #1
  4010a4:	d1f4      	bne.n	401090 <_write+0x18>
  4010a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4010aa:	f04f 30ff 	mov.w	r0, #4294967295
  4010ae:	4770      	bx	lr
	for (; len != 0; --len) {
  4010b0:	4610      	mov	r0, r2
  4010b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4010b6:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4010ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010be:	bf00      	nop
  4010c0:	20400bd4 	.word	0x20400bd4
  4010c4:	20400bd8 	.word	0x20400bd8

004010c8 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4010c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4010ca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4010ce:	4b5c      	ldr	r3, [pc, #368]	; (401240 <board_init+0x178>)
  4010d0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4010d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4010d6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4010da:	4b5a      	ldr	r3, [pc, #360]	; (401244 <board_init+0x17c>)
  4010dc:	2200      	movs	r2, #0
  4010de:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4010e2:	695a      	ldr	r2, [r3, #20]
  4010e4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4010e8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4010ea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4010ee:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4010f2:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4010f6:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4010fa:	f007 0007 	and.w	r0, r7, #7
  4010fe:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  401100:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401104:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  401108:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  40110c:	f3bf 8f4f 	dsb	sy
  401110:	f04f 34ff 	mov.w	r4, #4294967295
  401114:	fa04 fc00 	lsl.w	ip, r4, r0
  401118:	fa06 f000 	lsl.w	r0, r6, r0
  40111c:	fa04 f40e 	lsl.w	r4, r4, lr
  401120:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  401124:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  401126:	463a      	mov	r2, r7
  401128:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40112a:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  40112e:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  401132:	3a01      	subs	r2, #1
  401134:	4423      	add	r3, r4
  401136:	f1b2 3fff 	cmp.w	r2, #4294967295
  40113a:	d1f6      	bne.n	40112a <board_init+0x62>
        } while(sets--);
  40113c:	3e01      	subs	r6, #1
  40113e:	4460      	add	r0, ip
  401140:	f1b6 3fff 	cmp.w	r6, #4294967295
  401144:	d1ef      	bne.n	401126 <board_init+0x5e>
  401146:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40114a:	4b3e      	ldr	r3, [pc, #248]	; (401244 <board_init+0x17c>)
  40114c:	695a      	ldr	r2, [r3, #20]
  40114e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  401152:	615a      	str	r2, [r3, #20]
  401154:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401158:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40115c:	4a3a      	ldr	r2, [pc, #232]	; (401248 <board_init+0x180>)
  40115e:	493b      	ldr	r1, [pc, #236]	; (40124c <board_init+0x184>)
  401160:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401162:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  401166:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  401168:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40116c:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401170:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  401174:	f022 0201 	bic.w	r2, r2, #1
  401178:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40117c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  401180:	f022 0201 	bic.w	r2, r2, #1
  401184:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  401188:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40118c:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  401190:	200a      	movs	r0, #10
  401192:	4c2f      	ldr	r4, [pc, #188]	; (401250 <board_init+0x188>)
  401194:	47a0      	blx	r4
  401196:	200b      	movs	r0, #11
  401198:	47a0      	blx	r4
  40119a:	200c      	movs	r0, #12
  40119c:	47a0      	blx	r4
  40119e:	2010      	movs	r0, #16
  4011a0:	47a0      	blx	r4
  4011a2:	2011      	movs	r0, #17
  4011a4:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4011a6:	4b2b      	ldr	r3, [pc, #172]	; (401254 <board_init+0x18c>)
  4011a8:	f44f 7280 	mov.w	r2, #256	; 0x100
  4011ac:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011ae:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4011b2:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4011b4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4011b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4011bc:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011be:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4011c2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4011c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4011c8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4011ca:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4011cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4011d0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4011d2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4011d6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4011d8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4011da:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4011de:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4011e0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4011e4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4011e8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4011ec:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4011f0:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4011f2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4011f6:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4011f8:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4011fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4011fe:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401200:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401204:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401206:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401208:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40120c:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40120e:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401210:	4a11      	ldr	r2, [pc, #68]	; (401258 <board_init+0x190>)
  401212:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  401216:	f043 0310 	orr.w	r3, r3, #16
  40121a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  40121e:	4b0f      	ldr	r3, [pc, #60]	; (40125c <board_init+0x194>)
  401220:	2210      	movs	r2, #16
  401222:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401224:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401228:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40122a:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40122c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401230:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401232:	4311      	orrs	r1, r2
  401234:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401236:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401238:	4311      	orrs	r1, r2
  40123a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40123c:	605a      	str	r2, [r3, #4]
  40123e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401240:	400e1850 	.word	0x400e1850
  401244:	e000ed00 	.word	0xe000ed00
  401248:	400e0c00 	.word	0x400e0c00
  40124c:	5a00080c 	.word	0x5a00080c
  401250:	004015c5 	.word	0x004015c5
  401254:	400e1200 	.word	0x400e1200
  401258:	40088000 	.word	0x40088000
  40125c:	400e1000 	.word	0x400e1000

00401260 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  401260:	6301      	str	r1, [r0, #48]	; 0x30
  401262:	4770      	bx	lr

00401264 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  401264:	6341      	str	r1, [r0, #52]	; 0x34
  401266:	4770      	bx	lr

00401268 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401268:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40126a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40126e:	d03a      	beq.n	4012e6 <pio_set_peripheral+0x7e>
  401270:	d813      	bhi.n	40129a <pio_set_peripheral+0x32>
  401272:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401276:	d025      	beq.n	4012c4 <pio_set_peripheral+0x5c>
  401278:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40127c:	d10a      	bne.n	401294 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40127e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401280:	4313      	orrs	r3, r2
  401282:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401284:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401286:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401288:	400b      	ands	r3, r1
  40128a:	ea23 0302 	bic.w	r3, r3, r2
  40128e:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401290:	6042      	str	r2, [r0, #4]
  401292:	4770      	bx	lr
	switch (ul_type) {
  401294:	2900      	cmp	r1, #0
  401296:	d1fb      	bne.n	401290 <pio_set_peripheral+0x28>
  401298:	4770      	bx	lr
  40129a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40129e:	d021      	beq.n	4012e4 <pio_set_peripheral+0x7c>
  4012a0:	d809      	bhi.n	4012b6 <pio_set_peripheral+0x4e>
  4012a2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4012a6:	d1f3      	bne.n	401290 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4012a8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4012aa:	4313      	orrs	r3, r2
  4012ac:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4012ae:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4012b0:	4313      	orrs	r3, r2
  4012b2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4012b4:	e7ec      	b.n	401290 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4012b6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4012ba:	d013      	beq.n	4012e4 <pio_set_peripheral+0x7c>
  4012bc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4012c0:	d010      	beq.n	4012e4 <pio_set_peripheral+0x7c>
  4012c2:	e7e5      	b.n	401290 <pio_set_peripheral+0x28>
{
  4012c4:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4012c6:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4012c8:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4012ca:	43d3      	mvns	r3, r2
  4012cc:	4021      	ands	r1, r4
  4012ce:	461c      	mov	r4, r3
  4012d0:	4019      	ands	r1, r3
  4012d2:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4012d4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4012d6:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4012d8:	400b      	ands	r3, r1
  4012da:	4023      	ands	r3, r4
  4012dc:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4012de:	6042      	str	r2, [r0, #4]
}
  4012e0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4012e4:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4012e6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4012e8:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4012ea:	400b      	ands	r3, r1
  4012ec:	ea23 0302 	bic.w	r3, r3, r2
  4012f0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4012f2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4012f4:	4313      	orrs	r3, r2
  4012f6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4012f8:	e7ca      	b.n	401290 <pio_set_peripheral+0x28>

004012fa <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4012fa:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4012fc:	f012 0f01 	tst.w	r2, #1
  401300:	d10d      	bne.n	40131e <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  401302:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401304:	f012 0f0a 	tst.w	r2, #10
  401308:	d00b      	beq.n	401322 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  40130a:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  40130c:	f012 0f02 	tst.w	r2, #2
  401310:	d109      	bne.n	401326 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401312:	f012 0f08 	tst.w	r2, #8
  401316:	d008      	beq.n	40132a <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401318:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  40131c:	e005      	b.n	40132a <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  40131e:	6641      	str	r1, [r0, #100]	; 0x64
  401320:	e7f0      	b.n	401304 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  401322:	6241      	str	r1, [r0, #36]	; 0x24
  401324:	e7f2      	b.n	40130c <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  401326:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40132a:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40132c:	6001      	str	r1, [r0, #0]
  40132e:	4770      	bx	lr

00401330 <pio_set_output>:
{
  401330:	b410      	push	{r4}
  401332:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401334:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401336:	b94c      	cbnz	r4, 40134c <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401338:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40133a:	b14b      	cbz	r3, 401350 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  40133c:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40133e:	b94a      	cbnz	r2, 401354 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401340:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401342:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401344:	6001      	str	r1, [r0, #0]
}
  401346:	f85d 4b04 	ldr.w	r4, [sp], #4
  40134a:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40134c:	6641      	str	r1, [r0, #100]	; 0x64
  40134e:	e7f4      	b.n	40133a <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401350:	6541      	str	r1, [r0, #84]	; 0x54
  401352:	e7f4      	b.n	40133e <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401354:	6301      	str	r1, [r0, #48]	; 0x30
  401356:	e7f4      	b.n	401342 <pio_set_output+0x12>

00401358 <pio_configure>:
{
  401358:	b570      	push	{r4, r5, r6, lr}
  40135a:	b082      	sub	sp, #8
  40135c:	4605      	mov	r5, r0
  40135e:	4616      	mov	r6, r2
  401360:	461c      	mov	r4, r3
	switch (ul_type) {
  401362:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401366:	d014      	beq.n	401392 <pio_configure+0x3a>
  401368:	d90a      	bls.n	401380 <pio_configure+0x28>
  40136a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40136e:	d024      	beq.n	4013ba <pio_configure+0x62>
  401370:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401374:	d021      	beq.n	4013ba <pio_configure+0x62>
  401376:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40137a:	d017      	beq.n	4013ac <pio_configure+0x54>
		return 0;
  40137c:	2000      	movs	r0, #0
  40137e:	e01a      	b.n	4013b6 <pio_configure+0x5e>
	switch (ul_type) {
  401380:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401384:	d005      	beq.n	401392 <pio_configure+0x3a>
  401386:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40138a:	d002      	beq.n	401392 <pio_configure+0x3a>
  40138c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401390:	d1f4      	bne.n	40137c <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  401392:	4632      	mov	r2, r6
  401394:	4628      	mov	r0, r5
  401396:	4b11      	ldr	r3, [pc, #68]	; (4013dc <pio_configure+0x84>)
  401398:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40139a:	f014 0f01 	tst.w	r4, #1
  40139e:	d102      	bne.n	4013a6 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  4013a0:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  4013a2:	2001      	movs	r0, #1
  4013a4:	e007      	b.n	4013b6 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4013a6:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4013a8:	2001      	movs	r0, #1
  4013aa:	e004      	b.n	4013b6 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4013ac:	461a      	mov	r2, r3
  4013ae:	4631      	mov	r1, r6
  4013b0:	4b0b      	ldr	r3, [pc, #44]	; (4013e0 <pio_configure+0x88>)
  4013b2:	4798      	blx	r3
	return 1;
  4013b4:	2001      	movs	r0, #1
}
  4013b6:	b002      	add	sp, #8
  4013b8:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4013ba:	f004 0301 	and.w	r3, r4, #1
  4013be:	9300      	str	r3, [sp, #0]
  4013c0:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4013c4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4013c8:	bf14      	ite	ne
  4013ca:	2200      	movne	r2, #0
  4013cc:	2201      	moveq	r2, #1
  4013ce:	4631      	mov	r1, r6
  4013d0:	4628      	mov	r0, r5
  4013d2:	4c04      	ldr	r4, [pc, #16]	; (4013e4 <pio_configure+0x8c>)
  4013d4:	47a0      	blx	r4
	return 1;
  4013d6:	2001      	movs	r0, #1
		break;
  4013d8:	e7ed      	b.n	4013b6 <pio_configure+0x5e>
  4013da:	bf00      	nop
  4013dc:	00401269 	.word	0x00401269
  4013e0:	004012fb 	.word	0x004012fb
  4013e4:	00401331 	.word	0x00401331

004013e8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4013e8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4013ea:	4770      	bx	lr

004013ec <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4013ec:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4013ee:	4770      	bx	lr

004013f0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4013f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4013f4:	4604      	mov	r4, r0
  4013f6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4013f8:	4b0e      	ldr	r3, [pc, #56]	; (401434 <pio_handler_process+0x44>)
  4013fa:	4798      	blx	r3
  4013fc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4013fe:	4620      	mov	r0, r4
  401400:	4b0d      	ldr	r3, [pc, #52]	; (401438 <pio_handler_process+0x48>)
  401402:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401404:	4005      	ands	r5, r0
  401406:	d013      	beq.n	401430 <pio_handler_process+0x40>
  401408:	4c0c      	ldr	r4, [pc, #48]	; (40143c <pio_handler_process+0x4c>)
  40140a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40140e:	e003      	b.n	401418 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401410:	42b4      	cmp	r4, r6
  401412:	d00d      	beq.n	401430 <pio_handler_process+0x40>
  401414:	3410      	adds	r4, #16
		while (status != 0) {
  401416:	b15d      	cbz	r5, 401430 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401418:	6820      	ldr	r0, [r4, #0]
  40141a:	4540      	cmp	r0, r8
  40141c:	d1f8      	bne.n	401410 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40141e:	6861      	ldr	r1, [r4, #4]
  401420:	4229      	tst	r1, r5
  401422:	d0f5      	beq.n	401410 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401424:	68e3      	ldr	r3, [r4, #12]
  401426:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401428:	6863      	ldr	r3, [r4, #4]
  40142a:	ea25 0503 	bic.w	r5, r5, r3
  40142e:	e7ef      	b.n	401410 <pio_handler_process+0x20>
  401430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401434:	004013e9 	.word	0x004013e9
  401438:	004013ed 	.word	0x004013ed
  40143c:	204009e4 	.word	0x204009e4

00401440 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401440:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401442:	210a      	movs	r1, #10
  401444:	4801      	ldr	r0, [pc, #4]	; (40144c <PIOA_Handler+0xc>)
  401446:	4b02      	ldr	r3, [pc, #8]	; (401450 <PIOA_Handler+0x10>)
  401448:	4798      	blx	r3
  40144a:	bd08      	pop	{r3, pc}
  40144c:	400e0e00 	.word	0x400e0e00
  401450:	004013f1 	.word	0x004013f1

00401454 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401454:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401456:	210b      	movs	r1, #11
  401458:	4801      	ldr	r0, [pc, #4]	; (401460 <PIOB_Handler+0xc>)
  40145a:	4b02      	ldr	r3, [pc, #8]	; (401464 <PIOB_Handler+0x10>)
  40145c:	4798      	blx	r3
  40145e:	bd08      	pop	{r3, pc}
  401460:	400e1000 	.word	0x400e1000
  401464:	004013f1 	.word	0x004013f1

00401468 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401468:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40146a:	210c      	movs	r1, #12
  40146c:	4801      	ldr	r0, [pc, #4]	; (401474 <PIOC_Handler+0xc>)
  40146e:	4b02      	ldr	r3, [pc, #8]	; (401478 <PIOC_Handler+0x10>)
  401470:	4798      	blx	r3
  401472:	bd08      	pop	{r3, pc}
  401474:	400e1200 	.word	0x400e1200
  401478:	004013f1 	.word	0x004013f1

0040147c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40147c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40147e:	2110      	movs	r1, #16
  401480:	4801      	ldr	r0, [pc, #4]	; (401488 <PIOD_Handler+0xc>)
  401482:	4b02      	ldr	r3, [pc, #8]	; (40148c <PIOD_Handler+0x10>)
  401484:	4798      	blx	r3
  401486:	bd08      	pop	{r3, pc}
  401488:	400e1400 	.word	0x400e1400
  40148c:	004013f1 	.word	0x004013f1

00401490 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401490:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401492:	2111      	movs	r1, #17
  401494:	4801      	ldr	r0, [pc, #4]	; (40149c <PIOE_Handler+0xc>)
  401496:	4b02      	ldr	r3, [pc, #8]	; (4014a0 <PIOE_Handler+0x10>)
  401498:	4798      	blx	r3
  40149a:	bd08      	pop	{r3, pc}
  40149c:	400e1600 	.word	0x400e1600
  4014a0:	004013f1 	.word	0x004013f1

004014a4 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4014a4:	2803      	cmp	r0, #3
  4014a6:	d011      	beq.n	4014cc <pmc_mck_set_division+0x28>
  4014a8:	2804      	cmp	r0, #4
  4014aa:	d012      	beq.n	4014d2 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4014ac:	2802      	cmp	r0, #2
  4014ae:	bf0c      	ite	eq
  4014b0:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4014b4:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4014b6:	4a08      	ldr	r2, [pc, #32]	; (4014d8 <pmc_mck_set_division+0x34>)
  4014b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4014ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4014be:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4014c0:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4014c2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4014c4:	f013 0f08 	tst.w	r3, #8
  4014c8:	d0fb      	beq.n	4014c2 <pmc_mck_set_division+0x1e>
}
  4014ca:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4014cc:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4014d0:	e7f1      	b.n	4014b6 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4014d2:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  4014d6:	e7ee      	b.n	4014b6 <pmc_mck_set_division+0x12>
  4014d8:	400e0600 	.word	0x400e0600

004014dc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4014dc:	4a17      	ldr	r2, [pc, #92]	; (40153c <pmc_switch_mck_to_pllack+0x60>)
  4014de:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4014e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4014e4:	4318      	orrs	r0, r3
  4014e6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014e8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4014ea:	f013 0f08 	tst.w	r3, #8
  4014ee:	d10a      	bne.n	401506 <pmc_switch_mck_to_pllack+0x2a>
  4014f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4014f4:	4911      	ldr	r1, [pc, #68]	; (40153c <pmc_switch_mck_to_pllack+0x60>)
  4014f6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4014f8:	f012 0f08 	tst.w	r2, #8
  4014fc:	d103      	bne.n	401506 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4014fe:	3b01      	subs	r3, #1
  401500:	d1f9      	bne.n	4014f6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401502:	2001      	movs	r0, #1
  401504:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401506:	4a0d      	ldr	r2, [pc, #52]	; (40153c <pmc_switch_mck_to_pllack+0x60>)
  401508:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40150a:	f023 0303 	bic.w	r3, r3, #3
  40150e:	f043 0302 	orr.w	r3, r3, #2
  401512:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401514:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401516:	f013 0f08 	tst.w	r3, #8
  40151a:	d10a      	bne.n	401532 <pmc_switch_mck_to_pllack+0x56>
  40151c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401520:	4906      	ldr	r1, [pc, #24]	; (40153c <pmc_switch_mck_to_pllack+0x60>)
  401522:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401524:	f012 0f08 	tst.w	r2, #8
  401528:	d105      	bne.n	401536 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40152a:	3b01      	subs	r3, #1
  40152c:	d1f9      	bne.n	401522 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40152e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401530:	4770      	bx	lr
	return 0;
  401532:	2000      	movs	r0, #0
  401534:	4770      	bx	lr
  401536:	2000      	movs	r0, #0
  401538:	4770      	bx	lr
  40153a:	bf00      	nop
  40153c:	400e0600 	.word	0x400e0600

00401540 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401540:	b9a0      	cbnz	r0, 40156c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401542:	480e      	ldr	r0, [pc, #56]	; (40157c <pmc_switch_mainck_to_xtal+0x3c>)
  401544:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401546:	0209      	lsls	r1, r1, #8
  401548:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40154a:	4a0d      	ldr	r2, [pc, #52]	; (401580 <pmc_switch_mainck_to_xtal+0x40>)
  40154c:	401a      	ands	r2, r3
  40154e:	4b0d      	ldr	r3, [pc, #52]	; (401584 <pmc_switch_mainck_to_xtal+0x44>)
  401550:	4313      	orrs	r3, r2
  401552:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401554:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401556:	4602      	mov	r2, r0
  401558:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40155a:	f013 0f01 	tst.w	r3, #1
  40155e:	d0fb      	beq.n	401558 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401560:	4a06      	ldr	r2, [pc, #24]	; (40157c <pmc_switch_mainck_to_xtal+0x3c>)
  401562:	6a11      	ldr	r1, [r2, #32]
  401564:	4b08      	ldr	r3, [pc, #32]	; (401588 <pmc_switch_mainck_to_xtal+0x48>)
  401566:	430b      	orrs	r3, r1
  401568:	6213      	str	r3, [r2, #32]
  40156a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40156c:	4903      	ldr	r1, [pc, #12]	; (40157c <pmc_switch_mainck_to_xtal+0x3c>)
  40156e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401570:	4a06      	ldr	r2, [pc, #24]	; (40158c <pmc_switch_mainck_to_xtal+0x4c>)
  401572:	401a      	ands	r2, r3
  401574:	4b06      	ldr	r3, [pc, #24]	; (401590 <pmc_switch_mainck_to_xtal+0x50>)
  401576:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401578:	620b      	str	r3, [r1, #32]
  40157a:	4770      	bx	lr
  40157c:	400e0600 	.word	0x400e0600
  401580:	ffc8fffc 	.word	0xffc8fffc
  401584:	00370001 	.word	0x00370001
  401588:	01370000 	.word	0x01370000
  40158c:	fec8fffc 	.word	0xfec8fffc
  401590:	01370002 	.word	0x01370002

00401594 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401594:	4b02      	ldr	r3, [pc, #8]	; (4015a0 <pmc_osc_is_ready_mainck+0xc>)
  401596:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401598:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40159c:	4770      	bx	lr
  40159e:	bf00      	nop
  4015a0:	400e0600 	.word	0x400e0600

004015a4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4015a4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4015a8:	4b01      	ldr	r3, [pc, #4]	; (4015b0 <pmc_disable_pllack+0xc>)
  4015aa:	629a      	str	r2, [r3, #40]	; 0x28
  4015ac:	4770      	bx	lr
  4015ae:	bf00      	nop
  4015b0:	400e0600 	.word	0x400e0600

004015b4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4015b4:	4b02      	ldr	r3, [pc, #8]	; (4015c0 <pmc_is_locked_pllack+0xc>)
  4015b6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4015b8:	f000 0002 	and.w	r0, r0, #2
  4015bc:	4770      	bx	lr
  4015be:	bf00      	nop
  4015c0:	400e0600 	.word	0x400e0600

004015c4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4015c4:	283f      	cmp	r0, #63	; 0x3f
  4015c6:	d81e      	bhi.n	401606 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4015c8:	281f      	cmp	r0, #31
  4015ca:	d80c      	bhi.n	4015e6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4015cc:	4b11      	ldr	r3, [pc, #68]	; (401614 <pmc_enable_periph_clk+0x50>)
  4015ce:	699a      	ldr	r2, [r3, #24]
  4015d0:	2301      	movs	r3, #1
  4015d2:	4083      	lsls	r3, r0
  4015d4:	4393      	bics	r3, r2
  4015d6:	d018      	beq.n	40160a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4015d8:	2301      	movs	r3, #1
  4015da:	fa03 f000 	lsl.w	r0, r3, r0
  4015de:	4b0d      	ldr	r3, [pc, #52]	; (401614 <pmc_enable_periph_clk+0x50>)
  4015e0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4015e2:	2000      	movs	r0, #0
  4015e4:	4770      	bx	lr
		ul_id -= 32;
  4015e6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4015e8:	4b0a      	ldr	r3, [pc, #40]	; (401614 <pmc_enable_periph_clk+0x50>)
  4015ea:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4015ee:	2301      	movs	r3, #1
  4015f0:	4083      	lsls	r3, r0
  4015f2:	4393      	bics	r3, r2
  4015f4:	d00b      	beq.n	40160e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4015f6:	2301      	movs	r3, #1
  4015f8:	fa03 f000 	lsl.w	r0, r3, r0
  4015fc:	4b05      	ldr	r3, [pc, #20]	; (401614 <pmc_enable_periph_clk+0x50>)
  4015fe:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401602:	2000      	movs	r0, #0
  401604:	4770      	bx	lr
		return 1;
  401606:	2001      	movs	r0, #1
  401608:	4770      	bx	lr
	return 0;
  40160a:	2000      	movs	r0, #0
  40160c:	4770      	bx	lr
  40160e:	2000      	movs	r0, #0
}
  401610:	4770      	bx	lr
  401612:	bf00      	nop
  401614:	400e0600 	.word	0x400e0600

00401618 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401618:	6943      	ldr	r3, [r0, #20]
  40161a:	f013 0f02 	tst.w	r3, #2
  40161e:	d002      	beq.n	401626 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401620:	61c1      	str	r1, [r0, #28]
	return 0;
  401622:	2000      	movs	r0, #0
  401624:	4770      	bx	lr
		return 1;
  401626:	2001      	movs	r0, #1
}
  401628:	4770      	bx	lr

0040162a <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40162a:	6943      	ldr	r3, [r0, #20]
  40162c:	f013 0f01 	tst.w	r3, #1
  401630:	d003      	beq.n	40163a <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401632:	6983      	ldr	r3, [r0, #24]
  401634:	700b      	strb	r3, [r1, #0]
	return 0;
  401636:	2000      	movs	r0, #0
  401638:	4770      	bx	lr
		return 1;
  40163a:	2001      	movs	r0, #1
}
  40163c:	4770      	bx	lr

0040163e <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40163e:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401640:	010b      	lsls	r3, r1, #4
  401642:	4293      	cmp	r3, r2
  401644:	d914      	bls.n	401670 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401646:	00c9      	lsls	r1, r1, #3
  401648:	084b      	lsrs	r3, r1, #1
  40164a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40164e:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401652:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401654:	1e5c      	subs	r4, r3, #1
  401656:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40165a:	428c      	cmp	r4, r1
  40165c:	d901      	bls.n	401662 <usart_set_async_baudrate+0x24>
		return 1;
  40165e:	2001      	movs	r0, #1
  401660:	e017      	b.n	401692 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401662:	6841      	ldr	r1, [r0, #4]
  401664:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401668:	6041      	str	r1, [r0, #4]
  40166a:	e00c      	b.n	401686 <usart_set_async_baudrate+0x48>
		return 1;
  40166c:	2001      	movs	r0, #1
  40166e:	e010      	b.n	401692 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401670:	0859      	lsrs	r1, r3, #1
  401672:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401676:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  40167a:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40167c:	1e5c      	subs	r4, r3, #1
  40167e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401682:	428c      	cmp	r4, r1
  401684:	d8f2      	bhi.n	40166c <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401686:	0412      	lsls	r2, r2, #16
  401688:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40168c:	431a      	orrs	r2, r3
  40168e:	6202      	str	r2, [r0, #32]

	return 0;
  401690:	2000      	movs	r0, #0
}
  401692:	f85d 4b04 	ldr.w	r4, [sp], #4
  401696:	4770      	bx	lr

00401698 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401698:	4b08      	ldr	r3, [pc, #32]	; (4016bc <usart_reset+0x24>)
  40169a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40169e:	2300      	movs	r3, #0
  4016a0:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4016a2:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4016a4:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4016a6:	2388      	movs	r3, #136	; 0x88
  4016a8:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4016aa:	2324      	movs	r3, #36	; 0x24
  4016ac:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4016ae:	f44f 7380 	mov.w	r3, #256	; 0x100
  4016b2:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4016b4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4016b8:	6003      	str	r3, [r0, #0]
  4016ba:	4770      	bx	lr
  4016bc:	55534100 	.word	0x55534100

004016c0 <usart_init_rs232>:
{
  4016c0:	b570      	push	{r4, r5, r6, lr}
  4016c2:	4605      	mov	r5, r0
  4016c4:	460c      	mov	r4, r1
  4016c6:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4016c8:	4b0f      	ldr	r3, [pc, #60]	; (401708 <usart_init_rs232+0x48>)
  4016ca:	4798      	blx	r3
	ul_reg_val = 0;
  4016cc:	2200      	movs	r2, #0
  4016ce:	4b0f      	ldr	r3, [pc, #60]	; (40170c <usart_init_rs232+0x4c>)
  4016d0:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4016d2:	b1a4      	cbz	r4, 4016fe <usart_init_rs232+0x3e>
  4016d4:	4632      	mov	r2, r6
  4016d6:	6821      	ldr	r1, [r4, #0]
  4016d8:	4628      	mov	r0, r5
  4016da:	4b0d      	ldr	r3, [pc, #52]	; (401710 <usart_init_rs232+0x50>)
  4016dc:	4798      	blx	r3
  4016de:	4602      	mov	r2, r0
  4016e0:	b978      	cbnz	r0, 401702 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4016e2:	6863      	ldr	r3, [r4, #4]
  4016e4:	68a1      	ldr	r1, [r4, #8]
  4016e6:	430b      	orrs	r3, r1
  4016e8:	6921      	ldr	r1, [r4, #16]
  4016ea:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4016ec:	68e1      	ldr	r1, [r4, #12]
  4016ee:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4016f0:	4906      	ldr	r1, [pc, #24]	; (40170c <usart_init_rs232+0x4c>)
  4016f2:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4016f4:	6869      	ldr	r1, [r5, #4]
  4016f6:	430b      	orrs	r3, r1
  4016f8:	606b      	str	r3, [r5, #4]
}
  4016fa:	4610      	mov	r0, r2
  4016fc:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4016fe:	2201      	movs	r2, #1
  401700:	e7fb      	b.n	4016fa <usart_init_rs232+0x3a>
  401702:	2201      	movs	r2, #1
  401704:	e7f9      	b.n	4016fa <usart_init_rs232+0x3a>
  401706:	bf00      	nop
  401708:	00401699 	.word	0x00401699
  40170c:	20400a54 	.word	0x20400a54
  401710:	0040163f 	.word	0x0040163f

00401714 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401714:	2340      	movs	r3, #64	; 0x40
  401716:	6003      	str	r3, [r0, #0]
  401718:	4770      	bx	lr

0040171a <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40171a:	2310      	movs	r3, #16
  40171c:	6003      	str	r3, [r0, #0]
  40171e:	4770      	bx	lr

00401720 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401720:	6943      	ldr	r3, [r0, #20]
  401722:	f013 0f02 	tst.w	r3, #2
  401726:	d004      	beq.n	401732 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401728:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40172c:	61c1      	str	r1, [r0, #28]
	return 0;
  40172e:	2000      	movs	r0, #0
  401730:	4770      	bx	lr
		return 1;
  401732:	2001      	movs	r0, #1
}
  401734:	4770      	bx	lr

00401736 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401736:	6943      	ldr	r3, [r0, #20]
  401738:	f013 0f01 	tst.w	r3, #1
  40173c:	d005      	beq.n	40174a <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40173e:	6983      	ldr	r3, [r0, #24]
  401740:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401744:	600b      	str	r3, [r1, #0]
	return 0;
  401746:	2000      	movs	r0, #0
  401748:	4770      	bx	lr
		return 1;
  40174a:	2001      	movs	r0, #1
}
  40174c:	4770      	bx	lr

0040174e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40174e:	e7fe      	b.n	40174e <Dummy_Handler>

00401750 <Reset_Handler>:
{
  401750:	b500      	push	{lr}
  401752:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401754:	4b25      	ldr	r3, [pc, #148]	; (4017ec <Reset_Handler+0x9c>)
  401756:	4a26      	ldr	r2, [pc, #152]	; (4017f0 <Reset_Handler+0xa0>)
  401758:	429a      	cmp	r2, r3
  40175a:	d010      	beq.n	40177e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  40175c:	4b25      	ldr	r3, [pc, #148]	; (4017f4 <Reset_Handler+0xa4>)
  40175e:	4a23      	ldr	r2, [pc, #140]	; (4017ec <Reset_Handler+0x9c>)
  401760:	429a      	cmp	r2, r3
  401762:	d20c      	bcs.n	40177e <Reset_Handler+0x2e>
  401764:	3b01      	subs	r3, #1
  401766:	1a9b      	subs	r3, r3, r2
  401768:	f023 0303 	bic.w	r3, r3, #3
  40176c:	3304      	adds	r3, #4
  40176e:	4413      	add	r3, r2
  401770:	491f      	ldr	r1, [pc, #124]	; (4017f0 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401772:	f851 0b04 	ldr.w	r0, [r1], #4
  401776:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40177a:	429a      	cmp	r2, r3
  40177c:	d1f9      	bne.n	401772 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40177e:	4b1e      	ldr	r3, [pc, #120]	; (4017f8 <Reset_Handler+0xa8>)
  401780:	4a1e      	ldr	r2, [pc, #120]	; (4017fc <Reset_Handler+0xac>)
  401782:	429a      	cmp	r2, r3
  401784:	d20a      	bcs.n	40179c <Reset_Handler+0x4c>
  401786:	3b01      	subs	r3, #1
  401788:	1a9b      	subs	r3, r3, r2
  40178a:	f023 0303 	bic.w	r3, r3, #3
  40178e:	3304      	adds	r3, #4
  401790:	4413      	add	r3, r2
                *pDest++ = 0;
  401792:	2100      	movs	r1, #0
  401794:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401798:	4293      	cmp	r3, r2
  40179a:	d1fb      	bne.n	401794 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40179c:	4a18      	ldr	r2, [pc, #96]	; (401800 <Reset_Handler+0xb0>)
  40179e:	4b19      	ldr	r3, [pc, #100]	; (401804 <Reset_Handler+0xb4>)
  4017a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4017a4:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4017a6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4017aa:	fab3 f383 	clz	r3, r3
  4017ae:	095b      	lsrs	r3, r3, #5
  4017b0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4017b2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4017b4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4017b8:	2200      	movs	r2, #0
  4017ba:	4b13      	ldr	r3, [pc, #76]	; (401808 <Reset_Handler+0xb8>)
  4017bc:	701a      	strb	r2, [r3, #0]
	return flags;
  4017be:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4017c0:	4a12      	ldr	r2, [pc, #72]	; (40180c <Reset_Handler+0xbc>)
  4017c2:	6813      	ldr	r3, [r2, #0]
  4017c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4017c8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4017ca:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017ce:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4017d2:	b129      	cbz	r1, 4017e0 <Reset_Handler+0x90>
		cpu_irq_enable();
  4017d4:	2201      	movs	r2, #1
  4017d6:	4b0c      	ldr	r3, [pc, #48]	; (401808 <Reset_Handler+0xb8>)
  4017d8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4017da:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4017de:	b662      	cpsie	i
        __libc_init_array();
  4017e0:	4b0b      	ldr	r3, [pc, #44]	; (401810 <Reset_Handler+0xc0>)
  4017e2:	4798      	blx	r3
        main();
  4017e4:	4b0b      	ldr	r3, [pc, #44]	; (401814 <Reset_Handler+0xc4>)
  4017e6:	4798      	blx	r3
  4017e8:	e7fe      	b.n	4017e8 <Reset_Handler+0x98>
  4017ea:	bf00      	nop
  4017ec:	20400000 	.word	0x20400000
  4017f0:	0040c0d4 	.word	0x0040c0d4
  4017f4:	204009c8 	.word	0x204009c8
  4017f8:	20400c4c 	.word	0x20400c4c
  4017fc:	204009c8 	.word	0x204009c8
  401800:	e000ed00 	.word	0xe000ed00
  401804:	00400000 	.word	0x00400000
  401808:	2040000a 	.word	0x2040000a
  40180c:	e000ed88 	.word	0xe000ed88
  401810:	00406c2d 	.word	0x00406c2d
  401814:	00403fe1 	.word	0x00403fe1

00401818 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401818:	4b3b      	ldr	r3, [pc, #236]	; (401908 <SystemCoreClockUpdate+0xf0>)
  40181a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40181c:	f003 0303 	and.w	r3, r3, #3
  401820:	2b01      	cmp	r3, #1
  401822:	d01d      	beq.n	401860 <SystemCoreClockUpdate+0x48>
  401824:	b183      	cbz	r3, 401848 <SystemCoreClockUpdate+0x30>
  401826:	2b02      	cmp	r3, #2
  401828:	d036      	beq.n	401898 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40182a:	4b37      	ldr	r3, [pc, #220]	; (401908 <SystemCoreClockUpdate+0xf0>)
  40182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40182e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401832:	2b70      	cmp	r3, #112	; 0x70
  401834:	d05f      	beq.n	4018f6 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401836:	4b34      	ldr	r3, [pc, #208]	; (401908 <SystemCoreClockUpdate+0xf0>)
  401838:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40183a:	4934      	ldr	r1, [pc, #208]	; (40190c <SystemCoreClockUpdate+0xf4>)
  40183c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401840:	680b      	ldr	r3, [r1, #0]
  401842:	40d3      	lsrs	r3, r2
  401844:	600b      	str	r3, [r1, #0]
  401846:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401848:	4b31      	ldr	r3, [pc, #196]	; (401910 <SystemCoreClockUpdate+0xf8>)
  40184a:	695b      	ldr	r3, [r3, #20]
  40184c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401850:	bf14      	ite	ne
  401852:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401856:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40185a:	4b2c      	ldr	r3, [pc, #176]	; (40190c <SystemCoreClockUpdate+0xf4>)
  40185c:	601a      	str	r2, [r3, #0]
  40185e:	e7e4      	b.n	40182a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401860:	4b29      	ldr	r3, [pc, #164]	; (401908 <SystemCoreClockUpdate+0xf0>)
  401862:	6a1b      	ldr	r3, [r3, #32]
  401864:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401868:	d003      	beq.n	401872 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40186a:	4a2a      	ldr	r2, [pc, #168]	; (401914 <SystemCoreClockUpdate+0xfc>)
  40186c:	4b27      	ldr	r3, [pc, #156]	; (40190c <SystemCoreClockUpdate+0xf4>)
  40186e:	601a      	str	r2, [r3, #0]
  401870:	e7db      	b.n	40182a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401872:	4a29      	ldr	r2, [pc, #164]	; (401918 <SystemCoreClockUpdate+0x100>)
  401874:	4b25      	ldr	r3, [pc, #148]	; (40190c <SystemCoreClockUpdate+0xf4>)
  401876:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401878:	4b23      	ldr	r3, [pc, #140]	; (401908 <SystemCoreClockUpdate+0xf0>)
  40187a:	6a1b      	ldr	r3, [r3, #32]
  40187c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401880:	2b10      	cmp	r3, #16
  401882:	d005      	beq.n	401890 <SystemCoreClockUpdate+0x78>
  401884:	2b20      	cmp	r3, #32
  401886:	d1d0      	bne.n	40182a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401888:	4a22      	ldr	r2, [pc, #136]	; (401914 <SystemCoreClockUpdate+0xfc>)
  40188a:	4b20      	ldr	r3, [pc, #128]	; (40190c <SystemCoreClockUpdate+0xf4>)
  40188c:	601a      	str	r2, [r3, #0]
          break;
  40188e:	e7cc      	b.n	40182a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401890:	4a22      	ldr	r2, [pc, #136]	; (40191c <SystemCoreClockUpdate+0x104>)
  401892:	4b1e      	ldr	r3, [pc, #120]	; (40190c <SystemCoreClockUpdate+0xf4>)
  401894:	601a      	str	r2, [r3, #0]
          break;
  401896:	e7c8      	b.n	40182a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401898:	4b1b      	ldr	r3, [pc, #108]	; (401908 <SystemCoreClockUpdate+0xf0>)
  40189a:	6a1b      	ldr	r3, [r3, #32]
  40189c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4018a0:	d016      	beq.n	4018d0 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4018a2:	4a1c      	ldr	r2, [pc, #112]	; (401914 <SystemCoreClockUpdate+0xfc>)
  4018a4:	4b19      	ldr	r3, [pc, #100]	; (40190c <SystemCoreClockUpdate+0xf4>)
  4018a6:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4018a8:	4b17      	ldr	r3, [pc, #92]	; (401908 <SystemCoreClockUpdate+0xf0>)
  4018aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4018ac:	f003 0303 	and.w	r3, r3, #3
  4018b0:	2b02      	cmp	r3, #2
  4018b2:	d1ba      	bne.n	40182a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4018b4:	4a14      	ldr	r2, [pc, #80]	; (401908 <SystemCoreClockUpdate+0xf0>)
  4018b6:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4018b8:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4018ba:	4814      	ldr	r0, [pc, #80]	; (40190c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4018bc:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4018c0:	6803      	ldr	r3, [r0, #0]
  4018c2:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4018c6:	b2d2      	uxtb	r2, r2
  4018c8:	fbb3 f3f2 	udiv	r3, r3, r2
  4018cc:	6003      	str	r3, [r0, #0]
  4018ce:	e7ac      	b.n	40182a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4018d0:	4a11      	ldr	r2, [pc, #68]	; (401918 <SystemCoreClockUpdate+0x100>)
  4018d2:	4b0e      	ldr	r3, [pc, #56]	; (40190c <SystemCoreClockUpdate+0xf4>)
  4018d4:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4018d6:	4b0c      	ldr	r3, [pc, #48]	; (401908 <SystemCoreClockUpdate+0xf0>)
  4018d8:	6a1b      	ldr	r3, [r3, #32]
  4018da:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4018de:	2b10      	cmp	r3, #16
  4018e0:	d005      	beq.n	4018ee <SystemCoreClockUpdate+0xd6>
  4018e2:	2b20      	cmp	r3, #32
  4018e4:	d1e0      	bne.n	4018a8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4018e6:	4a0b      	ldr	r2, [pc, #44]	; (401914 <SystemCoreClockUpdate+0xfc>)
  4018e8:	4b08      	ldr	r3, [pc, #32]	; (40190c <SystemCoreClockUpdate+0xf4>)
  4018ea:	601a      	str	r2, [r3, #0]
          break;
  4018ec:	e7dc      	b.n	4018a8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4018ee:	4a0b      	ldr	r2, [pc, #44]	; (40191c <SystemCoreClockUpdate+0x104>)
  4018f0:	4b06      	ldr	r3, [pc, #24]	; (40190c <SystemCoreClockUpdate+0xf4>)
  4018f2:	601a      	str	r2, [r3, #0]
          break;
  4018f4:	e7d8      	b.n	4018a8 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4018f6:	4a05      	ldr	r2, [pc, #20]	; (40190c <SystemCoreClockUpdate+0xf4>)
  4018f8:	6813      	ldr	r3, [r2, #0]
  4018fa:	4909      	ldr	r1, [pc, #36]	; (401920 <SystemCoreClockUpdate+0x108>)
  4018fc:	fba1 1303 	umull	r1, r3, r1, r3
  401900:	085b      	lsrs	r3, r3, #1
  401902:	6013      	str	r3, [r2, #0]
  401904:	4770      	bx	lr
  401906:	bf00      	nop
  401908:	400e0600 	.word	0x400e0600
  40190c:	2040000c 	.word	0x2040000c
  401910:	400e1810 	.word	0x400e1810
  401914:	00b71b00 	.word	0x00b71b00
  401918:	003d0900 	.word	0x003d0900
  40191c:	007a1200 	.word	0x007a1200
  401920:	aaaaaaab 	.word	0xaaaaaaab

00401924 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401924:	4b16      	ldr	r3, [pc, #88]	; (401980 <system_init_flash+0x5c>)
  401926:	4298      	cmp	r0, r3
  401928:	d913      	bls.n	401952 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40192a:	4b16      	ldr	r3, [pc, #88]	; (401984 <system_init_flash+0x60>)
  40192c:	4298      	cmp	r0, r3
  40192e:	d915      	bls.n	40195c <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401930:	4b15      	ldr	r3, [pc, #84]	; (401988 <system_init_flash+0x64>)
  401932:	4298      	cmp	r0, r3
  401934:	d916      	bls.n	401964 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401936:	4b15      	ldr	r3, [pc, #84]	; (40198c <system_init_flash+0x68>)
  401938:	4298      	cmp	r0, r3
  40193a:	d917      	bls.n	40196c <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40193c:	4b14      	ldr	r3, [pc, #80]	; (401990 <system_init_flash+0x6c>)
  40193e:	4298      	cmp	r0, r3
  401940:	d918      	bls.n	401974 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401942:	4b14      	ldr	r3, [pc, #80]	; (401994 <system_init_flash+0x70>)
  401944:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401946:	bf94      	ite	ls
  401948:	4a13      	ldrls	r2, [pc, #76]	; (401998 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40194a:	4a14      	ldrhi	r2, [pc, #80]	; (40199c <system_init_flash+0x78>)
  40194c:	4b14      	ldr	r3, [pc, #80]	; (4019a0 <system_init_flash+0x7c>)
  40194e:	601a      	str	r2, [r3, #0]
  401950:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401952:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401956:	4b12      	ldr	r3, [pc, #72]	; (4019a0 <system_init_flash+0x7c>)
  401958:	601a      	str	r2, [r3, #0]
  40195a:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40195c:	4a11      	ldr	r2, [pc, #68]	; (4019a4 <system_init_flash+0x80>)
  40195e:	4b10      	ldr	r3, [pc, #64]	; (4019a0 <system_init_flash+0x7c>)
  401960:	601a      	str	r2, [r3, #0]
  401962:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401964:	4a10      	ldr	r2, [pc, #64]	; (4019a8 <system_init_flash+0x84>)
  401966:	4b0e      	ldr	r3, [pc, #56]	; (4019a0 <system_init_flash+0x7c>)
  401968:	601a      	str	r2, [r3, #0]
  40196a:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40196c:	4a0f      	ldr	r2, [pc, #60]	; (4019ac <system_init_flash+0x88>)
  40196e:	4b0c      	ldr	r3, [pc, #48]	; (4019a0 <system_init_flash+0x7c>)
  401970:	601a      	str	r2, [r3, #0]
  401972:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401974:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401978:	4b09      	ldr	r3, [pc, #36]	; (4019a0 <system_init_flash+0x7c>)
  40197a:	601a      	str	r2, [r3, #0]
  40197c:	4770      	bx	lr
  40197e:	bf00      	nop
  401980:	015ef3bf 	.word	0x015ef3bf
  401984:	02bde77f 	.word	0x02bde77f
  401988:	041cdb3f 	.word	0x041cdb3f
  40198c:	057bceff 	.word	0x057bceff
  401990:	06dac2bf 	.word	0x06dac2bf
  401994:	0839b67f 	.word	0x0839b67f
  401998:	04000500 	.word	0x04000500
  40199c:	04000600 	.word	0x04000600
  4019a0:	400e0c00 	.word	0x400e0c00
  4019a4:	04000100 	.word	0x04000100
  4019a8:	04000200 	.word	0x04000200
  4019ac:	04000300 	.word	0x04000300

004019b0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4019b0:	4b0a      	ldr	r3, [pc, #40]	; (4019dc <_sbrk+0x2c>)
  4019b2:	681b      	ldr	r3, [r3, #0]
  4019b4:	b153      	cbz	r3, 4019cc <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4019b6:	4b09      	ldr	r3, [pc, #36]	; (4019dc <_sbrk+0x2c>)
  4019b8:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4019ba:	181a      	adds	r2, r3, r0
  4019bc:	4908      	ldr	r1, [pc, #32]	; (4019e0 <_sbrk+0x30>)
  4019be:	4291      	cmp	r1, r2
  4019c0:	db08      	blt.n	4019d4 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4019c2:	4610      	mov	r0, r2
  4019c4:	4a05      	ldr	r2, [pc, #20]	; (4019dc <_sbrk+0x2c>)
  4019c6:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4019c8:	4618      	mov	r0, r3
  4019ca:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4019cc:	4a05      	ldr	r2, [pc, #20]	; (4019e4 <_sbrk+0x34>)
  4019ce:	4b03      	ldr	r3, [pc, #12]	; (4019dc <_sbrk+0x2c>)
  4019d0:	601a      	str	r2, [r3, #0]
  4019d2:	e7f0      	b.n	4019b6 <_sbrk+0x6>
		return (caddr_t) -1;	
  4019d4:	f04f 30ff 	mov.w	r0, #4294967295
}
  4019d8:	4770      	bx	lr
  4019da:	bf00      	nop
  4019dc:	20400a58 	.word	0x20400a58
  4019e0:	2045fffc 	.word	0x2045fffc
  4019e4:	20402e50 	.word	0x20402e50

004019e8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4019e8:	f04f 30ff 	mov.w	r0, #4294967295
  4019ec:	4770      	bx	lr

004019ee <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4019ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4019f2:	604b      	str	r3, [r1, #4]

	return 0;
}
  4019f4:	2000      	movs	r0, #0
  4019f6:	4770      	bx	lr

004019f8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4019f8:	2001      	movs	r0, #1
  4019fa:	4770      	bx	lr

004019fc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4019fc:	2000      	movs	r0, #0
  4019fe:	4770      	bx	lr

00401a00 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401a00:	f100 0308 	add.w	r3, r0, #8
  401a04:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  401a06:	f04f 32ff 	mov.w	r2, #4294967295
  401a0a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401a0c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401a0e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  401a10:	2300      	movs	r3, #0
  401a12:	6003      	str	r3, [r0, #0]
  401a14:	4770      	bx	lr

00401a16 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  401a16:	2300      	movs	r3, #0
  401a18:	6103      	str	r3, [r0, #16]
  401a1a:	4770      	bx	lr

00401a1c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  401a1c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  401a1e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  401a20:	689a      	ldr	r2, [r3, #8]
  401a22:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  401a24:	689a      	ldr	r2, [r3, #8]
  401a26:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  401a28:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401a2a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401a2c:	6803      	ldr	r3, [r0, #0]
  401a2e:	3301      	adds	r3, #1
  401a30:	6003      	str	r3, [r0, #0]
  401a32:	4770      	bx	lr

00401a34 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  401a34:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  401a36:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  401a38:	f1b5 3fff 	cmp.w	r5, #4294967295
  401a3c:	d002      	beq.n	401a44 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401a3e:	f100 0208 	add.w	r2, r0, #8
  401a42:	e002      	b.n	401a4a <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  401a44:	6902      	ldr	r2, [r0, #16]
  401a46:	e004      	b.n	401a52 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401a48:	461a      	mov	r2, r3
  401a4a:	6853      	ldr	r3, [r2, #4]
  401a4c:	681c      	ldr	r4, [r3, #0]
  401a4e:	42a5      	cmp	r5, r4
  401a50:	d2fa      	bcs.n	401a48 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  401a52:	6853      	ldr	r3, [r2, #4]
  401a54:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  401a56:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401a58:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  401a5a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401a5c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401a5e:	6803      	ldr	r3, [r0, #0]
  401a60:	3301      	adds	r3, #1
  401a62:	6003      	str	r3, [r0, #0]
}
  401a64:	bc30      	pop	{r4, r5}
  401a66:	4770      	bx	lr

00401a68 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  401a68:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  401a6a:	6842      	ldr	r2, [r0, #4]
  401a6c:	6881      	ldr	r1, [r0, #8]
  401a6e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  401a70:	6882      	ldr	r2, [r0, #8]
  401a72:	6841      	ldr	r1, [r0, #4]
  401a74:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  401a76:	685a      	ldr	r2, [r3, #4]
  401a78:	4290      	cmp	r0, r2
  401a7a:	d005      	beq.n	401a88 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  401a7c:	2200      	movs	r2, #0
  401a7e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  401a80:	6818      	ldr	r0, [r3, #0]
  401a82:	3801      	subs	r0, #1
  401a84:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  401a86:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  401a88:	6882      	ldr	r2, [r0, #8]
  401a8a:	605a      	str	r2, [r3, #4]
  401a8c:	e7f6      	b.n	401a7c <uxListRemove+0x14>
	...

00401a90 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  401a90:	4b0d      	ldr	r3, [pc, #52]	; (401ac8 <prvTaskExitError+0x38>)
  401a92:	681b      	ldr	r3, [r3, #0]
  401a94:	f1b3 3fff 	cmp.w	r3, #4294967295
  401a98:	d00a      	beq.n	401ab0 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  401a9a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a9e:	b672      	cpsid	i
  401aa0:	f383 8811 	msr	BASEPRI, r3
  401aa4:	f3bf 8f6f 	isb	sy
  401aa8:	f3bf 8f4f 	dsb	sy
  401aac:	b662      	cpsie	i
  401aae:	e7fe      	b.n	401aae <prvTaskExitError+0x1e>
  401ab0:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ab4:	b672      	cpsid	i
  401ab6:	f383 8811 	msr	BASEPRI, r3
  401aba:	f3bf 8f6f 	isb	sy
  401abe:	f3bf 8f4f 	dsb	sy
  401ac2:	b662      	cpsie	i
  401ac4:	e7fe      	b.n	401ac4 <prvTaskExitError+0x34>
  401ac6:	bf00      	nop
  401ac8:	20400010 	.word	0x20400010

00401acc <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  401acc:	4806      	ldr	r0, [pc, #24]	; (401ae8 <prvPortStartFirstTask+0x1c>)
  401ace:	6800      	ldr	r0, [r0, #0]
  401ad0:	6800      	ldr	r0, [r0, #0]
  401ad2:	f380 8808 	msr	MSP, r0
  401ad6:	b662      	cpsie	i
  401ad8:	b661      	cpsie	f
  401ada:	f3bf 8f4f 	dsb	sy
  401ade:	f3bf 8f6f 	isb	sy
  401ae2:	df00      	svc	0
  401ae4:	bf00      	nop
  401ae6:	0000      	.short	0x0000
  401ae8:	e000ed08 	.word	0xe000ed08

00401aec <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  401aec:	f8df 000c 	ldr.w	r0, [pc, #12]	; 401afc <vPortEnableVFP+0x10>
  401af0:	6801      	ldr	r1, [r0, #0]
  401af2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401af6:	6001      	str	r1, [r0, #0]
  401af8:	4770      	bx	lr
  401afa:	0000      	.short	0x0000
  401afc:	e000ed88 	.word	0xe000ed88

00401b00 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  401b00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401b04:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  401b08:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  401b0c:	4b05      	ldr	r3, [pc, #20]	; (401b24 <pxPortInitialiseStack+0x24>)
  401b0e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  401b12:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  401b16:	f06f 0302 	mvn.w	r3, #2
  401b1a:	f840 3c24 	str.w	r3, [r0, #-36]
}
  401b1e:	3844      	subs	r0, #68	; 0x44
  401b20:	4770      	bx	lr
  401b22:	bf00      	nop
  401b24:	00401a91 	.word	0x00401a91

00401b28 <SVC_Handler>:
	__asm volatile (
  401b28:	4b06      	ldr	r3, [pc, #24]	; (401b44 <pxCurrentTCBConst2>)
  401b2a:	6819      	ldr	r1, [r3, #0]
  401b2c:	6808      	ldr	r0, [r1, #0]
  401b2e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b32:	f380 8809 	msr	PSP, r0
  401b36:	f3bf 8f6f 	isb	sy
  401b3a:	f04f 0000 	mov.w	r0, #0
  401b3e:	f380 8811 	msr	BASEPRI, r0
  401b42:	4770      	bx	lr

00401b44 <pxCurrentTCBConst2>:
  401b44:	20400a64 	.word	0x20400a64
  401b48:	4770      	bx	lr
  401b4a:	bf00      	nop

00401b4c <vPortEnterCritical>:
  401b4c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b50:	b672      	cpsid	i
  401b52:	f383 8811 	msr	BASEPRI, r3
  401b56:	f3bf 8f6f 	isb	sy
  401b5a:	f3bf 8f4f 	dsb	sy
  401b5e:	b662      	cpsie	i
	uxCriticalNesting++;
  401b60:	4a0b      	ldr	r2, [pc, #44]	; (401b90 <vPortEnterCritical+0x44>)
  401b62:	6813      	ldr	r3, [r2, #0]
  401b64:	3301      	adds	r3, #1
  401b66:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  401b68:	2b01      	cmp	r3, #1
  401b6a:	d10f      	bne.n	401b8c <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  401b6c:	4b09      	ldr	r3, [pc, #36]	; (401b94 <vPortEnterCritical+0x48>)
  401b6e:	681b      	ldr	r3, [r3, #0]
  401b70:	f013 0fff 	tst.w	r3, #255	; 0xff
  401b74:	d00a      	beq.n	401b8c <vPortEnterCritical+0x40>
  401b76:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b7a:	b672      	cpsid	i
  401b7c:	f383 8811 	msr	BASEPRI, r3
  401b80:	f3bf 8f6f 	isb	sy
  401b84:	f3bf 8f4f 	dsb	sy
  401b88:	b662      	cpsie	i
  401b8a:	e7fe      	b.n	401b8a <vPortEnterCritical+0x3e>
  401b8c:	4770      	bx	lr
  401b8e:	bf00      	nop
  401b90:	20400010 	.word	0x20400010
  401b94:	e000ed04 	.word	0xe000ed04

00401b98 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  401b98:	4b0a      	ldr	r3, [pc, #40]	; (401bc4 <vPortExitCritical+0x2c>)
  401b9a:	681b      	ldr	r3, [r3, #0]
  401b9c:	b953      	cbnz	r3, 401bb4 <vPortExitCritical+0x1c>
  401b9e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ba2:	b672      	cpsid	i
  401ba4:	f383 8811 	msr	BASEPRI, r3
  401ba8:	f3bf 8f6f 	isb	sy
  401bac:	f3bf 8f4f 	dsb	sy
  401bb0:	b662      	cpsie	i
  401bb2:	e7fe      	b.n	401bb2 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  401bb4:	3b01      	subs	r3, #1
  401bb6:	4a03      	ldr	r2, [pc, #12]	; (401bc4 <vPortExitCritical+0x2c>)
  401bb8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  401bba:	b90b      	cbnz	r3, 401bc0 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  401bbc:	f383 8811 	msr	BASEPRI, r3
  401bc0:	4770      	bx	lr
  401bc2:	bf00      	nop
  401bc4:	20400010 	.word	0x20400010

00401bc8 <PendSV_Handler>:
	__asm volatile
  401bc8:	f3ef 8009 	mrs	r0, PSP
  401bcc:	f3bf 8f6f 	isb	sy
  401bd0:	4b15      	ldr	r3, [pc, #84]	; (401c28 <pxCurrentTCBConst>)
  401bd2:	681a      	ldr	r2, [r3, #0]
  401bd4:	f01e 0f10 	tst.w	lr, #16
  401bd8:	bf08      	it	eq
  401bda:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  401bde:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401be2:	6010      	str	r0, [r2, #0]
  401be4:	f84d 3d04 	str.w	r3, [sp, #-4]!
  401be8:	f04f 0080 	mov.w	r0, #128	; 0x80
  401bec:	b672      	cpsid	i
  401bee:	f380 8811 	msr	BASEPRI, r0
  401bf2:	f3bf 8f4f 	dsb	sy
  401bf6:	f3bf 8f6f 	isb	sy
  401bfa:	b662      	cpsie	i
  401bfc:	f001 f890 	bl	402d20 <vTaskSwitchContext>
  401c00:	f04f 0000 	mov.w	r0, #0
  401c04:	f380 8811 	msr	BASEPRI, r0
  401c08:	bc08      	pop	{r3}
  401c0a:	6819      	ldr	r1, [r3, #0]
  401c0c:	6808      	ldr	r0, [r1, #0]
  401c0e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c12:	f01e 0f10 	tst.w	lr, #16
  401c16:	bf08      	it	eq
  401c18:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  401c1c:	f380 8809 	msr	PSP, r0
  401c20:	f3bf 8f6f 	isb	sy
  401c24:	4770      	bx	lr
  401c26:	bf00      	nop

00401c28 <pxCurrentTCBConst>:
  401c28:	20400a64 	.word	0x20400a64
  401c2c:	4770      	bx	lr
  401c2e:	bf00      	nop

00401c30 <SysTick_Handler>:
{
  401c30:	b508      	push	{r3, lr}
	__asm volatile
  401c32:	f3ef 8311 	mrs	r3, BASEPRI
  401c36:	f04f 0280 	mov.w	r2, #128	; 0x80
  401c3a:	b672      	cpsid	i
  401c3c:	f382 8811 	msr	BASEPRI, r2
  401c40:	f3bf 8f6f 	isb	sy
  401c44:	f3bf 8f4f 	dsb	sy
  401c48:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  401c4a:	4b05      	ldr	r3, [pc, #20]	; (401c60 <SysTick_Handler+0x30>)
  401c4c:	4798      	blx	r3
  401c4e:	b118      	cbz	r0, 401c58 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401c50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401c54:	4b03      	ldr	r3, [pc, #12]	; (401c64 <SysTick_Handler+0x34>)
  401c56:	601a      	str	r2, [r3, #0]
	__asm volatile
  401c58:	2300      	movs	r3, #0
  401c5a:	f383 8811 	msr	BASEPRI, r3
  401c5e:	bd08      	pop	{r3, pc}
  401c60:	0040298d 	.word	0x0040298d
  401c64:	e000ed04 	.word	0xe000ed04

00401c68 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  401c68:	4a03      	ldr	r2, [pc, #12]	; (401c78 <vPortSetupTimerInterrupt+0x10>)
  401c6a:	4b04      	ldr	r3, [pc, #16]	; (401c7c <vPortSetupTimerInterrupt+0x14>)
  401c6c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  401c6e:	2207      	movs	r2, #7
  401c70:	3b04      	subs	r3, #4
  401c72:	601a      	str	r2, [r3, #0]
  401c74:	4770      	bx	lr
  401c76:	bf00      	nop
  401c78:	000927bf 	.word	0x000927bf
  401c7c:	e000e014 	.word	0xe000e014

00401c80 <xPortStartScheduler>:
{
  401c80:	b500      	push	{lr}
  401c82:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  401c84:	4b25      	ldr	r3, [pc, #148]	; (401d1c <xPortStartScheduler+0x9c>)
  401c86:	781a      	ldrb	r2, [r3, #0]
  401c88:	b2d2      	uxtb	r2, r2
  401c8a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  401c8c:	22ff      	movs	r2, #255	; 0xff
  401c8e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  401c90:	781b      	ldrb	r3, [r3, #0]
  401c92:	b2db      	uxtb	r3, r3
  401c94:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  401c98:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401c9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401ca0:	4a1f      	ldr	r2, [pc, #124]	; (401d20 <xPortStartScheduler+0xa0>)
  401ca2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  401ca4:	2207      	movs	r2, #7
  401ca6:	4b1f      	ldr	r3, [pc, #124]	; (401d24 <xPortStartScheduler+0xa4>)
  401ca8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401caa:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401cae:	f013 0f80 	tst.w	r3, #128	; 0x80
  401cb2:	d010      	beq.n	401cd6 <xPortStartScheduler+0x56>
  401cb4:	2206      	movs	r2, #6
  401cb6:	e000      	b.n	401cba <xPortStartScheduler+0x3a>
  401cb8:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  401cba:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401cbe:	005b      	lsls	r3, r3, #1
  401cc0:	b2db      	uxtb	r3, r3
  401cc2:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401cc6:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401cca:	1e51      	subs	r1, r2, #1
  401ccc:	f013 0f80 	tst.w	r3, #128	; 0x80
  401cd0:	d1f2      	bne.n	401cb8 <xPortStartScheduler+0x38>
  401cd2:	4b14      	ldr	r3, [pc, #80]	; (401d24 <xPortStartScheduler+0xa4>)
  401cd4:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401cd6:	4a13      	ldr	r2, [pc, #76]	; (401d24 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  401cd8:	6813      	ldr	r3, [r2, #0]
  401cda:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401cdc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401ce0:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  401ce2:	9b01      	ldr	r3, [sp, #4]
  401ce4:	b2db      	uxtb	r3, r3
  401ce6:	4a0d      	ldr	r2, [pc, #52]	; (401d1c <xPortStartScheduler+0x9c>)
  401ce8:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  401cea:	4b0f      	ldr	r3, [pc, #60]	; (401d28 <xPortStartScheduler+0xa8>)
  401cec:	681a      	ldr	r2, [r3, #0]
  401cee:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  401cf2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  401cf4:	681a      	ldr	r2, [r3, #0]
  401cf6:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  401cfa:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  401cfc:	4b0b      	ldr	r3, [pc, #44]	; (401d2c <xPortStartScheduler+0xac>)
  401cfe:	4798      	blx	r3
	uxCriticalNesting = 0;
  401d00:	2200      	movs	r2, #0
  401d02:	4b0b      	ldr	r3, [pc, #44]	; (401d30 <xPortStartScheduler+0xb0>)
  401d04:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  401d06:	4b0b      	ldr	r3, [pc, #44]	; (401d34 <xPortStartScheduler+0xb4>)
  401d08:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  401d0a:	4a0b      	ldr	r2, [pc, #44]	; (401d38 <xPortStartScheduler+0xb8>)
  401d0c:	6813      	ldr	r3, [r2, #0]
  401d0e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  401d12:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  401d14:	4b09      	ldr	r3, [pc, #36]	; (401d3c <xPortStartScheduler+0xbc>)
  401d16:	4798      	blx	r3
	prvTaskExitError();
  401d18:	4b09      	ldr	r3, [pc, #36]	; (401d40 <xPortStartScheduler+0xc0>)
  401d1a:	4798      	blx	r3
  401d1c:	e000e400 	.word	0xe000e400
  401d20:	20400a5c 	.word	0x20400a5c
  401d24:	20400a60 	.word	0x20400a60
  401d28:	e000ed20 	.word	0xe000ed20
  401d2c:	00401c69 	.word	0x00401c69
  401d30:	20400010 	.word	0x20400010
  401d34:	00401aed 	.word	0x00401aed
  401d38:	e000ef34 	.word	0xe000ef34
  401d3c:	00401acd 	.word	0x00401acd
  401d40:	00401a91 	.word	0x00401a91

00401d44 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  401d44:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  401d48:	2b0f      	cmp	r3, #15
  401d4a:	d911      	bls.n	401d70 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  401d4c:	4a12      	ldr	r2, [pc, #72]	; (401d98 <vPortValidateInterruptPriority+0x54>)
  401d4e:	5c9b      	ldrb	r3, [r3, r2]
  401d50:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  401d52:	4a12      	ldr	r2, [pc, #72]	; (401d9c <vPortValidateInterruptPriority+0x58>)
  401d54:	7812      	ldrb	r2, [r2, #0]
  401d56:	429a      	cmp	r2, r3
  401d58:	d90a      	bls.n	401d70 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  401d5a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d5e:	b672      	cpsid	i
  401d60:	f383 8811 	msr	BASEPRI, r3
  401d64:	f3bf 8f6f 	isb	sy
  401d68:	f3bf 8f4f 	dsb	sy
  401d6c:	b662      	cpsie	i
  401d6e:	e7fe      	b.n	401d6e <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  401d70:	4b0b      	ldr	r3, [pc, #44]	; (401da0 <vPortValidateInterruptPriority+0x5c>)
  401d72:	681b      	ldr	r3, [r3, #0]
  401d74:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401d78:	4a0a      	ldr	r2, [pc, #40]	; (401da4 <vPortValidateInterruptPriority+0x60>)
  401d7a:	6812      	ldr	r2, [r2, #0]
  401d7c:	4293      	cmp	r3, r2
  401d7e:	d90a      	bls.n	401d96 <vPortValidateInterruptPriority+0x52>
  401d80:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d84:	b672      	cpsid	i
  401d86:	f383 8811 	msr	BASEPRI, r3
  401d8a:	f3bf 8f6f 	isb	sy
  401d8e:	f3bf 8f4f 	dsb	sy
  401d92:	b662      	cpsie	i
  401d94:	e7fe      	b.n	401d94 <vPortValidateInterruptPriority+0x50>
  401d96:	4770      	bx	lr
  401d98:	e000e3f0 	.word	0xe000e3f0
  401d9c:	20400a5c 	.word	0x20400a5c
  401da0:	e000ed0c 	.word	0xe000ed0c
  401da4:	20400a60 	.word	0x20400a60

00401da8 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  401da8:	b510      	push	{r4, lr}
  401daa:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  401dac:	4b06      	ldr	r3, [pc, #24]	; (401dc8 <pvPortMalloc+0x20>)
  401dae:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  401db0:	4620      	mov	r0, r4
  401db2:	4b06      	ldr	r3, [pc, #24]	; (401dcc <pvPortMalloc+0x24>)
  401db4:	4798      	blx	r3
  401db6:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  401db8:	4b05      	ldr	r3, [pc, #20]	; (401dd0 <pvPortMalloc+0x28>)
  401dba:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  401dbc:	b10c      	cbz	r4, 401dc2 <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  401dbe:	4620      	mov	r0, r4
  401dc0:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  401dc2:	4b04      	ldr	r3, [pc, #16]	; (401dd4 <pvPortMalloc+0x2c>)
  401dc4:	4798      	blx	r3
	return pvReturn;
  401dc6:	e7fa      	b.n	401dbe <pvPortMalloc+0x16>
  401dc8:	00402971 	.word	0x00402971
  401dcc:	00406c7d 	.word	0x00406c7d
  401dd0:	00402ad9 	.word	0x00402ad9
  401dd4:	004038db 	.word	0x004038db

00401dd8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  401dd8:	b148      	cbz	r0, 401dee <vPortFree+0x16>
{
  401dda:	b510      	push	{r4, lr}
  401ddc:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  401dde:	4b04      	ldr	r3, [pc, #16]	; (401df0 <vPortFree+0x18>)
  401de0:	4798      	blx	r3
		{
			free( pv );
  401de2:	4620      	mov	r0, r4
  401de4:	4b03      	ldr	r3, [pc, #12]	; (401df4 <vPortFree+0x1c>)
  401de6:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401de8:	4b03      	ldr	r3, [pc, #12]	; (401df8 <vPortFree+0x20>)
  401dea:	4798      	blx	r3
  401dec:	bd10      	pop	{r4, pc}
  401dee:	4770      	bx	lr
  401df0:	00402971 	.word	0x00402971
  401df4:	00406c8d 	.word	0x00406c8d
  401df8:	00402ad9 	.word	0x00402ad9

00401dfc <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  401dfc:	b538      	push	{r3, r4, r5, lr}
  401dfe:	4604      	mov	r4, r0
  401e00:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  401e02:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401e04:	b95a      	cbnz	r2, 401e1e <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401e06:	6803      	ldr	r3, [r0, #0]
  401e08:	2b00      	cmp	r3, #0
  401e0a:	d12e      	bne.n	401e6a <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401e0c:	6840      	ldr	r0, [r0, #4]
  401e0e:	4b1b      	ldr	r3, [pc, #108]	; (401e7c <prvCopyDataToQueue+0x80>)
  401e10:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  401e12:	2300      	movs	r3, #0
  401e14:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  401e16:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401e18:	3301      	adds	r3, #1
  401e1a:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  401e1c:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  401e1e:	b96d      	cbnz	r5, 401e3c <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  401e20:	6880      	ldr	r0, [r0, #8]
  401e22:	4b17      	ldr	r3, [pc, #92]	; (401e80 <prvCopyDataToQueue+0x84>)
  401e24:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401e26:	68a3      	ldr	r3, [r4, #8]
  401e28:	6c22      	ldr	r2, [r4, #64]	; 0x40
  401e2a:	4413      	add	r3, r2
  401e2c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401e2e:	6862      	ldr	r2, [r4, #4]
  401e30:	4293      	cmp	r3, r2
  401e32:	d31c      	bcc.n	401e6e <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  401e34:	6823      	ldr	r3, [r4, #0]
  401e36:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  401e38:	2000      	movs	r0, #0
  401e3a:	e7ec      	b.n	401e16 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401e3c:	68c0      	ldr	r0, [r0, #12]
  401e3e:	4b10      	ldr	r3, [pc, #64]	; (401e80 <prvCopyDataToQueue+0x84>)
  401e40:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  401e42:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401e44:	425b      	negs	r3, r3
  401e46:	68e2      	ldr	r2, [r4, #12]
  401e48:	441a      	add	r2, r3
  401e4a:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401e4c:	6821      	ldr	r1, [r4, #0]
  401e4e:	428a      	cmp	r2, r1
  401e50:	d202      	bcs.n	401e58 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  401e52:	6862      	ldr	r2, [r4, #4]
  401e54:	4413      	add	r3, r2
  401e56:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  401e58:	2d02      	cmp	r5, #2
  401e5a:	d10a      	bne.n	401e72 <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401e5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401e5e:	b153      	cbz	r3, 401e76 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  401e60:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401e62:	3b01      	subs	r3, #1
  401e64:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  401e66:	2000      	movs	r0, #0
  401e68:	e7d5      	b.n	401e16 <prvCopyDataToQueue+0x1a>
  401e6a:	2000      	movs	r0, #0
  401e6c:	e7d3      	b.n	401e16 <prvCopyDataToQueue+0x1a>
  401e6e:	2000      	movs	r0, #0
  401e70:	e7d1      	b.n	401e16 <prvCopyDataToQueue+0x1a>
  401e72:	2000      	movs	r0, #0
  401e74:	e7cf      	b.n	401e16 <prvCopyDataToQueue+0x1a>
  401e76:	2000      	movs	r0, #0
  401e78:	e7cd      	b.n	401e16 <prvCopyDataToQueue+0x1a>
  401e7a:	bf00      	nop
  401e7c:	00403121 	.word	0x00403121
  401e80:	004071fd 	.word	0x004071fd

00401e84 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  401e84:	b530      	push	{r4, r5, lr}
  401e86:	b083      	sub	sp, #12
  401e88:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  401e8a:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  401e8c:	b174      	cbz	r4, 401eac <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  401e8e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401e90:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401e92:	429a      	cmp	r2, r3
  401e94:	d315      	bcc.n	401ec2 <prvNotifyQueueSetContainer+0x3e>
  401e96:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e9a:	b672      	cpsid	i
  401e9c:	f383 8811 	msr	BASEPRI, r3
  401ea0:	f3bf 8f6f 	isb	sy
  401ea4:	f3bf 8f4f 	dsb	sy
  401ea8:	b662      	cpsie	i
  401eaa:	e7fe      	b.n	401eaa <prvNotifyQueueSetContainer+0x26>
  401eac:	f04f 0380 	mov.w	r3, #128	; 0x80
  401eb0:	b672      	cpsid	i
  401eb2:	f383 8811 	msr	BASEPRI, r3
  401eb6:	f3bf 8f6f 	isb	sy
  401eba:	f3bf 8f4f 	dsb	sy
  401ebe:	b662      	cpsie	i
  401ec0:	e7fe      	b.n	401ec0 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  401ec2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401ec4:	4293      	cmp	r3, r2
  401ec6:	d803      	bhi.n	401ed0 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  401ec8:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401eca:	4628      	mov	r0, r5
  401ecc:	b003      	add	sp, #12
  401ece:	bd30      	pop	{r4, r5, pc}
  401ed0:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401ed2:	a901      	add	r1, sp, #4
  401ed4:	4620      	mov	r0, r4
  401ed6:	4b0b      	ldr	r3, [pc, #44]	; (401f04 <prvNotifyQueueSetContainer+0x80>)
  401ed8:	4798      	blx	r3
  401eda:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  401edc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401ede:	f1b3 3fff 	cmp.w	r3, #4294967295
  401ee2:	d10a      	bne.n	401efa <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401ee4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401ee6:	2b00      	cmp	r3, #0
  401ee8:	d0ef      	beq.n	401eca <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  401eea:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401eee:	4b06      	ldr	r3, [pc, #24]	; (401f08 <prvNotifyQueueSetContainer+0x84>)
  401ef0:	4798      	blx	r3
  401ef2:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  401ef4:	bf18      	it	ne
  401ef6:	2501      	movne	r5, #1
  401ef8:	e7e7      	b.n	401eca <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  401efa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401efc:	3301      	adds	r3, #1
  401efe:	64a3      	str	r3, [r4, #72]	; 0x48
  401f00:	e7e3      	b.n	401eca <prvNotifyQueueSetContainer+0x46>
  401f02:	bf00      	nop
  401f04:	00401dfd 	.word	0x00401dfd
  401f08:	00402ef5 	.word	0x00402ef5

00401f0c <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  401f0c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401f0e:	b172      	cbz	r2, 401f2e <prvCopyDataFromQueue+0x22>
{
  401f10:	b510      	push	{r4, lr}
  401f12:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401f14:	68c4      	ldr	r4, [r0, #12]
  401f16:	4414      	add	r4, r2
  401f18:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401f1a:	6840      	ldr	r0, [r0, #4]
  401f1c:	4284      	cmp	r4, r0
  401f1e:	d301      	bcc.n	401f24 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401f20:	6818      	ldr	r0, [r3, #0]
  401f22:	60d8      	str	r0, [r3, #12]
  401f24:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  401f26:	68d9      	ldr	r1, [r3, #12]
  401f28:	4b01      	ldr	r3, [pc, #4]	; (401f30 <prvCopyDataFromQueue+0x24>)
  401f2a:	4798      	blx	r3
  401f2c:	bd10      	pop	{r4, pc}
  401f2e:	4770      	bx	lr
  401f30:	004071fd 	.word	0x004071fd

00401f34 <prvUnlockQueue>:
{
  401f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401f36:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401f38:	4b22      	ldr	r3, [pc, #136]	; (401fc4 <prvUnlockQueue+0x90>)
  401f3a:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401f3c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401f3e:	2b00      	cmp	r3, #0
  401f40:	dd1b      	ble.n	401f7a <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401f42:	4d21      	ldr	r5, [pc, #132]	; (401fc8 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  401f44:	4f21      	ldr	r7, [pc, #132]	; (401fcc <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401f46:	4e22      	ldr	r6, [pc, #136]	; (401fd0 <prvUnlockQueue+0x9c>)
  401f48:	e00b      	b.n	401f62 <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401f4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401f4c:	b1ab      	cbz	r3, 401f7a <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401f4e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401f52:	47b0      	blx	r6
  401f54:	b978      	cbnz	r0, 401f76 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  401f56:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401f58:	3b01      	subs	r3, #1
  401f5a:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401f5c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401f5e:	2b00      	cmp	r3, #0
  401f60:	dd0b      	ble.n	401f7a <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  401f62:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401f64:	2b00      	cmp	r3, #0
  401f66:	d0f0      	beq.n	401f4a <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401f68:	2100      	movs	r1, #0
  401f6a:	4620      	mov	r0, r4
  401f6c:	47a8      	blx	r5
  401f6e:	2801      	cmp	r0, #1
  401f70:	d1f1      	bne.n	401f56 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  401f72:	47b8      	blx	r7
  401f74:	e7ef      	b.n	401f56 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  401f76:	47b8      	blx	r7
  401f78:	e7ed      	b.n	401f56 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  401f7a:	f04f 33ff 	mov.w	r3, #4294967295
  401f7e:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  401f80:	4b14      	ldr	r3, [pc, #80]	; (401fd4 <prvUnlockQueue+0xa0>)
  401f82:	4798      	blx	r3
	taskENTER_CRITICAL();
  401f84:	4b0f      	ldr	r3, [pc, #60]	; (401fc4 <prvUnlockQueue+0x90>)
  401f86:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401f88:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401f8a:	2b00      	cmp	r3, #0
  401f8c:	dd14      	ble.n	401fb8 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401f8e:	6923      	ldr	r3, [r4, #16]
  401f90:	b193      	cbz	r3, 401fb8 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401f92:	f104 0610 	add.w	r6, r4, #16
  401f96:	4d0e      	ldr	r5, [pc, #56]	; (401fd0 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  401f98:	4f0c      	ldr	r7, [pc, #48]	; (401fcc <prvUnlockQueue+0x98>)
  401f9a:	e007      	b.n	401fac <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  401f9c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401f9e:	3b01      	subs	r3, #1
  401fa0:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401fa2:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401fa4:	2b00      	cmp	r3, #0
  401fa6:	dd07      	ble.n	401fb8 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401fa8:	6923      	ldr	r3, [r4, #16]
  401faa:	b12b      	cbz	r3, 401fb8 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401fac:	4630      	mov	r0, r6
  401fae:	47a8      	blx	r5
  401fb0:	2800      	cmp	r0, #0
  401fb2:	d0f3      	beq.n	401f9c <prvUnlockQueue+0x68>
					vTaskMissedYield();
  401fb4:	47b8      	blx	r7
  401fb6:	e7f1      	b.n	401f9c <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  401fb8:	f04f 33ff 	mov.w	r3, #4294967295
  401fbc:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  401fbe:	4b05      	ldr	r3, [pc, #20]	; (401fd4 <prvUnlockQueue+0xa0>)
  401fc0:	4798      	blx	r3
  401fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401fc4:	00401b4d 	.word	0x00401b4d
  401fc8:	00401e85 	.word	0x00401e85
  401fcc:	00403051 	.word	0x00403051
  401fd0:	00402ef5 	.word	0x00402ef5
  401fd4:	00401b99 	.word	0x00401b99

00401fd8 <xQueueGenericReset>:
{
  401fd8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  401fda:	b308      	cbz	r0, 402020 <xQueueGenericReset+0x48>
  401fdc:	4604      	mov	r4, r0
  401fde:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401fe0:	4b1d      	ldr	r3, [pc, #116]	; (402058 <xQueueGenericReset+0x80>)
  401fe2:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401fe4:	6822      	ldr	r2, [r4, #0]
  401fe6:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401fe8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401fea:	fb03 f301 	mul.w	r3, r3, r1
  401fee:	18d0      	adds	r0, r2, r3
  401ff0:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401ff2:	2000      	movs	r0, #0
  401ff4:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401ff6:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  401ff8:	1a5b      	subs	r3, r3, r1
  401ffa:	4413      	add	r3, r2
  401ffc:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401ffe:	f04f 33ff 	mov.w	r3, #4294967295
  402002:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  402004:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  402006:	b9fd      	cbnz	r5, 402048 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402008:	6923      	ldr	r3, [r4, #16]
  40200a:	b12b      	cbz	r3, 402018 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40200c:	f104 0010 	add.w	r0, r4, #16
  402010:	4b12      	ldr	r3, [pc, #72]	; (40205c <xQueueGenericReset+0x84>)
  402012:	4798      	blx	r3
  402014:	2801      	cmp	r0, #1
  402016:	d00e      	beq.n	402036 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  402018:	4b11      	ldr	r3, [pc, #68]	; (402060 <xQueueGenericReset+0x88>)
  40201a:	4798      	blx	r3
}
  40201c:	2001      	movs	r0, #1
  40201e:	bd38      	pop	{r3, r4, r5, pc}
  402020:	f04f 0380 	mov.w	r3, #128	; 0x80
  402024:	b672      	cpsid	i
  402026:	f383 8811 	msr	BASEPRI, r3
  40202a:	f3bf 8f6f 	isb	sy
  40202e:	f3bf 8f4f 	dsb	sy
  402032:	b662      	cpsie	i
  402034:	e7fe      	b.n	402034 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  402036:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40203a:	4b0a      	ldr	r3, [pc, #40]	; (402064 <xQueueGenericReset+0x8c>)
  40203c:	601a      	str	r2, [r3, #0]
  40203e:	f3bf 8f4f 	dsb	sy
  402042:	f3bf 8f6f 	isb	sy
  402046:	e7e7      	b.n	402018 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  402048:	f104 0010 	add.w	r0, r4, #16
  40204c:	4d06      	ldr	r5, [pc, #24]	; (402068 <xQueueGenericReset+0x90>)
  40204e:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  402050:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402054:	47a8      	blx	r5
  402056:	e7df      	b.n	402018 <xQueueGenericReset+0x40>
  402058:	00401b4d 	.word	0x00401b4d
  40205c:	00402ef5 	.word	0x00402ef5
  402060:	00401b99 	.word	0x00401b99
  402064:	e000ed04 	.word	0xe000ed04
  402068:	00401a01 	.word	0x00401a01

0040206c <xQueueGenericCreate>:
{
  40206c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  40206e:	b950      	cbnz	r0, 402086 <xQueueGenericCreate+0x1a>
  402070:	f04f 0380 	mov.w	r3, #128	; 0x80
  402074:	b672      	cpsid	i
  402076:	f383 8811 	msr	BASEPRI, r3
  40207a:	f3bf 8f6f 	isb	sy
  40207e:	f3bf 8f4f 	dsb	sy
  402082:	b662      	cpsie	i
  402084:	e7fe      	b.n	402084 <xQueueGenericCreate+0x18>
  402086:	4606      	mov	r6, r0
  402088:	4617      	mov	r7, r2
  40208a:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  40208c:	b189      	cbz	r1, 4020b2 <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40208e:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  402092:	3059      	adds	r0, #89	; 0x59
  402094:	4b12      	ldr	r3, [pc, #72]	; (4020e0 <xQueueGenericCreate+0x74>)
  402096:	4798      	blx	r3
	if( pxNewQueue != NULL )
  402098:	4604      	mov	r4, r0
  40209a:	b9e8      	cbnz	r0, 4020d8 <xQueueGenericCreate+0x6c>
  40209c:	f04f 0380 	mov.w	r3, #128	; 0x80
  4020a0:	b672      	cpsid	i
  4020a2:	f383 8811 	msr	BASEPRI, r3
  4020a6:	f3bf 8f6f 	isb	sy
  4020aa:	f3bf 8f4f 	dsb	sy
  4020ae:	b662      	cpsie	i
  4020b0:	e7fe      	b.n	4020b0 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4020b2:	2058      	movs	r0, #88	; 0x58
  4020b4:	4b0a      	ldr	r3, [pc, #40]	; (4020e0 <xQueueGenericCreate+0x74>)
  4020b6:	4798      	blx	r3
	if( pxNewQueue != NULL )
  4020b8:	4604      	mov	r4, r0
  4020ba:	2800      	cmp	r0, #0
  4020bc:	d0ee      	beq.n	40209c <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  4020be:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  4020c0:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  4020c2:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  4020c4:	2101      	movs	r1, #1
  4020c6:	4620      	mov	r0, r4
  4020c8:	4b06      	ldr	r3, [pc, #24]	; (4020e4 <xQueueGenericCreate+0x78>)
  4020ca:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  4020cc:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  4020d0:	2300      	movs	r3, #0
  4020d2:	6563      	str	r3, [r4, #84]	; 0x54
}
  4020d4:	4620      	mov	r0, r4
  4020d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  4020d8:	f100 0358 	add.w	r3, r0, #88	; 0x58
  4020dc:	6003      	str	r3, [r0, #0]
  4020de:	e7ef      	b.n	4020c0 <xQueueGenericCreate+0x54>
  4020e0:	00401da9 	.word	0x00401da9
  4020e4:	00401fd9 	.word	0x00401fd9

004020e8 <xQueueGenericSend>:
{
  4020e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4020ec:	b085      	sub	sp, #20
  4020ee:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  4020f0:	b1b8      	cbz	r0, 402122 <xQueueGenericSend+0x3a>
  4020f2:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4020f4:	b301      	cbz	r1, 402138 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4020f6:	2b02      	cmp	r3, #2
  4020f8:	d02c      	beq.n	402154 <xQueueGenericSend+0x6c>
  4020fa:	461d      	mov	r5, r3
  4020fc:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  4020fe:	4b66      	ldr	r3, [pc, #408]	; (402298 <xQueueGenericSend+0x1b0>)
  402100:	4798      	blx	r3
  402102:	2800      	cmp	r0, #0
  402104:	d134      	bne.n	402170 <xQueueGenericSend+0x88>
  402106:	9b01      	ldr	r3, [sp, #4]
  402108:	2b00      	cmp	r3, #0
  40210a:	d038      	beq.n	40217e <xQueueGenericSend+0x96>
  40210c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402110:	b672      	cpsid	i
  402112:	f383 8811 	msr	BASEPRI, r3
  402116:	f3bf 8f6f 	isb	sy
  40211a:	f3bf 8f4f 	dsb	sy
  40211e:	b662      	cpsie	i
  402120:	e7fe      	b.n	402120 <xQueueGenericSend+0x38>
  402122:	f04f 0380 	mov.w	r3, #128	; 0x80
  402126:	b672      	cpsid	i
  402128:	f383 8811 	msr	BASEPRI, r3
  40212c:	f3bf 8f6f 	isb	sy
  402130:	f3bf 8f4f 	dsb	sy
  402134:	b662      	cpsie	i
  402136:	e7fe      	b.n	402136 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402138:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40213a:	2a00      	cmp	r2, #0
  40213c:	d0db      	beq.n	4020f6 <xQueueGenericSend+0xe>
  40213e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402142:	b672      	cpsid	i
  402144:	f383 8811 	msr	BASEPRI, r3
  402148:	f3bf 8f6f 	isb	sy
  40214c:	f3bf 8f4f 	dsb	sy
  402150:	b662      	cpsie	i
  402152:	e7fe      	b.n	402152 <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402154:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  402156:	2a01      	cmp	r2, #1
  402158:	d0cf      	beq.n	4020fa <xQueueGenericSend+0x12>
  40215a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40215e:	b672      	cpsid	i
  402160:	f383 8811 	msr	BASEPRI, r3
  402164:	f3bf 8f6f 	isb	sy
  402168:	f3bf 8f4f 	dsb	sy
  40216c:	b662      	cpsie	i
  40216e:	e7fe      	b.n	40216e <xQueueGenericSend+0x86>
  402170:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  402172:	4e4a      	ldr	r6, [pc, #296]	; (40229c <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  402174:	f8df a150 	ldr.w	sl, [pc, #336]	; 4022c8 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  402178:	f8df 912c 	ldr.w	r9, [pc, #300]	; 4022a8 <xQueueGenericSend+0x1c0>
  40217c:	e042      	b.n	402204 <xQueueGenericSend+0x11c>
  40217e:	2700      	movs	r7, #0
  402180:	e7f7      	b.n	402172 <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402182:	462a      	mov	r2, r5
  402184:	4641      	mov	r1, r8
  402186:	4620      	mov	r0, r4
  402188:	4b45      	ldr	r3, [pc, #276]	; (4022a0 <xQueueGenericSend+0x1b8>)
  40218a:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  40218c:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40218e:	b19b      	cbz	r3, 4021b8 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402190:	4629      	mov	r1, r5
  402192:	4620      	mov	r0, r4
  402194:	4b43      	ldr	r3, [pc, #268]	; (4022a4 <xQueueGenericSend+0x1bc>)
  402196:	4798      	blx	r3
  402198:	2801      	cmp	r0, #1
  40219a:	d107      	bne.n	4021ac <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  40219c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4021a0:	4b41      	ldr	r3, [pc, #260]	; (4022a8 <xQueueGenericSend+0x1c0>)
  4021a2:	601a      	str	r2, [r3, #0]
  4021a4:	f3bf 8f4f 	dsb	sy
  4021a8:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  4021ac:	4b3f      	ldr	r3, [pc, #252]	; (4022ac <xQueueGenericSend+0x1c4>)
  4021ae:	4798      	blx	r3
				return pdPASS;
  4021b0:	2001      	movs	r0, #1
}
  4021b2:	b005      	add	sp, #20
  4021b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4021b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4021ba:	b173      	cbz	r3, 4021da <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4021bc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4021c0:	4b3b      	ldr	r3, [pc, #236]	; (4022b0 <xQueueGenericSend+0x1c8>)
  4021c2:	4798      	blx	r3
  4021c4:	2801      	cmp	r0, #1
  4021c6:	d1f1      	bne.n	4021ac <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  4021c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4021cc:	4b36      	ldr	r3, [pc, #216]	; (4022a8 <xQueueGenericSend+0x1c0>)
  4021ce:	601a      	str	r2, [r3, #0]
  4021d0:	f3bf 8f4f 	dsb	sy
  4021d4:	f3bf 8f6f 	isb	sy
  4021d8:	e7e8      	b.n	4021ac <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  4021da:	2800      	cmp	r0, #0
  4021dc:	d0e6      	beq.n	4021ac <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  4021de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4021e2:	4b31      	ldr	r3, [pc, #196]	; (4022a8 <xQueueGenericSend+0x1c0>)
  4021e4:	601a      	str	r2, [r3, #0]
  4021e6:	f3bf 8f4f 	dsb	sy
  4021ea:	f3bf 8f6f 	isb	sy
  4021ee:	e7dd      	b.n	4021ac <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  4021f0:	4b2e      	ldr	r3, [pc, #184]	; (4022ac <xQueueGenericSend+0x1c4>)
  4021f2:	4798      	blx	r3
					return errQUEUE_FULL;
  4021f4:	2000      	movs	r0, #0
  4021f6:	e7dc      	b.n	4021b2 <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  4021f8:	4620      	mov	r0, r4
  4021fa:	4b2e      	ldr	r3, [pc, #184]	; (4022b4 <xQueueGenericSend+0x1cc>)
  4021fc:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4021fe:	4b2e      	ldr	r3, [pc, #184]	; (4022b8 <xQueueGenericSend+0x1d0>)
  402200:	4798      	blx	r3
  402202:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  402204:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402206:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402208:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40220a:	429a      	cmp	r2, r3
  40220c:	d3b9      	bcc.n	402182 <xQueueGenericSend+0x9a>
  40220e:	2d02      	cmp	r5, #2
  402210:	d0b7      	beq.n	402182 <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  402212:	9b01      	ldr	r3, [sp, #4]
  402214:	2b00      	cmp	r3, #0
  402216:	d0eb      	beq.n	4021f0 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  402218:	b90f      	cbnz	r7, 40221e <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  40221a:	a802      	add	r0, sp, #8
  40221c:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  40221e:	4b23      	ldr	r3, [pc, #140]	; (4022ac <xQueueGenericSend+0x1c4>)
  402220:	4798      	blx	r3
		vTaskSuspendAll();
  402222:	4b26      	ldr	r3, [pc, #152]	; (4022bc <xQueueGenericSend+0x1d4>)
  402224:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402226:	47b0      	blx	r6
  402228:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40222a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40222e:	d101      	bne.n	402234 <xQueueGenericSend+0x14c>
  402230:	2300      	movs	r3, #0
  402232:	6463      	str	r3, [r4, #68]	; 0x44
  402234:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402236:	f1b3 3fff 	cmp.w	r3, #4294967295
  40223a:	d101      	bne.n	402240 <xQueueGenericSend+0x158>
  40223c:	2300      	movs	r3, #0
  40223e:	64a3      	str	r3, [r4, #72]	; 0x48
  402240:	4b1a      	ldr	r3, [pc, #104]	; (4022ac <xQueueGenericSend+0x1c4>)
  402242:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402244:	a901      	add	r1, sp, #4
  402246:	a802      	add	r0, sp, #8
  402248:	4b1d      	ldr	r3, [pc, #116]	; (4022c0 <xQueueGenericSend+0x1d8>)
  40224a:	4798      	blx	r3
  40224c:	b9e0      	cbnz	r0, 402288 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  40224e:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  402250:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  402254:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  402256:	4b15      	ldr	r3, [pc, #84]	; (4022ac <xQueueGenericSend+0x1c4>)
  402258:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  40225a:	45bb      	cmp	fp, r7
  40225c:	d1cc      	bne.n	4021f8 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  40225e:	9901      	ldr	r1, [sp, #4]
  402260:	f104 0010 	add.w	r0, r4, #16
  402264:	4b17      	ldr	r3, [pc, #92]	; (4022c4 <xQueueGenericSend+0x1dc>)
  402266:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402268:	4620      	mov	r0, r4
  40226a:	4b12      	ldr	r3, [pc, #72]	; (4022b4 <xQueueGenericSend+0x1cc>)
  40226c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40226e:	4b12      	ldr	r3, [pc, #72]	; (4022b8 <xQueueGenericSend+0x1d0>)
  402270:	4798      	blx	r3
  402272:	2800      	cmp	r0, #0
  402274:	d1c5      	bne.n	402202 <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  402276:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40227a:	f8c9 3000 	str.w	r3, [r9]
  40227e:	f3bf 8f4f 	dsb	sy
  402282:	f3bf 8f6f 	isb	sy
  402286:	e7bc      	b.n	402202 <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  402288:	4620      	mov	r0, r4
  40228a:	4b0a      	ldr	r3, [pc, #40]	; (4022b4 <xQueueGenericSend+0x1cc>)
  40228c:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40228e:	4b0a      	ldr	r3, [pc, #40]	; (4022b8 <xQueueGenericSend+0x1d0>)
  402290:	4798      	blx	r3
			return errQUEUE_FULL;
  402292:	2000      	movs	r0, #0
  402294:	e78d      	b.n	4021b2 <xQueueGenericSend+0xca>
  402296:	bf00      	nop
  402298:	0040305d 	.word	0x0040305d
  40229c:	00401b4d 	.word	0x00401b4d
  4022a0:	00401dfd 	.word	0x00401dfd
  4022a4:	00401e85 	.word	0x00401e85
  4022a8:	e000ed04 	.word	0xe000ed04
  4022ac:	00401b99 	.word	0x00401b99
  4022b0:	00402ef5 	.word	0x00402ef5
  4022b4:	00401f35 	.word	0x00401f35
  4022b8:	00402ad9 	.word	0x00402ad9
  4022bc:	00402971 	.word	0x00402971
  4022c0:	00402fbd 	.word	0x00402fbd
  4022c4:	00402df1 	.word	0x00402df1
  4022c8:	00402f8d 	.word	0x00402f8d

004022cc <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  4022cc:	2800      	cmp	r0, #0
  4022ce:	d036      	beq.n	40233e <xQueueGenericSendFromISR+0x72>
{
  4022d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4022d4:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4022d6:	2900      	cmp	r1, #0
  4022d8:	d03c      	beq.n	402354 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4022da:	2b02      	cmp	r3, #2
  4022dc:	d048      	beq.n	402370 <xQueueGenericSendFromISR+0xa4>
  4022de:	461e      	mov	r6, r3
  4022e0:	4615      	mov	r5, r2
  4022e2:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  4022e4:	4b35      	ldr	r3, [pc, #212]	; (4023bc <xQueueGenericSendFromISR+0xf0>)
  4022e6:	4798      	blx	r3
	__asm volatile
  4022e8:	f3ef 8711 	mrs	r7, BASEPRI
  4022ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022f0:	b672      	cpsid	i
  4022f2:	f383 8811 	msr	BASEPRI, r3
  4022f6:	f3bf 8f6f 	isb	sy
  4022fa:	f3bf 8f4f 	dsb	sy
  4022fe:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402300:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402302:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402304:	429a      	cmp	r2, r3
  402306:	d301      	bcc.n	40230c <xQueueGenericSendFromISR+0x40>
  402308:	2e02      	cmp	r6, #2
  40230a:	d14f      	bne.n	4023ac <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40230c:	4632      	mov	r2, r6
  40230e:	4641      	mov	r1, r8
  402310:	4620      	mov	r0, r4
  402312:	4b2b      	ldr	r3, [pc, #172]	; (4023c0 <xQueueGenericSendFromISR+0xf4>)
  402314:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  402316:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402318:	f1b3 3fff 	cmp.w	r3, #4294967295
  40231c:	d141      	bne.n	4023a2 <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  40231e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402320:	2b00      	cmp	r3, #0
  402322:	d033      	beq.n	40238c <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402324:	4631      	mov	r1, r6
  402326:	4620      	mov	r0, r4
  402328:	4b26      	ldr	r3, [pc, #152]	; (4023c4 <xQueueGenericSendFromISR+0xf8>)
  40232a:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  40232c:	2d00      	cmp	r5, #0
  40232e:	d03f      	beq.n	4023b0 <xQueueGenericSendFromISR+0xe4>
  402330:	2801      	cmp	r0, #1
  402332:	d13d      	bne.n	4023b0 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  402334:	6028      	str	r0, [r5, #0]
	__asm volatile
  402336:	f387 8811 	msr	BASEPRI, r7
}
  40233a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  40233e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402342:	b672      	cpsid	i
  402344:	f383 8811 	msr	BASEPRI, r3
  402348:	f3bf 8f6f 	isb	sy
  40234c:	f3bf 8f4f 	dsb	sy
  402350:	b662      	cpsie	i
  402352:	e7fe      	b.n	402352 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402354:	6c00      	ldr	r0, [r0, #64]	; 0x40
  402356:	2800      	cmp	r0, #0
  402358:	d0bf      	beq.n	4022da <xQueueGenericSendFromISR+0xe>
  40235a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40235e:	b672      	cpsid	i
  402360:	f383 8811 	msr	BASEPRI, r3
  402364:	f3bf 8f6f 	isb	sy
  402368:	f3bf 8f4f 	dsb	sy
  40236c:	b662      	cpsie	i
  40236e:	e7fe      	b.n	40236e <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402370:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  402372:	2801      	cmp	r0, #1
  402374:	d0b3      	beq.n	4022de <xQueueGenericSendFromISR+0x12>
  402376:	f04f 0380 	mov.w	r3, #128	; 0x80
  40237a:	b672      	cpsid	i
  40237c:	f383 8811 	msr	BASEPRI, r3
  402380:	f3bf 8f6f 	isb	sy
  402384:	f3bf 8f4f 	dsb	sy
  402388:	b662      	cpsie	i
  40238a:	e7fe      	b.n	40238a <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40238c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40238e:	b18b      	cbz	r3, 4023b4 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402390:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402394:	4b0c      	ldr	r3, [pc, #48]	; (4023c8 <xQueueGenericSendFromISR+0xfc>)
  402396:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  402398:	b175      	cbz	r5, 4023b8 <xQueueGenericSendFromISR+0xec>
  40239a:	b168      	cbz	r0, 4023b8 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  40239c:	2001      	movs	r0, #1
  40239e:	6028      	str	r0, [r5, #0]
  4023a0:	e7c9      	b.n	402336 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  4023a2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4023a4:	3301      	adds	r3, #1
  4023a6:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  4023a8:	2001      	movs	r0, #1
  4023aa:	e7c4      	b.n	402336 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  4023ac:	2000      	movs	r0, #0
  4023ae:	e7c2      	b.n	402336 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  4023b0:	2001      	movs	r0, #1
  4023b2:	e7c0      	b.n	402336 <xQueueGenericSendFromISR+0x6a>
  4023b4:	2001      	movs	r0, #1
  4023b6:	e7be      	b.n	402336 <xQueueGenericSendFromISR+0x6a>
  4023b8:	2001      	movs	r0, #1
  4023ba:	e7bc      	b.n	402336 <xQueueGenericSendFromISR+0x6a>
  4023bc:	00401d45 	.word	0x00401d45
  4023c0:	00401dfd 	.word	0x00401dfd
  4023c4:	00401e85 	.word	0x00401e85
  4023c8:	00402ef5 	.word	0x00402ef5

004023cc <xQueueGenericReceive>:
{
  4023cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4023d0:	b084      	sub	sp, #16
  4023d2:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  4023d4:	b198      	cbz	r0, 4023fe <xQueueGenericReceive+0x32>
  4023d6:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4023d8:	b1e1      	cbz	r1, 402414 <xQueueGenericReceive+0x48>
  4023da:	4698      	mov	r8, r3
  4023dc:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  4023de:	4b61      	ldr	r3, [pc, #388]	; (402564 <xQueueGenericReceive+0x198>)
  4023e0:	4798      	blx	r3
  4023e2:	bb28      	cbnz	r0, 402430 <xQueueGenericReceive+0x64>
  4023e4:	9b01      	ldr	r3, [sp, #4]
  4023e6:	b353      	cbz	r3, 40243e <xQueueGenericReceive+0x72>
  4023e8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023ec:	b672      	cpsid	i
  4023ee:	f383 8811 	msr	BASEPRI, r3
  4023f2:	f3bf 8f6f 	isb	sy
  4023f6:	f3bf 8f4f 	dsb	sy
  4023fa:	b662      	cpsie	i
  4023fc:	e7fe      	b.n	4023fc <xQueueGenericReceive+0x30>
  4023fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  402402:	b672      	cpsid	i
  402404:	f383 8811 	msr	BASEPRI, r3
  402408:	f3bf 8f6f 	isb	sy
  40240c:	f3bf 8f4f 	dsb	sy
  402410:	b662      	cpsie	i
  402412:	e7fe      	b.n	402412 <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402414:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402416:	2a00      	cmp	r2, #0
  402418:	d0df      	beq.n	4023da <xQueueGenericReceive+0xe>
  40241a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40241e:	b672      	cpsid	i
  402420:	f383 8811 	msr	BASEPRI, r3
  402424:	f3bf 8f6f 	isb	sy
  402428:	f3bf 8f4f 	dsb	sy
  40242c:	b662      	cpsie	i
  40242e:	e7fe      	b.n	40242e <xQueueGenericReceive+0x62>
  402430:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  402432:	4d4d      	ldr	r5, [pc, #308]	; (402568 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  402434:	f8df a160 	ldr.w	sl, [pc, #352]	; 402598 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  402438:	f8df 913c 	ldr.w	r9, [pc, #316]	; 402578 <xQueueGenericReceive+0x1ac>
  40243c:	e04b      	b.n	4024d6 <xQueueGenericReceive+0x10a>
  40243e:	2600      	movs	r6, #0
  402440:	e7f7      	b.n	402432 <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  402442:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402444:	4639      	mov	r1, r7
  402446:	4620      	mov	r0, r4
  402448:	4b48      	ldr	r3, [pc, #288]	; (40256c <xQueueGenericReceive+0x1a0>)
  40244a:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  40244c:	f1b8 0f00 	cmp.w	r8, #0
  402450:	d11d      	bne.n	40248e <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  402452:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402454:	3b01      	subs	r3, #1
  402456:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402458:	6823      	ldr	r3, [r4, #0]
  40245a:	b913      	cbnz	r3, 402462 <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  40245c:	4b44      	ldr	r3, [pc, #272]	; (402570 <xQueueGenericReceive+0x1a4>)
  40245e:	4798      	blx	r3
  402460:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402462:	6923      	ldr	r3, [r4, #16]
  402464:	b16b      	cbz	r3, 402482 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402466:	f104 0010 	add.w	r0, r4, #16
  40246a:	4b42      	ldr	r3, [pc, #264]	; (402574 <xQueueGenericReceive+0x1a8>)
  40246c:	4798      	blx	r3
  40246e:	2801      	cmp	r0, #1
  402470:	d107      	bne.n	402482 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402472:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402476:	4b40      	ldr	r3, [pc, #256]	; (402578 <xQueueGenericReceive+0x1ac>)
  402478:	601a      	str	r2, [r3, #0]
  40247a:	f3bf 8f4f 	dsb	sy
  40247e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  402482:	4b3e      	ldr	r3, [pc, #248]	; (40257c <xQueueGenericReceive+0x1b0>)
  402484:	4798      	blx	r3
				return pdPASS;
  402486:	2001      	movs	r0, #1
}
  402488:	b004      	add	sp, #16
  40248a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  40248e:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402490:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402492:	2b00      	cmp	r3, #0
  402494:	d0f5      	beq.n	402482 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402496:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40249a:	4b36      	ldr	r3, [pc, #216]	; (402574 <xQueueGenericReceive+0x1a8>)
  40249c:	4798      	blx	r3
  40249e:	2800      	cmp	r0, #0
  4024a0:	d0ef      	beq.n	402482 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  4024a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4024a6:	4b34      	ldr	r3, [pc, #208]	; (402578 <xQueueGenericReceive+0x1ac>)
  4024a8:	601a      	str	r2, [r3, #0]
  4024aa:	f3bf 8f4f 	dsb	sy
  4024ae:	f3bf 8f6f 	isb	sy
  4024b2:	e7e6      	b.n	402482 <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  4024b4:	4b31      	ldr	r3, [pc, #196]	; (40257c <xQueueGenericReceive+0x1b0>)
  4024b6:	4798      	blx	r3
					return errQUEUE_EMPTY;
  4024b8:	2000      	movs	r0, #0
  4024ba:	e7e5      	b.n	402488 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  4024bc:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  4024be:	6860      	ldr	r0, [r4, #4]
  4024c0:	4b2f      	ldr	r3, [pc, #188]	; (402580 <xQueueGenericReceive+0x1b4>)
  4024c2:	4798      	blx	r3
						taskEXIT_CRITICAL();
  4024c4:	4b2d      	ldr	r3, [pc, #180]	; (40257c <xQueueGenericReceive+0x1b0>)
  4024c6:	4798      	blx	r3
  4024c8:	e030      	b.n	40252c <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  4024ca:	4620      	mov	r0, r4
  4024cc:	4b2d      	ldr	r3, [pc, #180]	; (402584 <xQueueGenericReceive+0x1b8>)
  4024ce:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4024d0:	4b2d      	ldr	r3, [pc, #180]	; (402588 <xQueueGenericReceive+0x1bc>)
  4024d2:	4798      	blx	r3
  4024d4:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  4024d6:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4024d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4024da:	2b00      	cmp	r3, #0
  4024dc:	d1b1      	bne.n	402442 <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  4024de:	9b01      	ldr	r3, [sp, #4]
  4024e0:	2b00      	cmp	r3, #0
  4024e2:	d0e7      	beq.n	4024b4 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  4024e4:	b90e      	cbnz	r6, 4024ea <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  4024e6:	a802      	add	r0, sp, #8
  4024e8:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  4024ea:	4b24      	ldr	r3, [pc, #144]	; (40257c <xQueueGenericReceive+0x1b0>)
  4024ec:	4798      	blx	r3
		vTaskSuspendAll();
  4024ee:	4b27      	ldr	r3, [pc, #156]	; (40258c <xQueueGenericReceive+0x1c0>)
  4024f0:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4024f2:	47a8      	blx	r5
  4024f4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4024f6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4024fa:	d101      	bne.n	402500 <xQueueGenericReceive+0x134>
  4024fc:	2300      	movs	r3, #0
  4024fe:	6463      	str	r3, [r4, #68]	; 0x44
  402500:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402502:	f1b3 3fff 	cmp.w	r3, #4294967295
  402506:	d101      	bne.n	40250c <xQueueGenericReceive+0x140>
  402508:	2300      	movs	r3, #0
  40250a:	64a3      	str	r3, [r4, #72]	; 0x48
  40250c:	4b1b      	ldr	r3, [pc, #108]	; (40257c <xQueueGenericReceive+0x1b0>)
  40250e:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402510:	a901      	add	r1, sp, #4
  402512:	a802      	add	r0, sp, #8
  402514:	4b1e      	ldr	r3, [pc, #120]	; (402590 <xQueueGenericReceive+0x1c4>)
  402516:	4798      	blx	r3
  402518:	b9e8      	cbnz	r0, 402556 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  40251a:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  40251c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  40251e:	4b17      	ldr	r3, [pc, #92]	; (40257c <xQueueGenericReceive+0x1b0>)
  402520:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402522:	2e00      	cmp	r6, #0
  402524:	d1d1      	bne.n	4024ca <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402526:	6823      	ldr	r3, [r4, #0]
  402528:	2b00      	cmp	r3, #0
  40252a:	d0c7      	beq.n	4024bc <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  40252c:	9901      	ldr	r1, [sp, #4]
  40252e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402532:	4b18      	ldr	r3, [pc, #96]	; (402594 <xQueueGenericReceive+0x1c8>)
  402534:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402536:	4620      	mov	r0, r4
  402538:	4b12      	ldr	r3, [pc, #72]	; (402584 <xQueueGenericReceive+0x1b8>)
  40253a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40253c:	4b12      	ldr	r3, [pc, #72]	; (402588 <xQueueGenericReceive+0x1bc>)
  40253e:	4798      	blx	r3
  402540:	2800      	cmp	r0, #0
  402542:	d1c7      	bne.n	4024d4 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  402544:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402548:	f8c9 3000 	str.w	r3, [r9]
  40254c:	f3bf 8f4f 	dsb	sy
  402550:	f3bf 8f6f 	isb	sy
  402554:	e7be      	b.n	4024d4 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  402556:	4620      	mov	r0, r4
  402558:	4b0a      	ldr	r3, [pc, #40]	; (402584 <xQueueGenericReceive+0x1b8>)
  40255a:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40255c:	4b0a      	ldr	r3, [pc, #40]	; (402588 <xQueueGenericReceive+0x1bc>)
  40255e:	4798      	blx	r3
			return errQUEUE_EMPTY;
  402560:	2000      	movs	r0, #0
  402562:	e791      	b.n	402488 <xQueueGenericReceive+0xbc>
  402564:	0040305d 	.word	0x0040305d
  402568:	00401b4d 	.word	0x00401b4d
  40256c:	00401f0d 	.word	0x00401f0d
  402570:	004031dd 	.word	0x004031dd
  402574:	00402ef5 	.word	0x00402ef5
  402578:	e000ed04 	.word	0xe000ed04
  40257c:	00401b99 	.word	0x00401b99
  402580:	0040307d 	.word	0x0040307d
  402584:	00401f35 	.word	0x00401f35
  402588:	00402ad9 	.word	0x00402ad9
  40258c:	00402971 	.word	0x00402971
  402590:	00402fbd 	.word	0x00402fbd
  402594:	00402df1 	.word	0x00402df1
  402598:	00402f8d 	.word	0x00402f8d

0040259c <vQueueAddToRegistry>:
	{
  40259c:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  40259e:	4b0b      	ldr	r3, [pc, #44]	; (4025cc <vQueueAddToRegistry+0x30>)
  4025a0:	681b      	ldr	r3, [r3, #0]
  4025a2:	b153      	cbz	r3, 4025ba <vQueueAddToRegistry+0x1e>
  4025a4:	2301      	movs	r3, #1
  4025a6:	4c09      	ldr	r4, [pc, #36]	; (4025cc <vQueueAddToRegistry+0x30>)
  4025a8:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  4025ac:	b132      	cbz	r2, 4025bc <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4025ae:	3301      	adds	r3, #1
  4025b0:	2b08      	cmp	r3, #8
  4025b2:	d1f9      	bne.n	4025a8 <vQueueAddToRegistry+0xc>
	}
  4025b4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4025b8:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4025ba:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  4025bc:	4a03      	ldr	r2, [pc, #12]	; (4025cc <vQueueAddToRegistry+0x30>)
  4025be:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  4025c2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4025c6:	6058      	str	r0, [r3, #4]
				break;
  4025c8:	e7f4      	b.n	4025b4 <vQueueAddToRegistry+0x18>
  4025ca:	bf00      	nop
  4025cc:	20400bdc 	.word	0x20400bdc

004025d0 <vQueueWaitForMessageRestricted>:
	{
  4025d0:	b570      	push	{r4, r5, r6, lr}
  4025d2:	4604      	mov	r4, r0
  4025d4:	460d      	mov	r5, r1
  4025d6:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  4025d8:	4b0f      	ldr	r3, [pc, #60]	; (402618 <vQueueWaitForMessageRestricted+0x48>)
  4025da:	4798      	blx	r3
  4025dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4025de:	f1b3 3fff 	cmp.w	r3, #4294967295
  4025e2:	d00b      	beq.n	4025fc <vQueueWaitForMessageRestricted+0x2c>
  4025e4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4025e6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4025ea:	d00a      	beq.n	402602 <vQueueWaitForMessageRestricted+0x32>
  4025ec:	4b0b      	ldr	r3, [pc, #44]	; (40261c <vQueueWaitForMessageRestricted+0x4c>)
  4025ee:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  4025f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4025f2:	b14b      	cbz	r3, 402608 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  4025f4:	4620      	mov	r0, r4
  4025f6:	4b0a      	ldr	r3, [pc, #40]	; (402620 <vQueueWaitForMessageRestricted+0x50>)
  4025f8:	4798      	blx	r3
  4025fa:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  4025fc:	2300      	movs	r3, #0
  4025fe:	6463      	str	r3, [r4, #68]	; 0x44
  402600:	e7f0      	b.n	4025e4 <vQueueWaitForMessageRestricted+0x14>
  402602:	2300      	movs	r3, #0
  402604:	64a3      	str	r3, [r4, #72]	; 0x48
  402606:	e7f1      	b.n	4025ec <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  402608:	4632      	mov	r2, r6
  40260a:	4629      	mov	r1, r5
  40260c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402610:	4b04      	ldr	r3, [pc, #16]	; (402624 <vQueueWaitForMessageRestricted+0x54>)
  402612:	4798      	blx	r3
  402614:	e7ee      	b.n	4025f4 <vQueueWaitForMessageRestricted+0x24>
  402616:	bf00      	nop
  402618:	00401b4d 	.word	0x00401b4d
  40261c:	00401b99 	.word	0x00401b99
  402620:	00401f35 	.word	0x00401f35
  402624:	00402e75 	.word	0x00402e75

00402628 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402628:	4b08      	ldr	r3, [pc, #32]	; (40264c <prvResetNextTaskUnblockTime+0x24>)
  40262a:	681b      	ldr	r3, [r3, #0]
  40262c:	681b      	ldr	r3, [r3, #0]
  40262e:	b13b      	cbz	r3, 402640 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402630:	4b06      	ldr	r3, [pc, #24]	; (40264c <prvResetNextTaskUnblockTime+0x24>)
  402632:	681b      	ldr	r3, [r3, #0]
  402634:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  402636:	68db      	ldr	r3, [r3, #12]
  402638:	685a      	ldr	r2, [r3, #4]
  40263a:	4b05      	ldr	r3, [pc, #20]	; (402650 <prvResetNextTaskUnblockTime+0x28>)
  40263c:	601a      	str	r2, [r3, #0]
  40263e:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  402640:	f04f 32ff 	mov.w	r2, #4294967295
  402644:	4b02      	ldr	r3, [pc, #8]	; (402650 <prvResetNextTaskUnblockTime+0x28>)
  402646:	601a      	str	r2, [r3, #0]
  402648:	4770      	bx	lr
  40264a:	bf00      	nop
  40264c:	20400a68 	.word	0x20400a68
  402650:	20400b14 	.word	0x20400b14

00402654 <prvAddCurrentTaskToDelayedList>:
{
  402654:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402656:	4b0f      	ldr	r3, [pc, #60]	; (402694 <prvAddCurrentTaskToDelayedList+0x40>)
  402658:	681b      	ldr	r3, [r3, #0]
  40265a:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  40265c:	4b0e      	ldr	r3, [pc, #56]	; (402698 <prvAddCurrentTaskToDelayedList+0x44>)
  40265e:	681b      	ldr	r3, [r3, #0]
  402660:	4298      	cmp	r0, r3
  402662:	d30e      	bcc.n	402682 <prvAddCurrentTaskToDelayedList+0x2e>
  402664:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402666:	4b0d      	ldr	r3, [pc, #52]	; (40269c <prvAddCurrentTaskToDelayedList+0x48>)
  402668:	6818      	ldr	r0, [r3, #0]
  40266a:	4b0a      	ldr	r3, [pc, #40]	; (402694 <prvAddCurrentTaskToDelayedList+0x40>)
  40266c:	6819      	ldr	r1, [r3, #0]
  40266e:	3104      	adds	r1, #4
  402670:	4b0b      	ldr	r3, [pc, #44]	; (4026a0 <prvAddCurrentTaskToDelayedList+0x4c>)
  402672:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  402674:	4b0b      	ldr	r3, [pc, #44]	; (4026a4 <prvAddCurrentTaskToDelayedList+0x50>)
  402676:	681b      	ldr	r3, [r3, #0]
  402678:	429c      	cmp	r4, r3
  40267a:	d201      	bcs.n	402680 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  40267c:	4b09      	ldr	r3, [pc, #36]	; (4026a4 <prvAddCurrentTaskToDelayedList+0x50>)
  40267e:	601c      	str	r4, [r3, #0]
  402680:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402682:	4b09      	ldr	r3, [pc, #36]	; (4026a8 <prvAddCurrentTaskToDelayedList+0x54>)
  402684:	6818      	ldr	r0, [r3, #0]
  402686:	4b03      	ldr	r3, [pc, #12]	; (402694 <prvAddCurrentTaskToDelayedList+0x40>)
  402688:	6819      	ldr	r1, [r3, #0]
  40268a:	3104      	adds	r1, #4
  40268c:	4b04      	ldr	r3, [pc, #16]	; (4026a0 <prvAddCurrentTaskToDelayedList+0x4c>)
  40268e:	4798      	blx	r3
  402690:	bd10      	pop	{r4, pc}
  402692:	bf00      	nop
  402694:	20400a64 	.word	0x20400a64
  402698:	20400b5c 	.word	0x20400b5c
  40269c:	20400a68 	.word	0x20400a68
  4026a0:	00401a35 	.word	0x00401a35
  4026a4:	20400b14 	.word	0x20400b14
  4026a8:	20400a6c 	.word	0x20400a6c

004026ac <xTaskGenericCreate>:
{
  4026ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4026b0:	b083      	sub	sp, #12
  4026b2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4026b4:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4026b8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  4026ba:	b160      	cbz	r0, 4026d6 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  4026bc:	2d04      	cmp	r5, #4
  4026be:	d915      	bls.n	4026ec <xTaskGenericCreate+0x40>
  4026c0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4026c4:	b672      	cpsid	i
  4026c6:	f383 8811 	msr	BASEPRI, r3
  4026ca:	f3bf 8f6f 	isb	sy
  4026ce:	f3bf 8f4f 	dsb	sy
  4026d2:	b662      	cpsie	i
  4026d4:	e7fe      	b.n	4026d4 <xTaskGenericCreate+0x28>
  4026d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4026da:	b672      	cpsid	i
  4026dc:	f383 8811 	msr	BASEPRI, r3
  4026e0:	f3bf 8f6f 	isb	sy
  4026e4:	f3bf 8f4f 	dsb	sy
  4026e8:	b662      	cpsie	i
  4026ea:	e7fe      	b.n	4026ea <xTaskGenericCreate+0x3e>
  4026ec:	9001      	str	r0, [sp, #4]
  4026ee:	4698      	mov	r8, r3
  4026f0:	4691      	mov	r9, r2
  4026f2:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4026f4:	b936      	cbnz	r6, 402704 <xTaskGenericCreate+0x58>
  4026f6:	0090      	lsls	r0, r2, #2
  4026f8:	4b62      	ldr	r3, [pc, #392]	; (402884 <xTaskGenericCreate+0x1d8>)
  4026fa:	4798      	blx	r3
		if( pxStack != NULL )
  4026fc:	4606      	mov	r6, r0
  4026fe:	2800      	cmp	r0, #0
  402700:	f000 809e 	beq.w	402840 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  402704:	2058      	movs	r0, #88	; 0x58
  402706:	4b5f      	ldr	r3, [pc, #380]	; (402884 <xTaskGenericCreate+0x1d8>)
  402708:	4798      	blx	r3
			if( pxNewTCB != NULL )
  40270a:	4604      	mov	r4, r0
  40270c:	2800      	cmp	r0, #0
  40270e:	f000 8094 	beq.w	40283a <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  402712:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  402714:	ea4f 0289 	mov.w	r2, r9, lsl #2
  402718:	21a5      	movs	r1, #165	; 0xa5
  40271a:	4630      	mov	r0, r6
  40271c:	4b5a      	ldr	r3, [pc, #360]	; (402888 <xTaskGenericCreate+0x1dc>)
  40271e:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  402720:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  402724:	444e      	add	r6, r9
  402726:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402728:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  40272c:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402730:	783b      	ldrb	r3, [r7, #0]
  402732:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  402736:	783b      	ldrb	r3, [r7, #0]
  402738:	2b00      	cmp	r3, #0
  40273a:	f040 8084 	bne.w	402846 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  40273e:	2700      	movs	r7, #0
  402740:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  402744:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  402746:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  402748:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  40274a:	f104 0904 	add.w	r9, r4, #4
  40274e:	4648      	mov	r0, r9
  402750:	f8df b184 	ldr.w	fp, [pc, #388]	; 4028d8 <xTaskGenericCreate+0x22c>
  402754:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  402756:	f104 0018 	add.w	r0, r4, #24
  40275a:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  40275c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40275e:	f1c5 0305 	rsb	r3, r5, #5
  402762:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  402764:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  402766:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  402768:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  40276c:	4642      	mov	r2, r8
  40276e:	9901      	ldr	r1, [sp, #4]
  402770:	4630      	mov	r0, r6
  402772:	4b46      	ldr	r3, [pc, #280]	; (40288c <xTaskGenericCreate+0x1e0>)
  402774:	4798      	blx	r3
  402776:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  402778:	f1ba 0f00 	cmp.w	sl, #0
  40277c:	d001      	beq.n	402782 <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  40277e:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  402782:	4b43      	ldr	r3, [pc, #268]	; (402890 <xTaskGenericCreate+0x1e4>)
  402784:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  402786:	4a43      	ldr	r2, [pc, #268]	; (402894 <xTaskGenericCreate+0x1e8>)
  402788:	6813      	ldr	r3, [r2, #0]
  40278a:	3301      	adds	r3, #1
  40278c:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  40278e:	4b42      	ldr	r3, [pc, #264]	; (402898 <xTaskGenericCreate+0x1ec>)
  402790:	681b      	ldr	r3, [r3, #0]
  402792:	2b00      	cmp	r3, #0
  402794:	d166      	bne.n	402864 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  402796:	4b40      	ldr	r3, [pc, #256]	; (402898 <xTaskGenericCreate+0x1ec>)
  402798:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  40279a:	6813      	ldr	r3, [r2, #0]
  40279c:	2b01      	cmp	r3, #1
  40279e:	d121      	bne.n	4027e4 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  4027a0:	4f3e      	ldr	r7, [pc, #248]	; (40289c <xTaskGenericCreate+0x1f0>)
  4027a2:	4638      	mov	r0, r7
  4027a4:	4e3e      	ldr	r6, [pc, #248]	; (4028a0 <xTaskGenericCreate+0x1f4>)
  4027a6:	47b0      	blx	r6
  4027a8:	f107 0014 	add.w	r0, r7, #20
  4027ac:	47b0      	blx	r6
  4027ae:	f107 0028 	add.w	r0, r7, #40	; 0x28
  4027b2:	47b0      	blx	r6
  4027b4:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  4027b8:	47b0      	blx	r6
  4027ba:	f107 0050 	add.w	r0, r7, #80	; 0x50
  4027be:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  4027c0:	f8df 8118 	ldr.w	r8, [pc, #280]	; 4028dc <xTaskGenericCreate+0x230>
  4027c4:	4640      	mov	r0, r8
  4027c6:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  4027c8:	4f36      	ldr	r7, [pc, #216]	; (4028a4 <xTaskGenericCreate+0x1f8>)
  4027ca:	4638      	mov	r0, r7
  4027cc:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  4027ce:	4836      	ldr	r0, [pc, #216]	; (4028a8 <xTaskGenericCreate+0x1fc>)
  4027d0:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  4027d2:	4836      	ldr	r0, [pc, #216]	; (4028ac <xTaskGenericCreate+0x200>)
  4027d4:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  4027d6:	4836      	ldr	r0, [pc, #216]	; (4028b0 <xTaskGenericCreate+0x204>)
  4027d8:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  4027da:	4b36      	ldr	r3, [pc, #216]	; (4028b4 <xTaskGenericCreate+0x208>)
  4027dc:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  4027e0:	4b35      	ldr	r3, [pc, #212]	; (4028b8 <xTaskGenericCreate+0x20c>)
  4027e2:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  4027e4:	4a35      	ldr	r2, [pc, #212]	; (4028bc <xTaskGenericCreate+0x210>)
  4027e6:	6813      	ldr	r3, [r2, #0]
  4027e8:	3301      	adds	r3, #1
  4027ea:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  4027ec:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  4027ee:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4027f0:	4a33      	ldr	r2, [pc, #204]	; (4028c0 <xTaskGenericCreate+0x214>)
  4027f2:	6811      	ldr	r1, [r2, #0]
  4027f4:	2301      	movs	r3, #1
  4027f6:	4083      	lsls	r3, r0
  4027f8:	430b      	orrs	r3, r1
  4027fa:	6013      	str	r3, [r2, #0]
  4027fc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402800:	4649      	mov	r1, r9
  402802:	4b26      	ldr	r3, [pc, #152]	; (40289c <xTaskGenericCreate+0x1f0>)
  402804:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402808:	4b2e      	ldr	r3, [pc, #184]	; (4028c4 <xTaskGenericCreate+0x218>)
  40280a:	4798      	blx	r3
		taskEXIT_CRITICAL();
  40280c:	4b2e      	ldr	r3, [pc, #184]	; (4028c8 <xTaskGenericCreate+0x21c>)
  40280e:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  402810:	4b2e      	ldr	r3, [pc, #184]	; (4028cc <xTaskGenericCreate+0x220>)
  402812:	681b      	ldr	r3, [r3, #0]
  402814:	2b00      	cmp	r3, #0
  402816:	d031      	beq.n	40287c <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  402818:	4b1f      	ldr	r3, [pc, #124]	; (402898 <xTaskGenericCreate+0x1ec>)
  40281a:	681b      	ldr	r3, [r3, #0]
  40281c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40281e:	429d      	cmp	r5, r3
  402820:	d92e      	bls.n	402880 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  402822:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402826:	4b2a      	ldr	r3, [pc, #168]	; (4028d0 <xTaskGenericCreate+0x224>)
  402828:	601a      	str	r2, [r3, #0]
  40282a:	f3bf 8f4f 	dsb	sy
  40282e:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  402832:	2001      	movs	r0, #1
}
  402834:	b003      	add	sp, #12
  402836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  40283a:	4630      	mov	r0, r6
  40283c:	4b25      	ldr	r3, [pc, #148]	; (4028d4 <xTaskGenericCreate+0x228>)
  40283e:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  402840:	f04f 30ff 	mov.w	r0, #4294967295
  402844:	e7f6      	b.n	402834 <xTaskGenericCreate+0x188>
  402846:	463b      	mov	r3, r7
  402848:	f104 0234 	add.w	r2, r4, #52	; 0x34
  40284c:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  40284e:	7859      	ldrb	r1, [r3, #1]
  402850:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  402854:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  402858:	2900      	cmp	r1, #0
  40285a:	f43f af70 	beq.w	40273e <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  40285e:	42bb      	cmp	r3, r7
  402860:	d1f5      	bne.n	40284e <xTaskGenericCreate+0x1a2>
  402862:	e76c      	b.n	40273e <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  402864:	4b19      	ldr	r3, [pc, #100]	; (4028cc <xTaskGenericCreate+0x220>)
  402866:	681b      	ldr	r3, [r3, #0]
  402868:	2b00      	cmp	r3, #0
  40286a:	d1bb      	bne.n	4027e4 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  40286c:	4b0a      	ldr	r3, [pc, #40]	; (402898 <xTaskGenericCreate+0x1ec>)
  40286e:	681b      	ldr	r3, [r3, #0]
  402870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402872:	429d      	cmp	r5, r3
  402874:	d3b6      	bcc.n	4027e4 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  402876:	4b08      	ldr	r3, [pc, #32]	; (402898 <xTaskGenericCreate+0x1ec>)
  402878:	601c      	str	r4, [r3, #0]
  40287a:	e7b3      	b.n	4027e4 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  40287c:	2001      	movs	r0, #1
  40287e:	e7d9      	b.n	402834 <xTaskGenericCreate+0x188>
  402880:	2001      	movs	r0, #1
	return xReturn;
  402882:	e7d7      	b.n	402834 <xTaskGenericCreate+0x188>
  402884:	00401da9 	.word	0x00401da9
  402888:	00407331 	.word	0x00407331
  40288c:	00401b01 	.word	0x00401b01
  402890:	00401b4d 	.word	0x00401b4d
  402894:	20400ad4 	.word	0x20400ad4
  402898:	20400a64 	.word	0x20400a64
  40289c:	20400a70 	.word	0x20400a70
  4028a0:	00401a01 	.word	0x00401a01
  4028a4:	20400b00 	.word	0x20400b00
  4028a8:	20400b1c 	.word	0x20400b1c
  4028ac:	20400b48 	.word	0x20400b48
  4028b0:	20400b34 	.word	0x20400b34
  4028b4:	20400a68 	.word	0x20400a68
  4028b8:	20400a6c 	.word	0x20400a6c
  4028bc:	20400ae0 	.word	0x20400ae0
  4028c0:	20400ae8 	.word	0x20400ae8
  4028c4:	00401a1d 	.word	0x00401a1d
  4028c8:	00401b99 	.word	0x00401b99
  4028cc:	20400b30 	.word	0x20400b30
  4028d0:	e000ed04 	.word	0xe000ed04
  4028d4:	00401dd9 	.word	0x00401dd9
  4028d8:	00401a17 	.word	0x00401a17
  4028dc:	20400aec 	.word	0x20400aec

004028e0 <vTaskStartScheduler>:
{
  4028e0:	b510      	push	{r4, lr}
  4028e2:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  4028e4:	2300      	movs	r3, #0
  4028e6:	9303      	str	r3, [sp, #12]
  4028e8:	9302      	str	r3, [sp, #8]
  4028ea:	9301      	str	r3, [sp, #4]
  4028ec:	9300      	str	r3, [sp, #0]
  4028ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4028f2:	4917      	ldr	r1, [pc, #92]	; (402950 <vTaskStartScheduler+0x70>)
  4028f4:	4817      	ldr	r0, [pc, #92]	; (402954 <vTaskStartScheduler+0x74>)
  4028f6:	4c18      	ldr	r4, [pc, #96]	; (402958 <vTaskStartScheduler+0x78>)
  4028f8:	47a0      	blx	r4
		if( xReturn == pdPASS )
  4028fa:	2801      	cmp	r0, #1
  4028fc:	d00b      	beq.n	402916 <vTaskStartScheduler+0x36>
		configASSERT( xReturn );
  4028fe:	bb20      	cbnz	r0, 40294a <vTaskStartScheduler+0x6a>
  402900:	f04f 0380 	mov.w	r3, #128	; 0x80
  402904:	b672      	cpsid	i
  402906:	f383 8811 	msr	BASEPRI, r3
  40290a:	f3bf 8f6f 	isb	sy
  40290e:	f3bf 8f4f 	dsb	sy
  402912:	b662      	cpsie	i
  402914:	e7fe      	b.n	402914 <vTaskStartScheduler+0x34>
			xReturn = xTimerCreateTimerTask();
  402916:	4b11      	ldr	r3, [pc, #68]	; (40295c <vTaskStartScheduler+0x7c>)
  402918:	4798      	blx	r3
	if( xReturn == pdPASS )
  40291a:	2801      	cmp	r0, #1
  40291c:	d1ef      	bne.n	4028fe <vTaskStartScheduler+0x1e>
  40291e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402922:	b672      	cpsid	i
  402924:	f383 8811 	msr	BASEPRI, r3
  402928:	f3bf 8f6f 	isb	sy
  40292c:	f3bf 8f4f 	dsb	sy
  402930:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  402932:	f04f 32ff 	mov.w	r2, #4294967295
  402936:	4b0a      	ldr	r3, [pc, #40]	; (402960 <vTaskStartScheduler+0x80>)
  402938:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  40293a:	2201      	movs	r2, #1
  40293c:	4b09      	ldr	r3, [pc, #36]	; (402964 <vTaskStartScheduler+0x84>)
  40293e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  402940:	2200      	movs	r2, #0
  402942:	4b09      	ldr	r3, [pc, #36]	; (402968 <vTaskStartScheduler+0x88>)
  402944:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  402946:	4b09      	ldr	r3, [pc, #36]	; (40296c <vTaskStartScheduler+0x8c>)
  402948:	4798      	blx	r3
}
  40294a:	b004      	add	sp, #16
  40294c:	bd10      	pop	{r4, pc}
  40294e:	bf00      	nop
  402950:	0040b874 	.word	0x0040b874
  402954:	00402c89 	.word	0x00402c89
  402958:	004026ad 	.word	0x004026ad
  40295c:	004032c9 	.word	0x004032c9
  402960:	20400b14 	.word	0x20400b14
  402964:	20400b30 	.word	0x20400b30
  402968:	20400b5c 	.word	0x20400b5c
  40296c:	00401c81 	.word	0x00401c81

00402970 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  402970:	4a02      	ldr	r2, [pc, #8]	; (40297c <vTaskSuspendAll+0xc>)
  402972:	6813      	ldr	r3, [r2, #0]
  402974:	3301      	adds	r3, #1
  402976:	6013      	str	r3, [r2, #0]
  402978:	4770      	bx	lr
  40297a:	bf00      	nop
  40297c:	20400adc 	.word	0x20400adc

00402980 <xTaskGetTickCount>:
		xTicks = xTickCount;
  402980:	4b01      	ldr	r3, [pc, #4]	; (402988 <xTaskGetTickCount+0x8>)
  402982:	6818      	ldr	r0, [r3, #0]
}
  402984:	4770      	bx	lr
  402986:	bf00      	nop
  402988:	20400b5c 	.word	0x20400b5c

0040298c <xTaskIncrementTick>:
{
  40298c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402990:	4b42      	ldr	r3, [pc, #264]	; (402a9c <xTaskIncrementTick+0x110>)
  402992:	681b      	ldr	r3, [r3, #0]
  402994:	2b00      	cmp	r3, #0
  402996:	d178      	bne.n	402a8a <xTaskIncrementTick+0xfe>
		++xTickCount;
  402998:	4b41      	ldr	r3, [pc, #260]	; (402aa0 <xTaskIncrementTick+0x114>)
  40299a:	681a      	ldr	r2, [r3, #0]
  40299c:	3201      	adds	r2, #1
  40299e:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  4029a0:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  4029a2:	b9d6      	cbnz	r6, 4029da <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  4029a4:	4b3f      	ldr	r3, [pc, #252]	; (402aa4 <xTaskIncrementTick+0x118>)
  4029a6:	681b      	ldr	r3, [r3, #0]
  4029a8:	681b      	ldr	r3, [r3, #0]
  4029aa:	b153      	cbz	r3, 4029c2 <xTaskIncrementTick+0x36>
  4029ac:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029b0:	b672      	cpsid	i
  4029b2:	f383 8811 	msr	BASEPRI, r3
  4029b6:	f3bf 8f6f 	isb	sy
  4029ba:	f3bf 8f4f 	dsb	sy
  4029be:	b662      	cpsie	i
  4029c0:	e7fe      	b.n	4029c0 <xTaskIncrementTick+0x34>
  4029c2:	4a38      	ldr	r2, [pc, #224]	; (402aa4 <xTaskIncrementTick+0x118>)
  4029c4:	6811      	ldr	r1, [r2, #0]
  4029c6:	4b38      	ldr	r3, [pc, #224]	; (402aa8 <xTaskIncrementTick+0x11c>)
  4029c8:	6818      	ldr	r0, [r3, #0]
  4029ca:	6010      	str	r0, [r2, #0]
  4029cc:	6019      	str	r1, [r3, #0]
  4029ce:	4a37      	ldr	r2, [pc, #220]	; (402aac <xTaskIncrementTick+0x120>)
  4029d0:	6813      	ldr	r3, [r2, #0]
  4029d2:	3301      	adds	r3, #1
  4029d4:	6013      	str	r3, [r2, #0]
  4029d6:	4b36      	ldr	r3, [pc, #216]	; (402ab0 <xTaskIncrementTick+0x124>)
  4029d8:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  4029da:	4b36      	ldr	r3, [pc, #216]	; (402ab4 <xTaskIncrementTick+0x128>)
  4029dc:	681b      	ldr	r3, [r3, #0]
  4029de:	429e      	cmp	r6, r3
  4029e0:	d218      	bcs.n	402a14 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  4029e2:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  4029e4:	4b34      	ldr	r3, [pc, #208]	; (402ab8 <xTaskIncrementTick+0x12c>)
  4029e6:	681b      	ldr	r3, [r3, #0]
  4029e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4029ea:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4029ee:	4a33      	ldr	r2, [pc, #204]	; (402abc <xTaskIncrementTick+0x130>)
  4029f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  4029f4:	2b02      	cmp	r3, #2
  4029f6:	bf28      	it	cs
  4029f8:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  4029fa:	4b31      	ldr	r3, [pc, #196]	; (402ac0 <xTaskIncrementTick+0x134>)
  4029fc:	681b      	ldr	r3, [r3, #0]
  4029fe:	b90b      	cbnz	r3, 402a04 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  402a00:	4b30      	ldr	r3, [pc, #192]	; (402ac4 <xTaskIncrementTick+0x138>)
  402a02:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  402a04:	4b30      	ldr	r3, [pc, #192]	; (402ac8 <xTaskIncrementTick+0x13c>)
  402a06:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  402a08:	2b00      	cmp	r3, #0
}
  402a0a:	bf0c      	ite	eq
  402a0c:	4620      	moveq	r0, r4
  402a0e:	2001      	movne	r0, #1
  402a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402a14:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402a16:	f8df 908c 	ldr.w	r9, [pc, #140]	; 402aa4 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402a1a:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 402ad4 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  402a1e:	4f2b      	ldr	r7, [pc, #172]	; (402acc <xTaskIncrementTick+0x140>)
  402a20:	e01f      	b.n	402a62 <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  402a22:	f04f 32ff 	mov.w	r2, #4294967295
  402a26:	4b23      	ldr	r3, [pc, #140]	; (402ab4 <xTaskIncrementTick+0x128>)
  402a28:	601a      	str	r2, [r3, #0]
						break;
  402a2a:	e7db      	b.n	4029e4 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  402a2c:	4a21      	ldr	r2, [pc, #132]	; (402ab4 <xTaskIncrementTick+0x128>)
  402a2e:	6013      	str	r3, [r2, #0]
							break;
  402a30:	e7d8      	b.n	4029e4 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402a32:	f105 0018 	add.w	r0, r5, #24
  402a36:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  402a38:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  402a3a:	683a      	ldr	r2, [r7, #0]
  402a3c:	2301      	movs	r3, #1
  402a3e:	4083      	lsls	r3, r0
  402a40:	4313      	orrs	r3, r2
  402a42:	603b      	str	r3, [r7, #0]
  402a44:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402a48:	4651      	mov	r1, sl
  402a4a:	4b1c      	ldr	r3, [pc, #112]	; (402abc <xTaskIncrementTick+0x130>)
  402a4c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402a50:	4b1f      	ldr	r3, [pc, #124]	; (402ad0 <xTaskIncrementTick+0x144>)
  402a52:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402a54:	4b18      	ldr	r3, [pc, #96]	; (402ab8 <xTaskIncrementTick+0x12c>)
  402a56:	681b      	ldr	r3, [r3, #0]
  402a58:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  402a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  402a5c:	429a      	cmp	r2, r3
  402a5e:	bf28      	it	cs
  402a60:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402a62:	f8d9 3000 	ldr.w	r3, [r9]
  402a66:	681b      	ldr	r3, [r3, #0]
  402a68:	2b00      	cmp	r3, #0
  402a6a:	d0da      	beq.n	402a22 <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402a6c:	f8d9 3000 	ldr.w	r3, [r9]
  402a70:	68db      	ldr	r3, [r3, #12]
  402a72:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  402a74:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  402a76:	429e      	cmp	r6, r3
  402a78:	d3d8      	bcc.n	402a2c <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402a7a:	f105 0a04 	add.w	sl, r5, #4
  402a7e:	4650      	mov	r0, sl
  402a80:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  402a82:	6aab      	ldr	r3, [r5, #40]	; 0x28
  402a84:	2b00      	cmp	r3, #0
  402a86:	d1d4      	bne.n	402a32 <xTaskIncrementTick+0xa6>
  402a88:	e7d6      	b.n	402a38 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  402a8a:	4a0d      	ldr	r2, [pc, #52]	; (402ac0 <xTaskIncrementTick+0x134>)
  402a8c:	6813      	ldr	r3, [r2, #0]
  402a8e:	3301      	adds	r3, #1
  402a90:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  402a92:	4b0c      	ldr	r3, [pc, #48]	; (402ac4 <xTaskIncrementTick+0x138>)
  402a94:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  402a96:	2400      	movs	r4, #0
  402a98:	e7b4      	b.n	402a04 <xTaskIncrementTick+0x78>
  402a9a:	bf00      	nop
  402a9c:	20400adc 	.word	0x20400adc
  402aa0:	20400b5c 	.word	0x20400b5c
  402aa4:	20400a68 	.word	0x20400a68
  402aa8:	20400a6c 	.word	0x20400a6c
  402aac:	20400b18 	.word	0x20400b18
  402ab0:	00402629 	.word	0x00402629
  402ab4:	20400b14 	.word	0x20400b14
  402ab8:	20400a64 	.word	0x20400a64
  402abc:	20400a70 	.word	0x20400a70
  402ac0:	20400ad8 	.word	0x20400ad8
  402ac4:	004038d9 	.word	0x004038d9
  402ac8:	20400b60 	.word	0x20400b60
  402acc:	20400ae8 	.word	0x20400ae8
  402ad0:	00401a1d 	.word	0x00401a1d
  402ad4:	00401a69 	.word	0x00401a69

00402ad8 <xTaskResumeAll>:
{
  402ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  402adc:	4b38      	ldr	r3, [pc, #224]	; (402bc0 <xTaskResumeAll+0xe8>)
  402ade:	681b      	ldr	r3, [r3, #0]
  402ae0:	b953      	cbnz	r3, 402af8 <xTaskResumeAll+0x20>
  402ae2:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ae6:	b672      	cpsid	i
  402ae8:	f383 8811 	msr	BASEPRI, r3
  402aec:	f3bf 8f6f 	isb	sy
  402af0:	f3bf 8f4f 	dsb	sy
  402af4:	b662      	cpsie	i
  402af6:	e7fe      	b.n	402af6 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  402af8:	4b32      	ldr	r3, [pc, #200]	; (402bc4 <xTaskResumeAll+0xec>)
  402afa:	4798      	blx	r3
		--uxSchedulerSuspended;
  402afc:	4b30      	ldr	r3, [pc, #192]	; (402bc0 <xTaskResumeAll+0xe8>)
  402afe:	681a      	ldr	r2, [r3, #0]
  402b00:	3a01      	subs	r2, #1
  402b02:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402b04:	681b      	ldr	r3, [r3, #0]
  402b06:	2b00      	cmp	r3, #0
  402b08:	d155      	bne.n	402bb6 <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  402b0a:	4b2f      	ldr	r3, [pc, #188]	; (402bc8 <xTaskResumeAll+0xf0>)
  402b0c:	681b      	ldr	r3, [r3, #0]
  402b0e:	2b00      	cmp	r3, #0
  402b10:	d132      	bne.n	402b78 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  402b12:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402b14:	4b2d      	ldr	r3, [pc, #180]	; (402bcc <xTaskResumeAll+0xf4>)
  402b16:	4798      	blx	r3
}
  402b18:	4620      	mov	r0, r4
  402b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  402b1e:	68fb      	ldr	r3, [r7, #12]
  402b20:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402b22:	f104 0018 	add.w	r0, r4, #24
  402b26:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402b28:	f104 0804 	add.w	r8, r4, #4
  402b2c:	4640      	mov	r0, r8
  402b2e:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  402b30:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402b32:	682a      	ldr	r2, [r5, #0]
  402b34:	2301      	movs	r3, #1
  402b36:	4083      	lsls	r3, r0
  402b38:	4313      	orrs	r3, r2
  402b3a:	602b      	str	r3, [r5, #0]
  402b3c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402b40:	4641      	mov	r1, r8
  402b42:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  402b46:	4b22      	ldr	r3, [pc, #136]	; (402bd0 <xTaskResumeAll+0xf8>)
  402b48:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402b4a:	4b22      	ldr	r3, [pc, #136]	; (402bd4 <xTaskResumeAll+0xfc>)
  402b4c:	681b      	ldr	r3, [r3, #0]
  402b4e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402b52:	429a      	cmp	r2, r3
  402b54:	d20c      	bcs.n	402b70 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402b56:	683b      	ldr	r3, [r7, #0]
  402b58:	2b00      	cmp	r3, #0
  402b5a:	d1e0      	bne.n	402b1e <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  402b5c:	4b1e      	ldr	r3, [pc, #120]	; (402bd8 <xTaskResumeAll+0x100>)
  402b5e:	681b      	ldr	r3, [r3, #0]
  402b60:	b1db      	cbz	r3, 402b9a <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402b62:	4b1d      	ldr	r3, [pc, #116]	; (402bd8 <xTaskResumeAll+0x100>)
  402b64:	681b      	ldr	r3, [r3, #0]
  402b66:	b1c3      	cbz	r3, 402b9a <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  402b68:	4e1c      	ldr	r6, [pc, #112]	; (402bdc <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  402b6a:	4d1d      	ldr	r5, [pc, #116]	; (402be0 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  402b6c:	4c1a      	ldr	r4, [pc, #104]	; (402bd8 <xTaskResumeAll+0x100>)
  402b6e:	e00e      	b.n	402b8e <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  402b70:	2201      	movs	r2, #1
  402b72:	4b1b      	ldr	r3, [pc, #108]	; (402be0 <xTaskResumeAll+0x108>)
  402b74:	601a      	str	r2, [r3, #0]
  402b76:	e7ee      	b.n	402b56 <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402b78:	4f1a      	ldr	r7, [pc, #104]	; (402be4 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402b7a:	4e1b      	ldr	r6, [pc, #108]	; (402be8 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  402b7c:	4d1b      	ldr	r5, [pc, #108]	; (402bec <xTaskResumeAll+0x114>)
  402b7e:	f8df 9074 	ldr.w	r9, [pc, #116]	; 402bf4 <xTaskResumeAll+0x11c>
  402b82:	e7e8      	b.n	402b56 <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  402b84:	6823      	ldr	r3, [r4, #0]
  402b86:	3b01      	subs	r3, #1
  402b88:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402b8a:	6823      	ldr	r3, [r4, #0]
  402b8c:	b12b      	cbz	r3, 402b9a <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  402b8e:	47b0      	blx	r6
  402b90:	2800      	cmp	r0, #0
  402b92:	d0f7      	beq.n	402b84 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  402b94:	2301      	movs	r3, #1
  402b96:	602b      	str	r3, [r5, #0]
  402b98:	e7f4      	b.n	402b84 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  402b9a:	4b11      	ldr	r3, [pc, #68]	; (402be0 <xTaskResumeAll+0x108>)
  402b9c:	681b      	ldr	r3, [r3, #0]
  402b9e:	2b01      	cmp	r3, #1
  402ba0:	d10b      	bne.n	402bba <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  402ba2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402ba6:	4b12      	ldr	r3, [pc, #72]	; (402bf0 <xTaskResumeAll+0x118>)
  402ba8:	601a      	str	r2, [r3, #0]
  402baa:	f3bf 8f4f 	dsb	sy
  402bae:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  402bb2:	2401      	movs	r4, #1
  402bb4:	e7ae      	b.n	402b14 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  402bb6:	2400      	movs	r4, #0
  402bb8:	e7ac      	b.n	402b14 <xTaskResumeAll+0x3c>
  402bba:	2400      	movs	r4, #0
  402bbc:	e7aa      	b.n	402b14 <xTaskResumeAll+0x3c>
  402bbe:	bf00      	nop
  402bc0:	20400adc 	.word	0x20400adc
  402bc4:	00401b4d 	.word	0x00401b4d
  402bc8:	20400ad4 	.word	0x20400ad4
  402bcc:	00401b99 	.word	0x00401b99
  402bd0:	00401a1d 	.word	0x00401a1d
  402bd4:	20400a64 	.word	0x20400a64
  402bd8:	20400ad8 	.word	0x20400ad8
  402bdc:	0040298d 	.word	0x0040298d
  402be0:	20400b60 	.word	0x20400b60
  402be4:	20400b1c 	.word	0x20400b1c
  402be8:	00401a69 	.word	0x00401a69
  402bec:	20400ae8 	.word	0x20400ae8
  402bf0:	e000ed04 	.word	0xe000ed04
  402bf4:	20400a70 	.word	0x20400a70

00402bf8 <vTaskDelay>:
	{
  402bf8:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  402bfa:	2800      	cmp	r0, #0
  402bfc:	d029      	beq.n	402c52 <vTaskDelay+0x5a>
  402bfe:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  402c00:	4b18      	ldr	r3, [pc, #96]	; (402c64 <vTaskDelay+0x6c>)
  402c02:	681b      	ldr	r3, [r3, #0]
  402c04:	b153      	cbz	r3, 402c1c <vTaskDelay+0x24>
  402c06:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c0a:	b672      	cpsid	i
  402c0c:	f383 8811 	msr	BASEPRI, r3
  402c10:	f3bf 8f6f 	isb	sy
  402c14:	f3bf 8f4f 	dsb	sy
  402c18:	b662      	cpsie	i
  402c1a:	e7fe      	b.n	402c1a <vTaskDelay+0x22>
			vTaskSuspendAll();
  402c1c:	4b12      	ldr	r3, [pc, #72]	; (402c68 <vTaskDelay+0x70>)
  402c1e:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  402c20:	4b12      	ldr	r3, [pc, #72]	; (402c6c <vTaskDelay+0x74>)
  402c22:	681b      	ldr	r3, [r3, #0]
  402c24:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402c26:	4b12      	ldr	r3, [pc, #72]	; (402c70 <vTaskDelay+0x78>)
  402c28:	6818      	ldr	r0, [r3, #0]
  402c2a:	3004      	adds	r0, #4
  402c2c:	4b11      	ldr	r3, [pc, #68]	; (402c74 <vTaskDelay+0x7c>)
  402c2e:	4798      	blx	r3
  402c30:	b948      	cbnz	r0, 402c46 <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402c32:	4b0f      	ldr	r3, [pc, #60]	; (402c70 <vTaskDelay+0x78>)
  402c34:	681a      	ldr	r2, [r3, #0]
  402c36:	4910      	ldr	r1, [pc, #64]	; (402c78 <vTaskDelay+0x80>)
  402c38:	680b      	ldr	r3, [r1, #0]
  402c3a:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402c3c:	2201      	movs	r2, #1
  402c3e:	4082      	lsls	r2, r0
  402c40:	ea23 0302 	bic.w	r3, r3, r2
  402c44:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402c46:	4620      	mov	r0, r4
  402c48:	4b0c      	ldr	r3, [pc, #48]	; (402c7c <vTaskDelay+0x84>)
  402c4a:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  402c4c:	4b0c      	ldr	r3, [pc, #48]	; (402c80 <vTaskDelay+0x88>)
  402c4e:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  402c50:	b938      	cbnz	r0, 402c62 <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  402c52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402c56:	4b0b      	ldr	r3, [pc, #44]	; (402c84 <vTaskDelay+0x8c>)
  402c58:	601a      	str	r2, [r3, #0]
  402c5a:	f3bf 8f4f 	dsb	sy
  402c5e:	f3bf 8f6f 	isb	sy
  402c62:	bd10      	pop	{r4, pc}
  402c64:	20400adc 	.word	0x20400adc
  402c68:	00402971 	.word	0x00402971
  402c6c:	20400b5c 	.word	0x20400b5c
  402c70:	20400a64 	.word	0x20400a64
  402c74:	00401a69 	.word	0x00401a69
  402c78:	20400ae8 	.word	0x20400ae8
  402c7c:	00402655 	.word	0x00402655
  402c80:	00402ad9 	.word	0x00402ad9
  402c84:	e000ed04 	.word	0xe000ed04

00402c88 <prvIdleTask>:
{
  402c88:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  402c8a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402d14 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402c8e:	4e19      	ldr	r6, [pc, #100]	; (402cf4 <prvIdleTask+0x6c>)
				taskYIELD();
  402c90:	f8df 9084 	ldr.w	r9, [pc, #132]	; 402d18 <prvIdleTask+0x90>
  402c94:	e02a      	b.n	402cec <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  402c96:	4b18      	ldr	r3, [pc, #96]	; (402cf8 <prvIdleTask+0x70>)
  402c98:	681b      	ldr	r3, [r3, #0]
  402c9a:	2b01      	cmp	r3, #1
  402c9c:	d81e      	bhi.n	402cdc <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402c9e:	682b      	ldr	r3, [r5, #0]
  402ca0:	2b00      	cmp	r3, #0
  402ca2:	d0f8      	beq.n	402c96 <prvIdleTask+0xe>
			vTaskSuspendAll();
  402ca4:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402ca6:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  402ca8:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  402caa:	2c00      	cmp	r4, #0
  402cac:	d0f7      	beq.n	402c9e <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  402cae:	4b13      	ldr	r3, [pc, #76]	; (402cfc <prvIdleTask+0x74>)
  402cb0:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  402cb2:	68f3      	ldr	r3, [r6, #12]
  402cb4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402cb6:	1d20      	adds	r0, r4, #4
  402cb8:	4b11      	ldr	r3, [pc, #68]	; (402d00 <prvIdleTask+0x78>)
  402cba:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  402cbc:	4a11      	ldr	r2, [pc, #68]	; (402d04 <prvIdleTask+0x7c>)
  402cbe:	6813      	ldr	r3, [r2, #0]
  402cc0:	3b01      	subs	r3, #1
  402cc2:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  402cc4:	682b      	ldr	r3, [r5, #0]
  402cc6:	3b01      	subs	r3, #1
  402cc8:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  402cca:	4b0f      	ldr	r3, [pc, #60]	; (402d08 <prvIdleTask+0x80>)
  402ccc:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  402cce:	6b20      	ldr	r0, [r4, #48]	; 0x30
  402cd0:	f8df a048 	ldr.w	sl, [pc, #72]	; 402d1c <prvIdleTask+0x94>
  402cd4:	47d0      	blx	sl
		vPortFree( pxTCB );
  402cd6:	4620      	mov	r0, r4
  402cd8:	47d0      	blx	sl
  402cda:	e7e0      	b.n	402c9e <prvIdleTask+0x16>
				taskYIELD();
  402cdc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402ce0:	f8c9 3000 	str.w	r3, [r9]
  402ce4:	f3bf 8f4f 	dsb	sy
  402ce8:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402cec:	4d07      	ldr	r5, [pc, #28]	; (402d0c <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  402cee:	4f08      	ldr	r7, [pc, #32]	; (402d10 <prvIdleTask+0x88>)
  402cf0:	e7d5      	b.n	402c9e <prvIdleTask+0x16>
  402cf2:	bf00      	nop
  402cf4:	20400b48 	.word	0x20400b48
  402cf8:	20400a70 	.word	0x20400a70
  402cfc:	00401b4d 	.word	0x00401b4d
  402d00:	00401a69 	.word	0x00401a69
  402d04:	20400ad4 	.word	0x20400ad4
  402d08:	00401b99 	.word	0x00401b99
  402d0c:	20400ae4 	.word	0x20400ae4
  402d10:	00402ad9 	.word	0x00402ad9
  402d14:	00402971 	.word	0x00402971
  402d18:	e000ed04 	.word	0xe000ed04
  402d1c:	00401dd9 	.word	0x00401dd9

00402d20 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  402d20:	4b2d      	ldr	r3, [pc, #180]	; (402dd8 <vTaskSwitchContext+0xb8>)
  402d22:	681b      	ldr	r3, [r3, #0]
  402d24:	2b00      	cmp	r3, #0
  402d26:	d12c      	bne.n	402d82 <vTaskSwitchContext+0x62>
{
  402d28:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  402d2a:	2200      	movs	r2, #0
  402d2c:	4b2b      	ldr	r3, [pc, #172]	; (402ddc <vTaskSwitchContext+0xbc>)
  402d2e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  402d30:	4b2b      	ldr	r3, [pc, #172]	; (402de0 <vTaskSwitchContext+0xc0>)
  402d32:	681b      	ldr	r3, [r3, #0]
  402d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d36:	681a      	ldr	r2, [r3, #0]
  402d38:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402d3c:	d103      	bne.n	402d46 <vTaskSwitchContext+0x26>
  402d3e:	685a      	ldr	r2, [r3, #4]
  402d40:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402d44:	d021      	beq.n	402d8a <vTaskSwitchContext+0x6a>
  402d46:	4b26      	ldr	r3, [pc, #152]	; (402de0 <vTaskSwitchContext+0xc0>)
  402d48:	6818      	ldr	r0, [r3, #0]
  402d4a:	6819      	ldr	r1, [r3, #0]
  402d4c:	3134      	adds	r1, #52	; 0x34
  402d4e:	4b25      	ldr	r3, [pc, #148]	; (402de4 <vTaskSwitchContext+0xc4>)
  402d50:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402d52:	4b25      	ldr	r3, [pc, #148]	; (402de8 <vTaskSwitchContext+0xc8>)
  402d54:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  402d56:	fab3 f383 	clz	r3, r3
  402d5a:	b2db      	uxtb	r3, r3
  402d5c:	f1c3 031f 	rsb	r3, r3, #31
  402d60:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402d64:	4a21      	ldr	r2, [pc, #132]	; (402dec <vTaskSwitchContext+0xcc>)
  402d66:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402d6a:	b9ba      	cbnz	r2, 402d9c <vTaskSwitchContext+0x7c>
	__asm volatile
  402d6c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d70:	b672      	cpsid	i
  402d72:	f383 8811 	msr	BASEPRI, r3
  402d76:	f3bf 8f6f 	isb	sy
  402d7a:	f3bf 8f4f 	dsb	sy
  402d7e:	b662      	cpsie	i
  402d80:	e7fe      	b.n	402d80 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  402d82:	2201      	movs	r2, #1
  402d84:	4b15      	ldr	r3, [pc, #84]	; (402ddc <vTaskSwitchContext+0xbc>)
  402d86:	601a      	str	r2, [r3, #0]
  402d88:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  402d8a:	689a      	ldr	r2, [r3, #8]
  402d8c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402d90:	d1d9      	bne.n	402d46 <vTaskSwitchContext+0x26>
  402d92:	68db      	ldr	r3, [r3, #12]
  402d94:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  402d98:	d1d5      	bne.n	402d46 <vTaskSwitchContext+0x26>
  402d9a:	e7da      	b.n	402d52 <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402d9c:	4a13      	ldr	r2, [pc, #76]	; (402dec <vTaskSwitchContext+0xcc>)
  402d9e:	0099      	lsls	r1, r3, #2
  402da0:	18c8      	adds	r0, r1, r3
  402da2:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  402da6:	6844      	ldr	r4, [r0, #4]
  402da8:	6864      	ldr	r4, [r4, #4]
  402daa:	6044      	str	r4, [r0, #4]
  402dac:	4419      	add	r1, r3
  402dae:	4602      	mov	r2, r0
  402db0:	3208      	adds	r2, #8
  402db2:	4294      	cmp	r4, r2
  402db4:	d009      	beq.n	402dca <vTaskSwitchContext+0xaa>
  402db6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402dba:	4a0c      	ldr	r2, [pc, #48]	; (402dec <vTaskSwitchContext+0xcc>)
  402dbc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402dc0:	685b      	ldr	r3, [r3, #4]
  402dc2:	68da      	ldr	r2, [r3, #12]
  402dc4:	4b06      	ldr	r3, [pc, #24]	; (402de0 <vTaskSwitchContext+0xc0>)
  402dc6:	601a      	str	r2, [r3, #0]
  402dc8:	bd10      	pop	{r4, pc}
  402dca:	6860      	ldr	r0, [r4, #4]
  402dcc:	4a07      	ldr	r2, [pc, #28]	; (402dec <vTaskSwitchContext+0xcc>)
  402dce:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  402dd2:	6050      	str	r0, [r2, #4]
  402dd4:	e7ef      	b.n	402db6 <vTaskSwitchContext+0x96>
  402dd6:	bf00      	nop
  402dd8:	20400adc 	.word	0x20400adc
  402ddc:	20400b60 	.word	0x20400b60
  402de0:	20400a64 	.word	0x20400a64
  402de4:	004038c1 	.word	0x004038c1
  402de8:	20400ae8 	.word	0x20400ae8
  402dec:	20400a70 	.word	0x20400a70

00402df0 <vTaskPlaceOnEventList>:
{
  402df0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  402df2:	b1e0      	cbz	r0, 402e2e <vTaskPlaceOnEventList+0x3e>
  402df4:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402df6:	4d17      	ldr	r5, [pc, #92]	; (402e54 <vTaskPlaceOnEventList+0x64>)
  402df8:	6829      	ldr	r1, [r5, #0]
  402dfa:	3118      	adds	r1, #24
  402dfc:	4b16      	ldr	r3, [pc, #88]	; (402e58 <vTaskPlaceOnEventList+0x68>)
  402dfe:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402e00:	6828      	ldr	r0, [r5, #0]
  402e02:	3004      	adds	r0, #4
  402e04:	4b15      	ldr	r3, [pc, #84]	; (402e5c <vTaskPlaceOnEventList+0x6c>)
  402e06:	4798      	blx	r3
  402e08:	b940      	cbnz	r0, 402e1c <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402e0a:	682a      	ldr	r2, [r5, #0]
  402e0c:	4914      	ldr	r1, [pc, #80]	; (402e60 <vTaskPlaceOnEventList+0x70>)
  402e0e:	680b      	ldr	r3, [r1, #0]
  402e10:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402e12:	2201      	movs	r2, #1
  402e14:	4082      	lsls	r2, r0
  402e16:	ea23 0302 	bic.w	r3, r3, r2
  402e1a:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  402e1c:	f1b4 3fff 	cmp.w	r4, #4294967295
  402e20:	d010      	beq.n	402e44 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  402e22:	4b10      	ldr	r3, [pc, #64]	; (402e64 <vTaskPlaceOnEventList+0x74>)
  402e24:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402e26:	4420      	add	r0, r4
  402e28:	4b0f      	ldr	r3, [pc, #60]	; (402e68 <vTaskPlaceOnEventList+0x78>)
  402e2a:	4798      	blx	r3
  402e2c:	bd38      	pop	{r3, r4, r5, pc}
  402e2e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e32:	b672      	cpsid	i
  402e34:	f383 8811 	msr	BASEPRI, r3
  402e38:	f3bf 8f6f 	isb	sy
  402e3c:	f3bf 8f4f 	dsb	sy
  402e40:	b662      	cpsie	i
  402e42:	e7fe      	b.n	402e42 <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402e44:	4b03      	ldr	r3, [pc, #12]	; (402e54 <vTaskPlaceOnEventList+0x64>)
  402e46:	6819      	ldr	r1, [r3, #0]
  402e48:	3104      	adds	r1, #4
  402e4a:	4808      	ldr	r0, [pc, #32]	; (402e6c <vTaskPlaceOnEventList+0x7c>)
  402e4c:	4b08      	ldr	r3, [pc, #32]	; (402e70 <vTaskPlaceOnEventList+0x80>)
  402e4e:	4798      	blx	r3
  402e50:	bd38      	pop	{r3, r4, r5, pc}
  402e52:	bf00      	nop
  402e54:	20400a64 	.word	0x20400a64
  402e58:	00401a35 	.word	0x00401a35
  402e5c:	00401a69 	.word	0x00401a69
  402e60:	20400ae8 	.word	0x20400ae8
  402e64:	20400b5c 	.word	0x20400b5c
  402e68:	00402655 	.word	0x00402655
  402e6c:	20400b34 	.word	0x20400b34
  402e70:	00401a1d 	.word	0x00401a1d

00402e74 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  402e74:	b1e8      	cbz	r0, 402eb2 <vTaskPlaceOnEventListRestricted+0x3e>
	{
  402e76:	b570      	push	{r4, r5, r6, lr}
  402e78:	4615      	mov	r5, r2
  402e7a:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402e7c:	4e16      	ldr	r6, [pc, #88]	; (402ed8 <vTaskPlaceOnEventListRestricted+0x64>)
  402e7e:	6831      	ldr	r1, [r6, #0]
  402e80:	3118      	adds	r1, #24
  402e82:	4b16      	ldr	r3, [pc, #88]	; (402edc <vTaskPlaceOnEventListRestricted+0x68>)
  402e84:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402e86:	6830      	ldr	r0, [r6, #0]
  402e88:	3004      	adds	r0, #4
  402e8a:	4b15      	ldr	r3, [pc, #84]	; (402ee0 <vTaskPlaceOnEventListRestricted+0x6c>)
  402e8c:	4798      	blx	r3
  402e8e:	b940      	cbnz	r0, 402ea2 <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402e90:	6832      	ldr	r2, [r6, #0]
  402e92:	4914      	ldr	r1, [pc, #80]	; (402ee4 <vTaskPlaceOnEventListRestricted+0x70>)
  402e94:	680b      	ldr	r3, [r1, #0]
  402e96:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402e98:	2201      	movs	r2, #1
  402e9a:	4082      	lsls	r2, r0
  402e9c:	ea23 0302 	bic.w	r3, r3, r2
  402ea0:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  402ea2:	2d01      	cmp	r5, #1
  402ea4:	d010      	beq.n	402ec8 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  402ea6:	4b10      	ldr	r3, [pc, #64]	; (402ee8 <vTaskPlaceOnEventListRestricted+0x74>)
  402ea8:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402eaa:	4420      	add	r0, r4
  402eac:	4b0f      	ldr	r3, [pc, #60]	; (402eec <vTaskPlaceOnEventListRestricted+0x78>)
  402eae:	4798      	blx	r3
  402eb0:	bd70      	pop	{r4, r5, r6, pc}
  402eb2:	f04f 0380 	mov.w	r3, #128	; 0x80
  402eb6:	b672      	cpsid	i
  402eb8:	f383 8811 	msr	BASEPRI, r3
  402ebc:	f3bf 8f6f 	isb	sy
  402ec0:	f3bf 8f4f 	dsb	sy
  402ec4:	b662      	cpsie	i
  402ec6:	e7fe      	b.n	402ec6 <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402ec8:	4b03      	ldr	r3, [pc, #12]	; (402ed8 <vTaskPlaceOnEventListRestricted+0x64>)
  402eca:	6819      	ldr	r1, [r3, #0]
  402ecc:	3104      	adds	r1, #4
  402ece:	4808      	ldr	r0, [pc, #32]	; (402ef0 <vTaskPlaceOnEventListRestricted+0x7c>)
  402ed0:	4b02      	ldr	r3, [pc, #8]	; (402edc <vTaskPlaceOnEventListRestricted+0x68>)
  402ed2:	4798      	blx	r3
  402ed4:	bd70      	pop	{r4, r5, r6, pc}
  402ed6:	bf00      	nop
  402ed8:	20400a64 	.word	0x20400a64
  402edc:	00401a1d 	.word	0x00401a1d
  402ee0:	00401a69 	.word	0x00401a69
  402ee4:	20400ae8 	.word	0x20400ae8
  402ee8:	20400b5c 	.word	0x20400b5c
  402eec:	00402655 	.word	0x00402655
  402ef0:	20400b34 	.word	0x20400b34

00402ef4 <xTaskRemoveFromEventList>:
{
  402ef4:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  402ef6:	68c3      	ldr	r3, [r0, #12]
  402ef8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  402efa:	b324      	cbz	r4, 402f46 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402efc:	f104 0518 	add.w	r5, r4, #24
  402f00:	4628      	mov	r0, r5
  402f02:	4b1a      	ldr	r3, [pc, #104]	; (402f6c <xTaskRemoveFromEventList+0x78>)
  402f04:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402f06:	4b1a      	ldr	r3, [pc, #104]	; (402f70 <xTaskRemoveFromEventList+0x7c>)
  402f08:	681b      	ldr	r3, [r3, #0]
  402f0a:	bb3b      	cbnz	r3, 402f5c <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402f0c:	1d25      	adds	r5, r4, #4
  402f0e:	4628      	mov	r0, r5
  402f10:	4b16      	ldr	r3, [pc, #88]	; (402f6c <xTaskRemoveFromEventList+0x78>)
  402f12:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  402f14:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402f16:	4a17      	ldr	r2, [pc, #92]	; (402f74 <xTaskRemoveFromEventList+0x80>)
  402f18:	6811      	ldr	r1, [r2, #0]
  402f1a:	2301      	movs	r3, #1
  402f1c:	4083      	lsls	r3, r0
  402f1e:	430b      	orrs	r3, r1
  402f20:	6013      	str	r3, [r2, #0]
  402f22:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402f26:	4629      	mov	r1, r5
  402f28:	4b13      	ldr	r3, [pc, #76]	; (402f78 <xTaskRemoveFromEventList+0x84>)
  402f2a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402f2e:	4b13      	ldr	r3, [pc, #76]	; (402f7c <xTaskRemoveFromEventList+0x88>)
  402f30:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  402f32:	4b13      	ldr	r3, [pc, #76]	; (402f80 <xTaskRemoveFromEventList+0x8c>)
  402f34:	681b      	ldr	r3, [r3, #0]
  402f36:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402f3a:	429a      	cmp	r2, r3
  402f3c:	d913      	bls.n	402f66 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  402f3e:	2001      	movs	r0, #1
  402f40:	4b10      	ldr	r3, [pc, #64]	; (402f84 <xTaskRemoveFromEventList+0x90>)
  402f42:	6018      	str	r0, [r3, #0]
  402f44:	bd38      	pop	{r3, r4, r5, pc}
  402f46:	f04f 0380 	mov.w	r3, #128	; 0x80
  402f4a:	b672      	cpsid	i
  402f4c:	f383 8811 	msr	BASEPRI, r3
  402f50:	f3bf 8f6f 	isb	sy
  402f54:	f3bf 8f4f 	dsb	sy
  402f58:	b662      	cpsie	i
  402f5a:	e7fe      	b.n	402f5a <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402f5c:	4629      	mov	r1, r5
  402f5e:	480a      	ldr	r0, [pc, #40]	; (402f88 <xTaskRemoveFromEventList+0x94>)
  402f60:	4b06      	ldr	r3, [pc, #24]	; (402f7c <xTaskRemoveFromEventList+0x88>)
  402f62:	4798      	blx	r3
  402f64:	e7e5      	b.n	402f32 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  402f66:	2000      	movs	r0, #0
}
  402f68:	bd38      	pop	{r3, r4, r5, pc}
  402f6a:	bf00      	nop
  402f6c:	00401a69 	.word	0x00401a69
  402f70:	20400adc 	.word	0x20400adc
  402f74:	20400ae8 	.word	0x20400ae8
  402f78:	20400a70 	.word	0x20400a70
  402f7c:	00401a1d 	.word	0x00401a1d
  402f80:	20400a64 	.word	0x20400a64
  402f84:	20400b60 	.word	0x20400b60
  402f88:	20400b1c 	.word	0x20400b1c

00402f8c <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  402f8c:	b130      	cbz	r0, 402f9c <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402f8e:	4a09      	ldr	r2, [pc, #36]	; (402fb4 <vTaskSetTimeOutState+0x28>)
  402f90:	6812      	ldr	r2, [r2, #0]
  402f92:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402f94:	4a08      	ldr	r2, [pc, #32]	; (402fb8 <vTaskSetTimeOutState+0x2c>)
  402f96:	6812      	ldr	r2, [r2, #0]
  402f98:	6042      	str	r2, [r0, #4]
  402f9a:	4770      	bx	lr
  402f9c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402fa0:	b672      	cpsid	i
  402fa2:	f383 8811 	msr	BASEPRI, r3
  402fa6:	f3bf 8f6f 	isb	sy
  402faa:	f3bf 8f4f 	dsb	sy
  402fae:	b662      	cpsie	i
  402fb0:	e7fe      	b.n	402fb0 <vTaskSetTimeOutState+0x24>
  402fb2:	bf00      	nop
  402fb4:	20400b18 	.word	0x20400b18
  402fb8:	20400b5c 	.word	0x20400b5c

00402fbc <xTaskCheckForTimeOut>:
{
  402fbc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  402fbe:	b1c0      	cbz	r0, 402ff2 <xTaskCheckForTimeOut+0x36>
  402fc0:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  402fc2:	b309      	cbz	r1, 403008 <xTaskCheckForTimeOut+0x4c>
  402fc4:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402fc6:	4b1d      	ldr	r3, [pc, #116]	; (40303c <xTaskCheckForTimeOut+0x80>)
  402fc8:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  402fca:	4b1d      	ldr	r3, [pc, #116]	; (403040 <xTaskCheckForTimeOut+0x84>)
  402fcc:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  402fce:	682b      	ldr	r3, [r5, #0]
  402fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
  402fd4:	d02e      	beq.n	403034 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  402fd6:	491b      	ldr	r1, [pc, #108]	; (403044 <xTaskCheckForTimeOut+0x88>)
  402fd8:	6809      	ldr	r1, [r1, #0]
  402fda:	6820      	ldr	r0, [r4, #0]
  402fdc:	4288      	cmp	r0, r1
  402fde:	d002      	beq.n	402fe6 <xTaskCheckForTimeOut+0x2a>
  402fe0:	6861      	ldr	r1, [r4, #4]
  402fe2:	428a      	cmp	r2, r1
  402fe4:	d228      	bcs.n	403038 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  402fe6:	6861      	ldr	r1, [r4, #4]
  402fe8:	1a50      	subs	r0, r2, r1
  402fea:	4283      	cmp	r3, r0
  402fec:	d817      	bhi.n	40301e <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  402fee:	2401      	movs	r4, #1
  402ff0:	e01c      	b.n	40302c <xTaskCheckForTimeOut+0x70>
  402ff2:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ff6:	b672      	cpsid	i
  402ff8:	f383 8811 	msr	BASEPRI, r3
  402ffc:	f3bf 8f6f 	isb	sy
  403000:	f3bf 8f4f 	dsb	sy
  403004:	b662      	cpsie	i
  403006:	e7fe      	b.n	403006 <xTaskCheckForTimeOut+0x4a>
  403008:	f04f 0380 	mov.w	r3, #128	; 0x80
  40300c:	b672      	cpsid	i
  40300e:	f383 8811 	msr	BASEPRI, r3
  403012:	f3bf 8f6f 	isb	sy
  403016:	f3bf 8f4f 	dsb	sy
  40301a:	b662      	cpsie	i
  40301c:	e7fe      	b.n	40301c <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  40301e:	1a9b      	subs	r3, r3, r2
  403020:	440b      	add	r3, r1
  403022:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  403024:	4620      	mov	r0, r4
  403026:	4b08      	ldr	r3, [pc, #32]	; (403048 <xTaskCheckForTimeOut+0x8c>)
  403028:	4798      	blx	r3
			xReturn = pdFALSE;
  40302a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  40302c:	4b07      	ldr	r3, [pc, #28]	; (40304c <xTaskCheckForTimeOut+0x90>)
  40302e:	4798      	blx	r3
}
  403030:	4620      	mov	r0, r4
  403032:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  403034:	2400      	movs	r4, #0
  403036:	e7f9      	b.n	40302c <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  403038:	2401      	movs	r4, #1
  40303a:	e7f7      	b.n	40302c <xTaskCheckForTimeOut+0x70>
  40303c:	00401b4d 	.word	0x00401b4d
  403040:	20400b5c 	.word	0x20400b5c
  403044:	20400b18 	.word	0x20400b18
  403048:	00402f8d 	.word	0x00402f8d
  40304c:	00401b99 	.word	0x00401b99

00403050 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  403050:	2201      	movs	r2, #1
  403052:	4b01      	ldr	r3, [pc, #4]	; (403058 <vTaskMissedYield+0x8>)
  403054:	601a      	str	r2, [r3, #0]
  403056:	4770      	bx	lr
  403058:	20400b60 	.word	0x20400b60

0040305c <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  40305c:	4b05      	ldr	r3, [pc, #20]	; (403074 <xTaskGetSchedulerState+0x18>)
  40305e:	681b      	ldr	r3, [r3, #0]
  403060:	b133      	cbz	r3, 403070 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  403062:	4b05      	ldr	r3, [pc, #20]	; (403078 <xTaskGetSchedulerState+0x1c>)
  403064:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  403066:	2b00      	cmp	r3, #0
  403068:	bf0c      	ite	eq
  40306a:	2002      	moveq	r0, #2
  40306c:	2000      	movne	r0, #0
  40306e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  403070:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  403072:	4770      	bx	lr
  403074:	20400b30 	.word	0x20400b30
  403078:	20400adc 	.word	0x20400adc

0040307c <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  40307c:	2800      	cmp	r0, #0
  40307e:	d044      	beq.n	40310a <vTaskPriorityInherit+0x8e>
	{
  403080:	b538      	push	{r3, r4, r5, lr}
  403082:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  403084:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  403086:	4921      	ldr	r1, [pc, #132]	; (40310c <vTaskPriorityInherit+0x90>)
  403088:	6809      	ldr	r1, [r1, #0]
  40308a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  40308c:	428a      	cmp	r2, r1
  40308e:	d214      	bcs.n	4030ba <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  403090:	6981      	ldr	r1, [r0, #24]
  403092:	2900      	cmp	r1, #0
  403094:	db05      	blt.n	4030a2 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403096:	491d      	ldr	r1, [pc, #116]	; (40310c <vTaskPriorityInherit+0x90>)
  403098:	6809      	ldr	r1, [r1, #0]
  40309a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  40309c:	f1c1 0105 	rsb	r1, r1, #5
  4030a0:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4030a2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4030a6:	491a      	ldr	r1, [pc, #104]	; (403110 <vTaskPriorityInherit+0x94>)
  4030a8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4030ac:	6961      	ldr	r1, [r4, #20]
  4030ae:	4291      	cmp	r1, r2
  4030b0:	d004      	beq.n	4030bc <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4030b2:	4a16      	ldr	r2, [pc, #88]	; (40310c <vTaskPriorityInherit+0x90>)
  4030b4:	6812      	ldr	r2, [r2, #0]
  4030b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  4030b8:	62e2      	str	r2, [r4, #44]	; 0x2c
  4030ba:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4030bc:	1d25      	adds	r5, r4, #4
  4030be:	4628      	mov	r0, r5
  4030c0:	4b14      	ldr	r3, [pc, #80]	; (403114 <vTaskPriorityInherit+0x98>)
  4030c2:	4798      	blx	r3
  4030c4:	b970      	cbnz	r0, 4030e4 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4030c6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4030c8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4030cc:	4a10      	ldr	r2, [pc, #64]	; (403110 <vTaskPriorityInherit+0x94>)
  4030ce:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4030d2:	b93a      	cbnz	r2, 4030e4 <vTaskPriorityInherit+0x68>
  4030d4:	4810      	ldr	r0, [pc, #64]	; (403118 <vTaskPriorityInherit+0x9c>)
  4030d6:	6802      	ldr	r2, [r0, #0]
  4030d8:	2101      	movs	r1, #1
  4030da:	fa01 f303 	lsl.w	r3, r1, r3
  4030de:	ea22 0303 	bic.w	r3, r2, r3
  4030e2:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4030e4:	4b09      	ldr	r3, [pc, #36]	; (40310c <vTaskPriorityInherit+0x90>)
  4030e6:	681b      	ldr	r3, [r3, #0]
  4030e8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  4030ea:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  4030ec:	4a0a      	ldr	r2, [pc, #40]	; (403118 <vTaskPriorityInherit+0x9c>)
  4030ee:	6811      	ldr	r1, [r2, #0]
  4030f0:	2301      	movs	r3, #1
  4030f2:	4083      	lsls	r3, r0
  4030f4:	430b      	orrs	r3, r1
  4030f6:	6013      	str	r3, [r2, #0]
  4030f8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4030fc:	4629      	mov	r1, r5
  4030fe:	4b04      	ldr	r3, [pc, #16]	; (403110 <vTaskPriorityInherit+0x94>)
  403100:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403104:	4b05      	ldr	r3, [pc, #20]	; (40311c <vTaskPriorityInherit+0xa0>)
  403106:	4798      	blx	r3
  403108:	bd38      	pop	{r3, r4, r5, pc}
  40310a:	4770      	bx	lr
  40310c:	20400a64 	.word	0x20400a64
  403110:	20400a70 	.word	0x20400a70
  403114:	00401a69 	.word	0x00401a69
  403118:	20400ae8 	.word	0x20400ae8
  40311c:	00401a1d 	.word	0x00401a1d

00403120 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  403120:	2800      	cmp	r0, #0
  403122:	d04d      	beq.n	4031c0 <xTaskPriorityDisinherit+0xa0>
	{
  403124:	b538      	push	{r3, r4, r5, lr}
  403126:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  403128:	4a27      	ldr	r2, [pc, #156]	; (4031c8 <xTaskPriorityDisinherit+0xa8>)
  40312a:	6812      	ldr	r2, [r2, #0]
  40312c:	4290      	cmp	r0, r2
  40312e:	d00a      	beq.n	403146 <xTaskPriorityDisinherit+0x26>
  403130:	f04f 0380 	mov.w	r3, #128	; 0x80
  403134:	b672      	cpsid	i
  403136:	f383 8811 	msr	BASEPRI, r3
  40313a:	f3bf 8f6f 	isb	sy
  40313e:	f3bf 8f4f 	dsb	sy
  403142:	b662      	cpsie	i
  403144:	e7fe      	b.n	403144 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  403146:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  403148:	b952      	cbnz	r2, 403160 <xTaskPriorityDisinherit+0x40>
  40314a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40314e:	b672      	cpsid	i
  403150:	f383 8811 	msr	BASEPRI, r3
  403154:	f3bf 8f6f 	isb	sy
  403158:	f3bf 8f4f 	dsb	sy
  40315c:	b662      	cpsie	i
  40315e:	e7fe      	b.n	40315e <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  403160:	3a01      	subs	r2, #1
  403162:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  403164:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  403166:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  403168:	4288      	cmp	r0, r1
  40316a:	d02b      	beq.n	4031c4 <xTaskPriorityDisinherit+0xa4>
  40316c:	bb52      	cbnz	r2, 4031c4 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40316e:	1d25      	adds	r5, r4, #4
  403170:	4628      	mov	r0, r5
  403172:	4b16      	ldr	r3, [pc, #88]	; (4031cc <xTaskPriorityDisinherit+0xac>)
  403174:	4798      	blx	r3
  403176:	b968      	cbnz	r0, 403194 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  403178:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  40317a:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40317e:	4b14      	ldr	r3, [pc, #80]	; (4031d0 <xTaskPriorityDisinherit+0xb0>)
  403180:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403184:	b933      	cbnz	r3, 403194 <xTaskPriorityDisinherit+0x74>
  403186:	4813      	ldr	r0, [pc, #76]	; (4031d4 <xTaskPriorityDisinherit+0xb4>)
  403188:	6803      	ldr	r3, [r0, #0]
  40318a:	2201      	movs	r2, #1
  40318c:	408a      	lsls	r2, r1
  40318e:	ea23 0302 	bic.w	r3, r3, r2
  403192:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  403194:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  403196:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403198:	f1c0 0305 	rsb	r3, r0, #5
  40319c:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  40319e:	4a0d      	ldr	r2, [pc, #52]	; (4031d4 <xTaskPriorityDisinherit+0xb4>)
  4031a0:	6811      	ldr	r1, [r2, #0]
  4031a2:	2401      	movs	r4, #1
  4031a4:	fa04 f300 	lsl.w	r3, r4, r0
  4031a8:	430b      	orrs	r3, r1
  4031aa:	6013      	str	r3, [r2, #0]
  4031ac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4031b0:	4629      	mov	r1, r5
  4031b2:	4b07      	ldr	r3, [pc, #28]	; (4031d0 <xTaskPriorityDisinherit+0xb0>)
  4031b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4031b8:	4b07      	ldr	r3, [pc, #28]	; (4031d8 <xTaskPriorityDisinherit+0xb8>)
  4031ba:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  4031bc:	4620      	mov	r0, r4
  4031be:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  4031c0:	2000      	movs	r0, #0
  4031c2:	4770      	bx	lr
  4031c4:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4031c6:	bd38      	pop	{r3, r4, r5, pc}
  4031c8:	20400a64 	.word	0x20400a64
  4031cc:	00401a69 	.word	0x00401a69
  4031d0:	20400a70 	.word	0x20400a70
  4031d4:	20400ae8 	.word	0x20400ae8
  4031d8:	00401a1d 	.word	0x00401a1d

004031dc <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  4031dc:	4b05      	ldr	r3, [pc, #20]	; (4031f4 <pvTaskIncrementMutexHeldCount+0x18>)
  4031de:	681b      	ldr	r3, [r3, #0]
  4031e0:	b123      	cbz	r3, 4031ec <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  4031e2:	4b04      	ldr	r3, [pc, #16]	; (4031f4 <pvTaskIncrementMutexHeldCount+0x18>)
  4031e4:	681a      	ldr	r2, [r3, #0]
  4031e6:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  4031e8:	3301      	adds	r3, #1
  4031ea:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  4031ec:	4b01      	ldr	r3, [pc, #4]	; (4031f4 <pvTaskIncrementMutexHeldCount+0x18>)
  4031ee:	6818      	ldr	r0, [r3, #0]
	}
  4031f0:	4770      	bx	lr
  4031f2:	bf00      	nop
  4031f4:	20400a64 	.word	0x20400a64

004031f8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  4031f8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4031fa:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4031fc:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  4031fe:	4291      	cmp	r1, r2
  403200:	d80c      	bhi.n	40321c <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  403202:	1ad2      	subs	r2, r2, r3
  403204:	6983      	ldr	r3, [r0, #24]
  403206:	429a      	cmp	r2, r3
  403208:	d301      	bcc.n	40320e <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  40320a:	2001      	movs	r0, #1
  40320c:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40320e:	1d01      	adds	r1, r0, #4
  403210:	4b09      	ldr	r3, [pc, #36]	; (403238 <prvInsertTimerInActiveList+0x40>)
  403212:	6818      	ldr	r0, [r3, #0]
  403214:	4b09      	ldr	r3, [pc, #36]	; (40323c <prvInsertTimerInActiveList+0x44>)
  403216:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  403218:	2000      	movs	r0, #0
  40321a:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  40321c:	429a      	cmp	r2, r3
  40321e:	d203      	bcs.n	403228 <prvInsertTimerInActiveList+0x30>
  403220:	4299      	cmp	r1, r3
  403222:	d301      	bcc.n	403228 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  403224:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  403226:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403228:	1d01      	adds	r1, r0, #4
  40322a:	4b05      	ldr	r3, [pc, #20]	; (403240 <prvInsertTimerInActiveList+0x48>)
  40322c:	6818      	ldr	r0, [r3, #0]
  40322e:	4b03      	ldr	r3, [pc, #12]	; (40323c <prvInsertTimerInActiveList+0x44>)
  403230:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  403232:	2000      	movs	r0, #0
  403234:	bd08      	pop	{r3, pc}
  403236:	bf00      	nop
  403238:	20400b68 	.word	0x20400b68
  40323c:	00401a35 	.word	0x00401a35
  403240:	20400b64 	.word	0x20400b64

00403244 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  403244:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  403246:	4b15      	ldr	r3, [pc, #84]	; (40329c <prvCheckForValidListAndQueue+0x58>)
  403248:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  40324a:	4b15      	ldr	r3, [pc, #84]	; (4032a0 <prvCheckForValidListAndQueue+0x5c>)
  40324c:	681b      	ldr	r3, [r3, #0]
  40324e:	b113      	cbz	r3, 403256 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  403250:	4b14      	ldr	r3, [pc, #80]	; (4032a4 <prvCheckForValidListAndQueue+0x60>)
  403252:	4798      	blx	r3
  403254:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  403256:	4d14      	ldr	r5, [pc, #80]	; (4032a8 <prvCheckForValidListAndQueue+0x64>)
  403258:	4628      	mov	r0, r5
  40325a:	4e14      	ldr	r6, [pc, #80]	; (4032ac <prvCheckForValidListAndQueue+0x68>)
  40325c:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  40325e:	4c14      	ldr	r4, [pc, #80]	; (4032b0 <prvCheckForValidListAndQueue+0x6c>)
  403260:	4620      	mov	r0, r4
  403262:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  403264:	4b13      	ldr	r3, [pc, #76]	; (4032b4 <prvCheckForValidListAndQueue+0x70>)
  403266:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  403268:	4b13      	ldr	r3, [pc, #76]	; (4032b8 <prvCheckForValidListAndQueue+0x74>)
  40326a:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  40326c:	2200      	movs	r2, #0
  40326e:	2110      	movs	r1, #16
  403270:	2005      	movs	r0, #5
  403272:	4b12      	ldr	r3, [pc, #72]	; (4032bc <prvCheckForValidListAndQueue+0x78>)
  403274:	4798      	blx	r3
  403276:	4b0a      	ldr	r3, [pc, #40]	; (4032a0 <prvCheckForValidListAndQueue+0x5c>)
  403278:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  40327a:	b118      	cbz	r0, 403284 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  40327c:	4910      	ldr	r1, [pc, #64]	; (4032c0 <prvCheckForValidListAndQueue+0x7c>)
  40327e:	4b11      	ldr	r3, [pc, #68]	; (4032c4 <prvCheckForValidListAndQueue+0x80>)
  403280:	4798      	blx	r3
  403282:	e7e5      	b.n	403250 <prvCheckForValidListAndQueue+0xc>
  403284:	f04f 0380 	mov.w	r3, #128	; 0x80
  403288:	b672      	cpsid	i
  40328a:	f383 8811 	msr	BASEPRI, r3
  40328e:	f3bf 8f6f 	isb	sy
  403292:	f3bf 8f4f 	dsb	sy
  403296:	b662      	cpsie	i
  403298:	e7fe      	b.n	403298 <prvCheckForValidListAndQueue+0x54>
  40329a:	bf00      	nop
  40329c:	00401b4d 	.word	0x00401b4d
  4032a0:	20400b98 	.word	0x20400b98
  4032a4:	00401b99 	.word	0x00401b99
  4032a8:	20400b6c 	.word	0x20400b6c
  4032ac:	00401a01 	.word	0x00401a01
  4032b0:	20400b80 	.word	0x20400b80
  4032b4:	20400b64 	.word	0x20400b64
  4032b8:	20400b68 	.word	0x20400b68
  4032bc:	0040206d 	.word	0x0040206d
  4032c0:	0040b87c 	.word	0x0040b87c
  4032c4:	0040259d 	.word	0x0040259d

004032c8 <xTimerCreateTimerTask>:
{
  4032c8:	b510      	push	{r4, lr}
  4032ca:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  4032cc:	4b0f      	ldr	r3, [pc, #60]	; (40330c <xTimerCreateTimerTask+0x44>)
  4032ce:	4798      	blx	r3
	if( xTimerQueue != NULL )
  4032d0:	4b0f      	ldr	r3, [pc, #60]	; (403310 <xTimerCreateTimerTask+0x48>)
  4032d2:	681b      	ldr	r3, [r3, #0]
  4032d4:	b173      	cbz	r3, 4032f4 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4032d6:	2300      	movs	r3, #0
  4032d8:	9303      	str	r3, [sp, #12]
  4032da:	9302      	str	r3, [sp, #8]
  4032dc:	9301      	str	r3, [sp, #4]
  4032de:	2204      	movs	r2, #4
  4032e0:	9200      	str	r2, [sp, #0]
  4032e2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4032e6:	490b      	ldr	r1, [pc, #44]	; (403314 <xTimerCreateTimerTask+0x4c>)
  4032e8:	480b      	ldr	r0, [pc, #44]	; (403318 <xTimerCreateTimerTask+0x50>)
  4032ea:	4c0c      	ldr	r4, [pc, #48]	; (40331c <xTimerCreateTimerTask+0x54>)
  4032ec:	47a0      	blx	r4
	configASSERT( xReturn );
  4032ee:	b108      	cbz	r0, 4032f4 <xTimerCreateTimerTask+0x2c>
}
  4032f0:	b004      	add	sp, #16
  4032f2:	bd10      	pop	{r4, pc}
  4032f4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4032f8:	b672      	cpsid	i
  4032fa:	f383 8811 	msr	BASEPRI, r3
  4032fe:	f3bf 8f6f 	isb	sy
  403302:	f3bf 8f4f 	dsb	sy
  403306:	b662      	cpsie	i
  403308:	e7fe      	b.n	403308 <xTimerCreateTimerTask+0x40>
  40330a:	bf00      	nop
  40330c:	00403245 	.word	0x00403245
  403310:	20400b98 	.word	0x20400b98
  403314:	0040b884 	.word	0x0040b884
  403318:	00403449 	.word	0x00403449
  40331c:	004026ad 	.word	0x004026ad

00403320 <xTimerGenericCommand>:
	configASSERT( xTimer );
  403320:	b1d8      	cbz	r0, 40335a <xTimerGenericCommand+0x3a>
{
  403322:	b530      	push	{r4, r5, lr}
  403324:	b085      	sub	sp, #20
  403326:	4615      	mov	r5, r2
  403328:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  40332a:	4a15      	ldr	r2, [pc, #84]	; (403380 <xTimerGenericCommand+0x60>)
  40332c:	6810      	ldr	r0, [r2, #0]
  40332e:	b320      	cbz	r0, 40337a <xTimerGenericCommand+0x5a>
  403330:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  403332:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  403334:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  403336:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  403338:	2905      	cmp	r1, #5
  40333a:	dc19      	bgt.n	403370 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  40333c:	4b11      	ldr	r3, [pc, #68]	; (403384 <xTimerGenericCommand+0x64>)
  40333e:	4798      	blx	r3
  403340:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  403342:	f04f 0300 	mov.w	r3, #0
  403346:	bf0c      	ite	eq
  403348:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  40334a:	461a      	movne	r2, r3
  40334c:	4669      	mov	r1, sp
  40334e:	480c      	ldr	r0, [pc, #48]	; (403380 <xTimerGenericCommand+0x60>)
  403350:	6800      	ldr	r0, [r0, #0]
  403352:	4c0d      	ldr	r4, [pc, #52]	; (403388 <xTimerGenericCommand+0x68>)
  403354:	47a0      	blx	r4
}
  403356:	b005      	add	sp, #20
  403358:	bd30      	pop	{r4, r5, pc}
  40335a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40335e:	b672      	cpsid	i
  403360:	f383 8811 	msr	BASEPRI, r3
  403364:	f3bf 8f6f 	isb	sy
  403368:	f3bf 8f4f 	dsb	sy
  40336c:	b662      	cpsie	i
  40336e:	e7fe      	b.n	40336e <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  403370:	2300      	movs	r3, #0
  403372:	4669      	mov	r1, sp
  403374:	4c05      	ldr	r4, [pc, #20]	; (40338c <xTimerGenericCommand+0x6c>)
  403376:	47a0      	blx	r4
  403378:	e7ed      	b.n	403356 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  40337a:	2000      	movs	r0, #0
	return xReturn;
  40337c:	e7eb      	b.n	403356 <xTimerGenericCommand+0x36>
  40337e:	bf00      	nop
  403380:	20400b98 	.word	0x20400b98
  403384:	0040305d 	.word	0x0040305d
  403388:	004020e9 	.word	0x004020e9
  40338c:	004022cd 	.word	0x004022cd

00403390 <prvSampleTimeNow>:
{
  403390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403394:	b082      	sub	sp, #8
  403396:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  403398:	4b24      	ldr	r3, [pc, #144]	; (40342c <prvSampleTimeNow+0x9c>)
  40339a:	4798      	blx	r3
  40339c:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  40339e:	4b24      	ldr	r3, [pc, #144]	; (403430 <prvSampleTimeNow+0xa0>)
  4033a0:	681b      	ldr	r3, [r3, #0]
  4033a2:	4298      	cmp	r0, r3
  4033a4:	d31b      	bcc.n	4033de <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  4033a6:	2300      	movs	r3, #0
  4033a8:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  4033ac:	4b20      	ldr	r3, [pc, #128]	; (403430 <prvSampleTimeNow+0xa0>)
  4033ae:	601f      	str	r7, [r3, #0]
}
  4033b0:	4638      	mov	r0, r7
  4033b2:	b002      	add	sp, #8
  4033b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4033b8:	2100      	movs	r1, #0
  4033ba:	9100      	str	r1, [sp, #0]
  4033bc:	460b      	mov	r3, r1
  4033be:	4652      	mov	r2, sl
  4033c0:	4620      	mov	r0, r4
  4033c2:	4c1c      	ldr	r4, [pc, #112]	; (403434 <prvSampleTimeNow+0xa4>)
  4033c4:	47a0      	blx	r4
				configASSERT( xResult );
  4033c6:	b960      	cbnz	r0, 4033e2 <prvSampleTimeNow+0x52>
  4033c8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4033cc:	b672      	cpsid	i
  4033ce:	f383 8811 	msr	BASEPRI, r3
  4033d2:	f3bf 8f6f 	isb	sy
  4033d6:	f3bf 8f4f 	dsb	sy
  4033da:	b662      	cpsie	i
  4033dc:	e7fe      	b.n	4033dc <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4033de:	4d16      	ldr	r5, [pc, #88]	; (403438 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4033e0:	4e16      	ldr	r6, [pc, #88]	; (40343c <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4033e2:	682b      	ldr	r3, [r5, #0]
  4033e4:	681a      	ldr	r2, [r3, #0]
  4033e6:	b1c2      	cbz	r2, 40341a <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4033e8:	68db      	ldr	r3, [r3, #12]
  4033ea:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4033ee:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4033f0:	f104 0904 	add.w	r9, r4, #4
  4033f4:	4648      	mov	r0, r9
  4033f6:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4033f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4033fa:	4620      	mov	r0, r4
  4033fc:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4033fe:	69e3      	ldr	r3, [r4, #28]
  403400:	2b01      	cmp	r3, #1
  403402:	d1ee      	bne.n	4033e2 <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  403404:	69a3      	ldr	r3, [r4, #24]
  403406:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  403408:	459a      	cmp	sl, r3
  40340a:	d2d5      	bcs.n	4033b8 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  40340c:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40340e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403410:	4649      	mov	r1, r9
  403412:	6828      	ldr	r0, [r5, #0]
  403414:	4b0a      	ldr	r3, [pc, #40]	; (403440 <prvSampleTimeNow+0xb0>)
  403416:	4798      	blx	r3
  403418:	e7e3      	b.n	4033e2 <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  40341a:	4a0a      	ldr	r2, [pc, #40]	; (403444 <prvSampleTimeNow+0xb4>)
  40341c:	6810      	ldr	r0, [r2, #0]
  40341e:	4906      	ldr	r1, [pc, #24]	; (403438 <prvSampleTimeNow+0xa8>)
  403420:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  403422:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  403424:	2301      	movs	r3, #1
  403426:	f8c8 3000 	str.w	r3, [r8]
  40342a:	e7bf      	b.n	4033ac <prvSampleTimeNow+0x1c>
  40342c:	00402981 	.word	0x00402981
  403430:	20400b94 	.word	0x20400b94
  403434:	00403321 	.word	0x00403321
  403438:	20400b64 	.word	0x20400b64
  40343c:	00401a69 	.word	0x00401a69
  403440:	00401a35 	.word	0x00401a35
  403444:	20400b68 	.word	0x20400b68

00403448 <prvTimerTask>:
{
  403448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40344c:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  40344e:	4e75      	ldr	r6, [pc, #468]	; (403624 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  403450:	4f75      	ldr	r7, [pc, #468]	; (403628 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  403452:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 403650 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403456:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 403654 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  40345a:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  40345c:	681a      	ldr	r2, [r3, #0]
  40345e:	2a00      	cmp	r2, #0
  403460:	f000 80ce 	beq.w	403600 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403464:	68db      	ldr	r3, [r3, #12]
  403466:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  403468:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40346a:	a804      	add	r0, sp, #16
  40346c:	4b6f      	ldr	r3, [pc, #444]	; (40362c <prvTimerTask+0x1e4>)
  40346e:	4798      	blx	r3
  403470:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403472:	9b04      	ldr	r3, [sp, #16]
  403474:	2b00      	cmp	r3, #0
  403476:	d144      	bne.n	403502 <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  403478:	42a0      	cmp	r0, r4
  40347a:	d212      	bcs.n	4034a2 <prvTimerTask+0x5a>
  40347c:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  40347e:	1b61      	subs	r1, r4, r5
  403480:	4b6b      	ldr	r3, [pc, #428]	; (403630 <prvTimerTask+0x1e8>)
  403482:	6818      	ldr	r0, [r3, #0]
  403484:	4b6b      	ldr	r3, [pc, #428]	; (403634 <prvTimerTask+0x1ec>)
  403486:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  403488:	4b6b      	ldr	r3, [pc, #428]	; (403638 <prvTimerTask+0x1f0>)
  40348a:	4798      	blx	r3
  40348c:	2800      	cmp	r0, #0
  40348e:	d13a      	bne.n	403506 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  403490:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403494:	f8c9 3000 	str.w	r3, [r9]
  403498:	f3bf 8f4f 	dsb	sy
  40349c:	f3bf 8f6f 	isb	sy
  4034a0:	e031      	b.n	403506 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  4034a2:	4b65      	ldr	r3, [pc, #404]	; (403638 <prvTimerTask+0x1f0>)
  4034a4:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4034a6:	6833      	ldr	r3, [r6, #0]
  4034a8:	68db      	ldr	r3, [r3, #12]
  4034aa:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4034ae:	f10a 0004 	add.w	r0, sl, #4
  4034b2:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4034b4:	f8da 301c 	ldr.w	r3, [sl, #28]
  4034b8:	2b01      	cmp	r3, #1
  4034ba:	d004      	beq.n	4034c6 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4034bc:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  4034c0:	4650      	mov	r0, sl
  4034c2:	4798      	blx	r3
  4034c4:	e01f      	b.n	403506 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  4034c6:	f8da 1018 	ldr.w	r1, [sl, #24]
  4034ca:	4623      	mov	r3, r4
  4034cc:	462a      	mov	r2, r5
  4034ce:	4421      	add	r1, r4
  4034d0:	4650      	mov	r0, sl
  4034d2:	4d5a      	ldr	r5, [pc, #360]	; (40363c <prvTimerTask+0x1f4>)
  4034d4:	47a8      	blx	r5
  4034d6:	2801      	cmp	r0, #1
  4034d8:	d1f0      	bne.n	4034bc <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4034da:	2100      	movs	r1, #0
  4034dc:	9100      	str	r1, [sp, #0]
  4034de:	460b      	mov	r3, r1
  4034e0:	4622      	mov	r2, r4
  4034e2:	4650      	mov	r0, sl
  4034e4:	4c56      	ldr	r4, [pc, #344]	; (403640 <prvTimerTask+0x1f8>)
  4034e6:	47a0      	blx	r4
			configASSERT( xResult );
  4034e8:	2800      	cmp	r0, #0
  4034ea:	d1e7      	bne.n	4034bc <prvTimerTask+0x74>
  4034ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4034f0:	b672      	cpsid	i
  4034f2:	f383 8811 	msr	BASEPRI, r3
  4034f6:	f3bf 8f6f 	isb	sy
  4034fa:	f3bf 8f4f 	dsb	sy
  4034fe:	b662      	cpsie	i
  403500:	e7fe      	b.n	403500 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  403502:	4b4d      	ldr	r3, [pc, #308]	; (403638 <prvTimerTask+0x1f0>)
  403504:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403506:	4d4a      	ldr	r5, [pc, #296]	; (403630 <prvTimerTask+0x1e8>)
  403508:	4c4e      	ldr	r4, [pc, #312]	; (403644 <prvTimerTask+0x1fc>)
  40350a:	e006      	b.n	40351a <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  40350c:	9907      	ldr	r1, [sp, #28]
  40350e:	9806      	ldr	r0, [sp, #24]
  403510:	9b05      	ldr	r3, [sp, #20]
  403512:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  403514:	9b04      	ldr	r3, [sp, #16]
  403516:	2b00      	cmp	r3, #0
  403518:	da09      	bge.n	40352e <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40351a:	2300      	movs	r3, #0
  40351c:	461a      	mov	r2, r3
  40351e:	a904      	add	r1, sp, #16
  403520:	6828      	ldr	r0, [r5, #0]
  403522:	47a0      	blx	r4
  403524:	2800      	cmp	r0, #0
  403526:	d098      	beq.n	40345a <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  403528:	9b04      	ldr	r3, [sp, #16]
  40352a:	2b00      	cmp	r3, #0
  40352c:	dbee      	blt.n	40350c <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  40352e:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403532:	f8da 3014 	ldr.w	r3, [sl, #20]
  403536:	b113      	cbz	r3, 40353e <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403538:	f10a 0004 	add.w	r0, sl, #4
  40353c:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40353e:	a803      	add	r0, sp, #12
  403540:	4b3a      	ldr	r3, [pc, #232]	; (40362c <prvTimerTask+0x1e4>)
  403542:	4798      	blx	r3
			switch( xMessage.xMessageID )
  403544:	9b04      	ldr	r3, [sp, #16]
  403546:	2b09      	cmp	r3, #9
  403548:	d8e7      	bhi.n	40351a <prvTimerTask+0xd2>
  40354a:	a201      	add	r2, pc, #4	; (adr r2, 403550 <prvTimerTask+0x108>)
  40354c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403550:	00403579 	.word	0x00403579
  403554:	00403579 	.word	0x00403579
  403558:	00403579 	.word	0x00403579
  40355c:	0040351b 	.word	0x0040351b
  403560:	004035cd 	.word	0x004035cd
  403564:	004035f9 	.word	0x004035f9
  403568:	00403579 	.word	0x00403579
  40356c:	00403579 	.word	0x00403579
  403570:	0040351b 	.word	0x0040351b
  403574:	004035cd 	.word	0x004035cd
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  403578:	9c05      	ldr	r4, [sp, #20]
  40357a:	f8da 1018 	ldr.w	r1, [sl, #24]
  40357e:	4623      	mov	r3, r4
  403580:	4602      	mov	r2, r0
  403582:	4421      	add	r1, r4
  403584:	4650      	mov	r0, sl
  403586:	4c2d      	ldr	r4, [pc, #180]	; (40363c <prvTimerTask+0x1f4>)
  403588:	47a0      	blx	r4
  40358a:	2801      	cmp	r0, #1
  40358c:	d1bc      	bne.n	403508 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  40358e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403592:	4650      	mov	r0, sl
  403594:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403596:	f8da 301c 	ldr.w	r3, [sl, #28]
  40359a:	2b01      	cmp	r3, #1
  40359c:	d1b4      	bne.n	403508 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40359e:	f8da 2018 	ldr.w	r2, [sl, #24]
  4035a2:	2100      	movs	r1, #0
  4035a4:	9100      	str	r1, [sp, #0]
  4035a6:	460b      	mov	r3, r1
  4035a8:	9805      	ldr	r0, [sp, #20]
  4035aa:	4402      	add	r2, r0
  4035ac:	4650      	mov	r0, sl
  4035ae:	4c24      	ldr	r4, [pc, #144]	; (403640 <prvTimerTask+0x1f8>)
  4035b0:	47a0      	blx	r4
							configASSERT( xResult );
  4035b2:	2800      	cmp	r0, #0
  4035b4:	d1a8      	bne.n	403508 <prvTimerTask+0xc0>
  4035b6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4035ba:	b672      	cpsid	i
  4035bc:	f383 8811 	msr	BASEPRI, r3
  4035c0:	f3bf 8f6f 	isb	sy
  4035c4:	f3bf 8f4f 	dsb	sy
  4035c8:	b662      	cpsie	i
  4035ca:	e7fe      	b.n	4035ca <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  4035cc:	9905      	ldr	r1, [sp, #20]
  4035ce:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4035d2:	b131      	cbz	r1, 4035e2 <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4035d4:	4603      	mov	r3, r0
  4035d6:	4602      	mov	r2, r0
  4035d8:	4401      	add	r1, r0
  4035da:	4650      	mov	r0, sl
  4035dc:	4c17      	ldr	r4, [pc, #92]	; (40363c <prvTimerTask+0x1f4>)
  4035de:	47a0      	blx	r4
  4035e0:	e792      	b.n	403508 <prvTimerTask+0xc0>
  4035e2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4035e6:	b672      	cpsid	i
  4035e8:	f383 8811 	msr	BASEPRI, r3
  4035ec:	f3bf 8f6f 	isb	sy
  4035f0:	f3bf 8f4f 	dsb	sy
  4035f4:	b662      	cpsie	i
  4035f6:	e7fe      	b.n	4035f6 <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  4035f8:	4650      	mov	r0, sl
  4035fa:	4b13      	ldr	r3, [pc, #76]	; (403648 <prvTimerTask+0x200>)
  4035fc:	4798      	blx	r3
  4035fe:	e783      	b.n	403508 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  403600:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403602:	a804      	add	r0, sp, #16
  403604:	4b09      	ldr	r3, [pc, #36]	; (40362c <prvTimerTask+0x1e4>)
  403606:	4798      	blx	r3
  403608:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40360a:	9b04      	ldr	r3, [sp, #16]
  40360c:	2b00      	cmp	r3, #0
  40360e:	f47f af78 	bne.w	403502 <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  403612:	4b0e      	ldr	r3, [pc, #56]	; (40364c <prvTimerTask+0x204>)
  403614:	681b      	ldr	r3, [r3, #0]
  403616:	681a      	ldr	r2, [r3, #0]
  403618:	fab2 f282 	clz	r2, r2
  40361c:	0952      	lsrs	r2, r2, #5
  40361e:	2400      	movs	r4, #0
  403620:	e72d      	b.n	40347e <prvTimerTask+0x36>
  403622:	bf00      	nop
  403624:	20400b64 	.word	0x20400b64
  403628:	00402971 	.word	0x00402971
  40362c:	00403391 	.word	0x00403391
  403630:	20400b98 	.word	0x20400b98
  403634:	004025d1 	.word	0x004025d1
  403638:	00402ad9 	.word	0x00402ad9
  40363c:	004031f9 	.word	0x004031f9
  403640:	00403321 	.word	0x00403321
  403644:	004023cd 	.word	0x004023cd
  403648:	00401dd9 	.word	0x00401dd9
  40364c:	20400b68 	.word	0x20400b68
  403650:	e000ed04 	.word	0xe000ed04
  403654:	00401a69 	.word	0x00401a69

00403658 <task_orientacao>:
			pio_set(LED_PIO, LED_IDX_MASK);
		}
	}
}

static void task_orientacao(void *pvParameters) {
  403658:	b580      	push	{r7, lr}
  40365a:	b082      	sub	sp, #8
	int direcao;
	while(1){
		if (xQueueReceive(xQueueOrientacao, &(direcao), 100)){
			if (direcao == ESQUERDA){
				pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
				pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  40365c:	4f25      	ldr	r7, [pc, #148]	; (4036f4 <task_orientacao+0x9c>)
				pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  40365e:	4e26      	ldr	r6, [pc, #152]	; (4036f8 <task_orientacao+0xa0>)
  403660:	e045      	b.n	4036ee <task_orientacao+0x96>
  403662:	2101      	movs	r1, #1
  403664:	4630      	mov	r0, r6
  403666:	4b25      	ldr	r3, [pc, #148]	; (4036fc <task_orientacao+0xa4>)
  403668:	4798      	blx	r3
				pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  40366a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40366e:	4638      	mov	r0, r7
  403670:	4c23      	ldr	r4, [pc, #140]	; (403700 <task_orientacao+0xa8>)
  403672:	47a0      	blx	r4
				pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  403674:	2104      	movs	r1, #4
  403676:	4823      	ldr	r0, [pc, #140]	; (403704 <task_orientacao+0xac>)
  403678:	47a0      	blx	r4
  40367a:	e01a      	b.n	4036b2 <task_orientacao+0x5a>
			}
			if (direcao == FRENTE){
				pio_clear(LED2_PIO, LED2_PIO_IDX_MASK);
  40367c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403680:	4638      	mov	r0, r7
  403682:	4b1e      	ldr	r3, [pc, #120]	; (4036fc <task_orientacao+0xa4>)
  403684:	4798      	blx	r3
				pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  403686:	2101      	movs	r1, #1
  403688:	4630      	mov	r0, r6
  40368a:	4c1d      	ldr	r4, [pc, #116]	; (403700 <task_orientacao+0xa8>)
  40368c:	47a0      	blx	r4
				pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  40368e:	2104      	movs	r1, #4
  403690:	481c      	ldr	r0, [pc, #112]	; (403704 <task_orientacao+0xac>)
  403692:	47a0      	blx	r4
  403694:	e010      	b.n	4036b8 <task_orientacao+0x60>
			if (direcao == DIREITA){
				pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
				pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
				pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
			}
			if (direcao == 4){
  403696:	9b01      	ldr	r3, [sp, #4]
  403698:	2b04      	cmp	r3, #4
  40369a:	d01d      	beq.n	4036d8 <task_orientacao+0x80>
		if (xQueueReceive(xQueueOrientacao, &(direcao), 100)){
  40369c:	4c1a      	ldr	r4, [pc, #104]	; (403708 <task_orientacao+0xb0>)
  40369e:	2300      	movs	r3, #0
  4036a0:	2264      	movs	r2, #100	; 0x64
  4036a2:	a901      	add	r1, sp, #4
  4036a4:	6828      	ldr	r0, [r5, #0]
  4036a6:	47a0      	blx	r4
  4036a8:	2800      	cmp	r0, #0
  4036aa:	d0f8      	beq.n	40369e <task_orientacao+0x46>
			if (direcao == ESQUERDA){
  4036ac:	9b01      	ldr	r3, [sp, #4]
  4036ae:	2b01      	cmp	r3, #1
  4036b0:	d0d7      	beq.n	403662 <task_orientacao+0xa>
			if (direcao == FRENTE){
  4036b2:	9b01      	ldr	r3, [sp, #4]
  4036b4:	2b02      	cmp	r3, #2
  4036b6:	d0e1      	beq.n	40367c <task_orientacao+0x24>
			if (direcao == DIREITA){
  4036b8:	9b01      	ldr	r3, [sp, #4]
  4036ba:	2b03      	cmp	r3, #3
  4036bc:	d1eb      	bne.n	403696 <task_orientacao+0x3e>
				pio_clear(LED3_PIO, LED3_PIO_IDX_MASK);
  4036be:	2104      	movs	r1, #4
  4036c0:	4810      	ldr	r0, [pc, #64]	; (403704 <task_orientacao+0xac>)
  4036c2:	4b0e      	ldr	r3, [pc, #56]	; (4036fc <task_orientacao+0xa4>)
  4036c4:	4798      	blx	r3
				pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  4036c6:	2101      	movs	r1, #1
  4036c8:	4630      	mov	r0, r6
  4036ca:	4c0d      	ldr	r4, [pc, #52]	; (403700 <task_orientacao+0xa8>)
  4036cc:	47a0      	blx	r4
				pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  4036ce:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4036d2:	4638      	mov	r0, r7
  4036d4:	47a0      	blx	r4
  4036d6:	e7de      	b.n	403696 <task_orientacao+0x3e>
				pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  4036d8:	2104      	movs	r1, #4
  4036da:	480a      	ldr	r0, [pc, #40]	; (403704 <task_orientacao+0xac>)
  4036dc:	4c08      	ldr	r4, [pc, #32]	; (403700 <task_orientacao+0xa8>)
  4036de:	47a0      	blx	r4
				pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  4036e0:	2101      	movs	r1, #1
  4036e2:	4630      	mov	r0, r6
  4036e4:	47a0      	blx	r4
				pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  4036e6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4036ea:	4638      	mov	r0, r7
  4036ec:	47a0      	blx	r4
		if (xQueueReceive(xQueueOrientacao, &(direcao), 100)){
  4036ee:	4d07      	ldr	r5, [pc, #28]	; (40370c <task_orientacao+0xb4>)
  4036f0:	e7d4      	b.n	40369c <task_orientacao+0x44>
  4036f2:	bf00      	nop
  4036f4:	400e1200 	.word	0x400e1200
  4036f8:	400e0e00 	.word	0x400e0e00
  4036fc:	00401265 	.word	0x00401265
  403700:	00401261 	.word	0x00401261
  403704:	400e1000 	.word	0x400e1000
  403708:	004023cd 	.word	0x004023cd
  40370c:	20400c1c 	.word	0x20400c1c

00403710 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403710:	b5f0      	push	{r4, r5, r6, r7, lr}
  403712:	b083      	sub	sp, #12
  403714:	4605      	mov	r5, r0
  403716:	460c      	mov	r4, r1
	uint32_t val = 0;
  403718:	2300      	movs	r3, #0
  40371a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40371c:	4b2a      	ldr	r3, [pc, #168]	; (4037c8 <usart_serial_getchar+0xb8>)
  40371e:	4298      	cmp	r0, r3
  403720:	d013      	beq.n	40374a <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403722:	4b2a      	ldr	r3, [pc, #168]	; (4037cc <usart_serial_getchar+0xbc>)
  403724:	4298      	cmp	r0, r3
  403726:	d018      	beq.n	40375a <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403728:	4b29      	ldr	r3, [pc, #164]	; (4037d0 <usart_serial_getchar+0xc0>)
  40372a:	4298      	cmp	r0, r3
  40372c:	d01d      	beq.n	40376a <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40372e:	4b29      	ldr	r3, [pc, #164]	; (4037d4 <usart_serial_getchar+0xc4>)
  403730:	429d      	cmp	r5, r3
  403732:	d022      	beq.n	40377a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403734:	4b28      	ldr	r3, [pc, #160]	; (4037d8 <usart_serial_getchar+0xc8>)
  403736:	429d      	cmp	r5, r3
  403738:	d027      	beq.n	40378a <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40373a:	4b28      	ldr	r3, [pc, #160]	; (4037dc <usart_serial_getchar+0xcc>)
  40373c:	429d      	cmp	r5, r3
  40373e:	d02e      	beq.n	40379e <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403740:	4b27      	ldr	r3, [pc, #156]	; (4037e0 <usart_serial_getchar+0xd0>)
  403742:	429d      	cmp	r5, r3
  403744:	d035      	beq.n	4037b2 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403746:	b003      	add	sp, #12
  403748:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  40374a:	461f      	mov	r7, r3
  40374c:	4e25      	ldr	r6, [pc, #148]	; (4037e4 <usart_serial_getchar+0xd4>)
  40374e:	4621      	mov	r1, r4
  403750:	4638      	mov	r0, r7
  403752:	47b0      	blx	r6
  403754:	2800      	cmp	r0, #0
  403756:	d1fa      	bne.n	40374e <usart_serial_getchar+0x3e>
  403758:	e7e9      	b.n	40372e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  40375a:	461f      	mov	r7, r3
  40375c:	4e21      	ldr	r6, [pc, #132]	; (4037e4 <usart_serial_getchar+0xd4>)
  40375e:	4621      	mov	r1, r4
  403760:	4638      	mov	r0, r7
  403762:	47b0      	blx	r6
  403764:	2800      	cmp	r0, #0
  403766:	d1fa      	bne.n	40375e <usart_serial_getchar+0x4e>
  403768:	e7e4      	b.n	403734 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  40376a:	461f      	mov	r7, r3
  40376c:	4e1d      	ldr	r6, [pc, #116]	; (4037e4 <usart_serial_getchar+0xd4>)
  40376e:	4621      	mov	r1, r4
  403770:	4638      	mov	r0, r7
  403772:	47b0      	blx	r6
  403774:	2800      	cmp	r0, #0
  403776:	d1fa      	bne.n	40376e <usart_serial_getchar+0x5e>
  403778:	e7df      	b.n	40373a <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  40377a:	461f      	mov	r7, r3
  40377c:	4e19      	ldr	r6, [pc, #100]	; (4037e4 <usart_serial_getchar+0xd4>)
  40377e:	4621      	mov	r1, r4
  403780:	4638      	mov	r0, r7
  403782:	47b0      	blx	r6
  403784:	2800      	cmp	r0, #0
  403786:	d1fa      	bne.n	40377e <usart_serial_getchar+0x6e>
  403788:	e7da      	b.n	403740 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  40378a:	461e      	mov	r6, r3
  40378c:	4d16      	ldr	r5, [pc, #88]	; (4037e8 <usart_serial_getchar+0xd8>)
  40378e:	a901      	add	r1, sp, #4
  403790:	4630      	mov	r0, r6
  403792:	47a8      	blx	r5
  403794:	2800      	cmp	r0, #0
  403796:	d1fa      	bne.n	40378e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403798:	9b01      	ldr	r3, [sp, #4]
  40379a:	7023      	strb	r3, [r4, #0]
  40379c:	e7d3      	b.n	403746 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40379e:	461e      	mov	r6, r3
  4037a0:	4d11      	ldr	r5, [pc, #68]	; (4037e8 <usart_serial_getchar+0xd8>)
  4037a2:	a901      	add	r1, sp, #4
  4037a4:	4630      	mov	r0, r6
  4037a6:	47a8      	blx	r5
  4037a8:	2800      	cmp	r0, #0
  4037aa:	d1fa      	bne.n	4037a2 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  4037ac:	9b01      	ldr	r3, [sp, #4]
  4037ae:	7023      	strb	r3, [r4, #0]
  4037b0:	e7c9      	b.n	403746 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  4037b2:	461e      	mov	r6, r3
  4037b4:	4d0c      	ldr	r5, [pc, #48]	; (4037e8 <usart_serial_getchar+0xd8>)
  4037b6:	a901      	add	r1, sp, #4
  4037b8:	4630      	mov	r0, r6
  4037ba:	47a8      	blx	r5
  4037bc:	2800      	cmp	r0, #0
  4037be:	d1fa      	bne.n	4037b6 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  4037c0:	9b01      	ldr	r3, [sp, #4]
  4037c2:	7023      	strb	r3, [r4, #0]
}
  4037c4:	e7bf      	b.n	403746 <usart_serial_getchar+0x36>
  4037c6:	bf00      	nop
  4037c8:	400e0800 	.word	0x400e0800
  4037cc:	400e0a00 	.word	0x400e0a00
  4037d0:	400e1a00 	.word	0x400e1a00
  4037d4:	400e1c00 	.word	0x400e1c00
  4037d8:	40024000 	.word	0x40024000
  4037dc:	40028000 	.word	0x40028000
  4037e0:	4002c000 	.word	0x4002c000
  4037e4:	0040162b 	.word	0x0040162b
  4037e8:	00401737 	.word	0x00401737

004037ec <usart_serial_putchar>:
{
  4037ec:	b570      	push	{r4, r5, r6, lr}
  4037ee:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4037f0:	4b2a      	ldr	r3, [pc, #168]	; (40389c <usart_serial_putchar+0xb0>)
  4037f2:	4298      	cmp	r0, r3
  4037f4:	d013      	beq.n	40381e <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4037f6:	4b2a      	ldr	r3, [pc, #168]	; (4038a0 <usart_serial_putchar+0xb4>)
  4037f8:	4298      	cmp	r0, r3
  4037fa:	d019      	beq.n	403830 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4037fc:	4b29      	ldr	r3, [pc, #164]	; (4038a4 <usart_serial_putchar+0xb8>)
  4037fe:	4298      	cmp	r0, r3
  403800:	d01f      	beq.n	403842 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  403802:	4b29      	ldr	r3, [pc, #164]	; (4038a8 <usart_serial_putchar+0xbc>)
  403804:	4298      	cmp	r0, r3
  403806:	d025      	beq.n	403854 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  403808:	4b28      	ldr	r3, [pc, #160]	; (4038ac <usart_serial_putchar+0xc0>)
  40380a:	4298      	cmp	r0, r3
  40380c:	d02b      	beq.n	403866 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  40380e:	4b28      	ldr	r3, [pc, #160]	; (4038b0 <usart_serial_putchar+0xc4>)
  403810:	4298      	cmp	r0, r3
  403812:	d031      	beq.n	403878 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  403814:	4b27      	ldr	r3, [pc, #156]	; (4038b4 <usart_serial_putchar+0xc8>)
  403816:	4298      	cmp	r0, r3
  403818:	d037      	beq.n	40388a <usart_serial_putchar+0x9e>
	return 0;
  40381a:	2000      	movs	r0, #0
}
  40381c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40381e:	461e      	mov	r6, r3
  403820:	4d25      	ldr	r5, [pc, #148]	; (4038b8 <usart_serial_putchar+0xcc>)
  403822:	4621      	mov	r1, r4
  403824:	4630      	mov	r0, r6
  403826:	47a8      	blx	r5
  403828:	2800      	cmp	r0, #0
  40382a:	d1fa      	bne.n	403822 <usart_serial_putchar+0x36>
		return 1;
  40382c:	2001      	movs	r0, #1
  40382e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403830:	461e      	mov	r6, r3
  403832:	4d21      	ldr	r5, [pc, #132]	; (4038b8 <usart_serial_putchar+0xcc>)
  403834:	4621      	mov	r1, r4
  403836:	4630      	mov	r0, r6
  403838:	47a8      	blx	r5
  40383a:	2800      	cmp	r0, #0
  40383c:	d1fa      	bne.n	403834 <usart_serial_putchar+0x48>
		return 1;
  40383e:	2001      	movs	r0, #1
  403840:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403842:	461e      	mov	r6, r3
  403844:	4d1c      	ldr	r5, [pc, #112]	; (4038b8 <usart_serial_putchar+0xcc>)
  403846:	4621      	mov	r1, r4
  403848:	4630      	mov	r0, r6
  40384a:	47a8      	blx	r5
  40384c:	2800      	cmp	r0, #0
  40384e:	d1fa      	bne.n	403846 <usart_serial_putchar+0x5a>
		return 1;
  403850:	2001      	movs	r0, #1
  403852:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403854:	461e      	mov	r6, r3
  403856:	4d18      	ldr	r5, [pc, #96]	; (4038b8 <usart_serial_putchar+0xcc>)
  403858:	4621      	mov	r1, r4
  40385a:	4630      	mov	r0, r6
  40385c:	47a8      	blx	r5
  40385e:	2800      	cmp	r0, #0
  403860:	d1fa      	bne.n	403858 <usart_serial_putchar+0x6c>
		return 1;
  403862:	2001      	movs	r0, #1
  403864:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403866:	461e      	mov	r6, r3
  403868:	4d14      	ldr	r5, [pc, #80]	; (4038bc <usart_serial_putchar+0xd0>)
  40386a:	4621      	mov	r1, r4
  40386c:	4630      	mov	r0, r6
  40386e:	47a8      	blx	r5
  403870:	2800      	cmp	r0, #0
  403872:	d1fa      	bne.n	40386a <usart_serial_putchar+0x7e>
		return 1;
  403874:	2001      	movs	r0, #1
  403876:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403878:	461e      	mov	r6, r3
  40387a:	4d10      	ldr	r5, [pc, #64]	; (4038bc <usart_serial_putchar+0xd0>)
  40387c:	4621      	mov	r1, r4
  40387e:	4630      	mov	r0, r6
  403880:	47a8      	blx	r5
  403882:	2800      	cmp	r0, #0
  403884:	d1fa      	bne.n	40387c <usart_serial_putchar+0x90>
		return 1;
  403886:	2001      	movs	r0, #1
  403888:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40388a:	461e      	mov	r6, r3
  40388c:	4d0b      	ldr	r5, [pc, #44]	; (4038bc <usart_serial_putchar+0xd0>)
  40388e:	4621      	mov	r1, r4
  403890:	4630      	mov	r0, r6
  403892:	47a8      	blx	r5
  403894:	2800      	cmp	r0, #0
  403896:	d1fa      	bne.n	40388e <usart_serial_putchar+0xa2>
		return 1;
  403898:	2001      	movs	r0, #1
  40389a:	bd70      	pop	{r4, r5, r6, pc}
  40389c:	400e0800 	.word	0x400e0800
  4038a0:	400e0a00 	.word	0x400e0a00
  4038a4:	400e1a00 	.word	0x400e1a00
  4038a8:	400e1c00 	.word	0x400e1c00
  4038ac:	40024000 	.word	0x40024000
  4038b0:	40028000 	.word	0x40028000
  4038b4:	4002c000 	.word	0x4002c000
  4038b8:	00401619 	.word	0x00401619
  4038bc:	00401721 	.word	0x00401721

004038c0 <vApplicationStackOverflowHook>:
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed char *pcTaskName) {
  4038c0:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  4038c2:	460a      	mov	r2, r1
  4038c4:	4601      	mov	r1, r0
  4038c6:	4802      	ldr	r0, [pc, #8]	; (4038d0 <vApplicationStackOverflowHook+0x10>)
  4038c8:	4b02      	ldr	r3, [pc, #8]	; (4038d4 <vApplicationStackOverflowHook+0x14>)
  4038ca:	4798      	blx	r3
  4038cc:	e7fe      	b.n	4038cc <vApplicationStackOverflowHook+0xc>
  4038ce:	bf00      	nop
  4038d0:	0040ba00 	.word	0x0040ba00
  4038d4:	004073e5 	.word	0x004073e5

004038d8 <vApplicationTickHook>:
extern void vApplicationTickHook(void) { }
  4038d8:	4770      	bx	lr

004038da <vApplicationMallocFailedHook>:
  4038da:	f04f 0380 	mov.w	r3, #128	; 0x80
  4038de:	b672      	cpsid	i
  4038e0:	f383 8811 	msr	BASEPRI, r3
  4038e4:	f3bf 8f6f 	isb	sy
  4038e8:	f3bf 8f4f 	dsb	sy
  4038ec:	b662      	cpsie	i
  4038ee:	e7fe      	b.n	4038ee <vApplicationMallocFailedHook+0x14>

004038f0 <led_placa_init>:

/************************************************************************/
/* funcoes                                                              */
/************************************************************************/

void led_placa_init(void){
  4038f0:	b538      	push	{r3, r4, r5, lr}
	// Ativa PIO
	pmc_enable_periph_clk(LED_PIO_ID);
  4038f2:	200c      	movs	r0, #12
  4038f4:	4c12      	ldr	r4, [pc, #72]	; (403940 <led_placa_init+0x50>)
  4038f6:	47a0      	blx	r4
	
	pmc_enable_periph_clk(LED1_PIO_ID);
  4038f8:	200a      	movs	r0, #10
  4038fa:	47a0      	blx	r4
	pmc_enable_periph_clk(LED2_PIO_ID);
  4038fc:	200c      	movs	r0, #12
  4038fe:	47a0      	blx	r4
	pmc_enable_periph_clk(LED3_PIO_ID);
  403900:	200b      	movs	r0, #11
  403902:	47a0      	blx	r4
	
	// Configura como OUTPUT
	pio_configure(LED_PIO, PIO_OUTPUT_0, LED_IDX_MASK, PIO_DEFAULT);
  403904:	4d0f      	ldr	r5, [pc, #60]	; (403944 <led_placa_init+0x54>)
  403906:	2300      	movs	r3, #0
  403908:	f44f 7280 	mov.w	r2, #256	; 0x100
  40390c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403910:	4628      	mov	r0, r5
  403912:	4c0d      	ldr	r4, [pc, #52]	; (403948 <led_placa_init+0x58>)
  403914:	47a0      	blx	r4
	pio_configure(LED1_PIO, PIO_OUTPUT_0, LED1_PIO_IDX_MASK, PIO_DEFAULT);
  403916:	2300      	movs	r3, #0
  403918:	2201      	movs	r2, #1
  40391a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40391e:	480b      	ldr	r0, [pc, #44]	; (40394c <led_placa_init+0x5c>)
  403920:	47a0      	blx	r4
	pio_configure(LED2_PIO, PIO_OUTPUT_0, LED2_PIO_IDX_MASK, PIO_DEFAULT);
  403922:	2300      	movs	r3, #0
  403924:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  403928:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40392c:	4628      	mov	r0, r5
  40392e:	47a0      	blx	r4
	pio_configure(LED3_PIO, PIO_OUTPUT_0, LED3_PIO_IDX_MASK, PIO_DEFAULT);	
  403930:	2300      	movs	r3, #0
  403932:	2204      	movs	r2, #4
  403934:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403938:	4805      	ldr	r0, [pc, #20]	; (403950 <led_placa_init+0x60>)
  40393a:	47a0      	blx	r4
  40393c:	bd38      	pop	{r3, r4, r5, pc}
  40393e:	bf00      	nop
  403940:	004015c5 	.word	0x004015c5
  403944:	400e1200 	.word	0x400e1200
  403948:	00401359 	.word	0x00401359
  40394c:	400e0e00 	.word	0x400e0e00
  403950:	400e1000 	.word	0x400e1000

00403954 <pisca_led>:
}
// pisca led N vez no periodo T
void pisca_led(int n, int t){
  403954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	for (int i=0;i<n;i++){
  403958:	f1b0 0800 	subs.w	r8, r0, #0
  40395c:	dd33      	ble.n	4039c6 <pisca_led+0x72>
  40395e:	460f      	mov	r7, r1
		pio_clear(LED_PIO, LED_IDX_MASK);
		delay_ms(t);
  403960:	17cd      	asrs	r5, r1, #31
  403962:	4b1a      	ldr	r3, [pc, #104]	; (4039cc <pisca_led+0x78>)
  403964:	fba1 0103 	umull	r0, r1, r1, r3
  403968:	fb03 1105 	mla	r1, r3, r5, r1
  40396c:	f241 722c 	movw	r2, #5932	; 0x172c
  403970:	2300      	movs	r3, #0
  403972:	f241 742b 	movw	r4, #5931	; 0x172b
  403976:	2500      	movs	r5, #0
  403978:	1900      	adds	r0, r0, r4
  40397a:	4169      	adcs	r1, r5
  40397c:	4c14      	ldr	r4, [pc, #80]	; (4039d0 <pisca_led+0x7c>)
  40397e:	47a0      	blx	r4
  403980:	4682      	mov	sl, r0
  403982:	2400      	movs	r4, #0
		pio_clear(LED_PIO, LED_IDX_MASK);
  403984:	4e13      	ldr	r6, [pc, #76]	; (4039d4 <pisca_led+0x80>)
  403986:	f8df 9058 	ldr.w	r9, [pc, #88]	; 4039e0 <pisca_led+0x8c>
		delay_ms(t);
  40398a:	4d13      	ldr	r5, [pc, #76]	; (4039d8 <pisca_led+0x84>)
  40398c:	e00b      	b.n	4039a6 <pisca_led+0x52>
  40398e:	2033      	movs	r0, #51	; 0x33
  403990:	47a8      	blx	r5
		pio_set(LED_PIO, LED_IDX_MASK);
  403992:	f44f 7180 	mov.w	r1, #256	; 0x100
  403996:	4630      	mov	r0, r6
  403998:	4b10      	ldr	r3, [pc, #64]	; (4039dc <pisca_led+0x88>)
  40399a:	4798      	blx	r3
		delay_ms(t);
  40399c:	2033      	movs	r0, #51	; 0x33
  40399e:	47a8      	blx	r5
	for (int i=0;i<n;i++){
  4039a0:	3401      	adds	r4, #1
  4039a2:	45a0      	cmp	r8, r4
  4039a4:	d00f      	beq.n	4039c6 <pisca_led+0x72>
		pio_clear(LED_PIO, LED_IDX_MASK);
  4039a6:	f44f 7180 	mov.w	r1, #256	; 0x100
  4039aa:	4630      	mov	r0, r6
  4039ac:	47c8      	blx	r9
		delay_ms(t);
  4039ae:	2f00      	cmp	r7, #0
  4039b0:	d0ed      	beq.n	40398e <pisca_led+0x3a>
  4039b2:	4650      	mov	r0, sl
  4039b4:	47a8      	blx	r5
		pio_set(LED_PIO, LED_IDX_MASK);
  4039b6:	f44f 7180 	mov.w	r1, #256	; 0x100
  4039ba:	4630      	mov	r0, r6
  4039bc:	4b07      	ldr	r3, [pc, #28]	; (4039dc <pisca_led+0x88>)
  4039be:	4798      	blx	r3
		delay_ms(t);
  4039c0:	4650      	mov	r0, sl
  4039c2:	47a8      	blx	r5
  4039c4:	e7ec      	b.n	4039a0 <pisca_led+0x4c>
  4039c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4039ca:	bf00      	nop
  4039cc:	11e1a300 	.word	0x11e1a300
  4039d0:	00406911 	.word	0x00406911
  4039d4:	400e1200 	.word	0x400e1200
  4039d8:	20400001 	.word	0x20400001
  4039dc:	00401261 	.word	0x00401261
  4039e0:	00401265 	.word	0x00401265

004039e4 <task_house_down>:
static void task_house_down(void *pvParameters) {
  4039e4:	b508      	push	{r3, lr}
		if (xSemaphoreTake(xSemaphoreQueda, 1000)) {
  4039e6:	4d0b      	ldr	r5, [pc, #44]	; (403a14 <task_house_down+0x30>)
  4039e8:	4c0b      	ldr	r4, [pc, #44]	; (403a18 <task_house_down+0x34>)
			pio_set(LED_PIO, LED_IDX_MASK);
  4039ea:	4e0c      	ldr	r6, [pc, #48]	; (403a1c <task_house_down+0x38>)
  4039ec:	e004      	b.n	4039f8 <task_house_down+0x14>
  4039ee:	f44f 7180 	mov.w	r1, #256	; 0x100
  4039f2:	4630      	mov	r0, r6
  4039f4:	4b0a      	ldr	r3, [pc, #40]	; (403a20 <task_house_down+0x3c>)
  4039f6:	4798      	blx	r3
		if (xSemaphoreTake(xSemaphoreQueda, 1000)) {
  4039f8:	2300      	movs	r3, #0
  4039fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4039fe:	4619      	mov	r1, r3
  403a00:	6828      	ldr	r0, [r5, #0]
  403a02:	47a0      	blx	r4
  403a04:	2800      	cmp	r0, #0
  403a06:	d0f2      	beq.n	4039ee <task_house_down+0xa>
			pisca_led(5, 100);
  403a08:	2164      	movs	r1, #100	; 0x64
  403a0a:	2005      	movs	r0, #5
  403a0c:	4b05      	ldr	r3, [pc, #20]	; (403a24 <task_house_down+0x40>)
  403a0e:	4798      	blx	r3
  403a10:	e7f2      	b.n	4039f8 <task_house_down+0x14>
  403a12:	bf00      	nop
  403a14:	20400c20 	.word	0x20400c20
  403a18:	004023cd 	.word	0x004023cd
  403a1c:	400e1200 	.word	0x400e1200
  403a20:	00401261 	.word	0x00401261
  403a24:	00403955 	.word	0x00403955

00403a28 <mcu6050_i2c_bus_init>:
	/* Specify that stdout should not be buffered. */
	setbuf(stdout, NULL);
}

void mcu6050_i2c_bus_init(void)
{
  403a28:	b530      	push	{r4, r5, lr}
  403a2a:	b085      	sub	sp, #20
	twihs_options_t mcu6050_option;
	pmc_enable_periph_clk(ID_TWIHS2);
  403a2c:	2029      	movs	r0, #41	; 0x29
  403a2e:	4c0e      	ldr	r4, [pc, #56]	; (403a68 <mcu6050_i2c_bus_init+0x40>)
  403a30:	47a0      	blx	r4

	/* Configure the options of TWI driver */
	mcu6050_option.master_clk = sysclk_get_cpu_hz();
  403a32:	4b0e      	ldr	r3, [pc, #56]	; (403a6c <mcu6050_i2c_bus_init+0x44>)
  403a34:	9301      	str	r3, [sp, #4]
	mcu6050_option.speed      = 40000;
  403a36:	f649 4340 	movw	r3, #40000	; 0x9c40
  403a3a:	9302      	str	r3, [sp, #8]
	twihs_master_init(TWIHS2, &mcu6050_option);
  403a3c:	a901      	add	r1, sp, #4
  403a3e:	480c      	ldr	r0, [pc, #48]	; (403a70 <mcu6050_i2c_bus_init+0x48>)
  403a40:	4b0c      	ldr	r3, [pc, #48]	; (403a74 <mcu6050_i2c_bus_init+0x4c>)
  403a42:	4798      	blx	r3
	
	pmc_enable_periph_clk(ID_PIOD);
  403a44:	2010      	movs	r0, #16
  403a46:	47a0      	blx	r4
	pio_set_peripheral(PIOD, PIO_TYPE_PIO_PERIPH_C, 1 << 28);
  403a48:	4d0b      	ldr	r5, [pc, #44]	; (403a78 <mcu6050_i2c_bus_init+0x50>)
  403a4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403a4e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  403a52:	4628      	mov	r0, r5
  403a54:	4c09      	ldr	r4, [pc, #36]	; (403a7c <mcu6050_i2c_bus_init+0x54>)
  403a56:	47a0      	blx	r4
	pio_set_peripheral(PIOD, PIO_TYPE_PIO_PERIPH_C, 1 << 27);
  403a58:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  403a5c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  403a60:	4628      	mov	r0, r5
  403a62:	47a0      	blx	r4
}
  403a64:	b005      	add	sp, #20
  403a66:	bd30      	pop	{r4, r5, pc}
  403a68:	004015c5 	.word	0x004015c5
  403a6c:	11e1a300 	.word	0x11e1a300
  403a70:	40060000 	.word	0x40060000
  403a74:	0040025d 	.word	0x0040025d
  403a78:	400e1400 	.word	0x400e1400
  403a7c:	00401269 	.word	0x00401269

00403a80 <mcu6050_i2c_bus_write>:

int8_t mcu6050_i2c_bus_write(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  403a80:	b500      	push	{lr}
  403a82:	b087      	sub	sp, #28
	int32_t ierror = 0x00;

	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  403a84:	f88d 0014 	strb.w	r0, [sp, #20]
	p_packet.addr[0]      = reg_addr;
  403a88:	f88d 1004 	strb.w	r1, [sp, #4]
	p_packet.addr_length  = 1;
  403a8c:	2101      	movs	r1, #1
  403a8e:	9102      	str	r1, [sp, #8]
	p_packet.buffer       = reg_data;
  403a90:	9203      	str	r2, [sp, #12]
	p_packet.length       = cnt;
  403a92:	9304      	str	r3, [sp, #16]

	ierror = twihs_master_write(TWIHS2, &p_packet);
  403a94:	a901      	add	r1, sp, #4
  403a96:	4803      	ldr	r0, [pc, #12]	; (403aa4 <mcu6050_i2c_bus_write+0x24>)
  403a98:	4b03      	ldr	r3, [pc, #12]	; (403aa8 <mcu6050_i2c_bus_write+0x28>)
  403a9a:	4798      	blx	r3

	return (int8_t)ierror;
}
  403a9c:	b240      	sxtb	r0, r0
  403a9e:	b007      	add	sp, #28
  403aa0:	f85d fb04 	ldr.w	pc, [sp], #4
  403aa4:	40060000 	.word	0x40060000
  403aa8:	0040033d 	.word	0x0040033d

00403aac <mcu6050_i2c_bus_read>:

int8_t mcu6050_i2c_bus_read(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  403aac:	b500      	push	{lr}
  403aae:	b087      	sub	sp, #28
	int32_t ierror = 0x00;

	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  403ab0:	f88d 0014 	strb.w	r0, [sp, #20]
	p_packet.addr[0]      = reg_addr;
  403ab4:	f88d 1004 	strb.w	r1, [sp, #4]
	p_packet.addr_length  = 1;
  403ab8:	2101      	movs	r1, #1
  403aba:	9102      	str	r1, [sp, #8]
	p_packet.buffer       = reg_data;
  403abc:	9203      	str	r2, [sp, #12]
	p_packet.length       = cnt;
  403abe:	9304      	str	r3, [sp, #16]

	// TODO: Algum problema no SPI faz com que devemos ler duas vezes o registrador para
	//       conseguirmos pegar o valor correto.
	ierror = twihs_master_read(TWIHS2, &p_packet);
  403ac0:	a901      	add	r1, sp, #4
  403ac2:	4803      	ldr	r0, [pc, #12]	; (403ad0 <mcu6050_i2c_bus_read+0x24>)
  403ac4:	4b03      	ldr	r3, [pc, #12]	; (403ad4 <mcu6050_i2c_bus_read+0x28>)
  403ac6:	4798      	blx	r3

	return (int8_t)ierror;
}
  403ac8:	b240      	sxtb	r0, r0
  403aca:	b007      	add	sp, #28
  403acc:	f85d fb04 	ldr.w	pc, [sp], #4
  403ad0:	40060000 	.word	0x40060000
  403ad4:	00400291 	.word	0x00400291

00403ad8 <task_imu>:
static void task_imu(void *pvParameters) {
  403ad8:	e92d 4df0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, lr}
  403adc:	ed2d 8b0c 	vpush	{d8-d13}
  403ae0:	b0b4      	sub	sp, #208	; 0xd0
	printf("oi");
  403ae2:	4865      	ldr	r0, [pc, #404]	; (403c78 <task_imu+0x1a0>)
  403ae4:	4b65      	ldr	r3, [pc, #404]	; (403c7c <task_imu+0x1a4>)
  403ae6:	4798      	blx	r3
	mcu6050_i2c_bus_init();
  403ae8:	4b65      	ldr	r3, [pc, #404]	; (403c80 <task_imu+0x1a8>)
  403aea:	4798      	blx	r3
	rtn = twihs_probe(TWIHS2, MPU6050_DEFAULT_ADDRESS);
  403aec:	2168      	movs	r1, #104	; 0x68
  403aee:	4865      	ldr	r0, [pc, #404]	; (403c84 <task_imu+0x1ac>)
  403af0:	4b65      	ldr	r3, [pc, #404]	; (403c88 <task_imu+0x1b0>)
  403af2:	4798      	blx	r3
	if(rtn != TWIHS_SUCCESS){
  403af4:	b2c0      	uxtb	r0, r0
  403af6:	2800      	cmp	r0, #0
  403af8:	d042      	beq.n	403b80 <task_imu+0xa8>
		printf("[ERRO] [i2c] [probe] \n");
  403afa:	4864      	ldr	r0, [pc, #400]	; (403c8c <task_imu+0x1b4>)
  403afc:	4b64      	ldr	r3, [pc, #400]	; (403c90 <task_imu+0x1b8>)
  403afe:	4798      	blx	r3
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, bufferRX, 1);
  403b00:	2301      	movs	r3, #1
  403b02:	aa2a      	add	r2, sp, #168	; 0xa8
  403b04:	2175      	movs	r1, #117	; 0x75
  403b06:	2068      	movs	r0, #104	; 0x68
  403b08:	4c62      	ldr	r4, [pc, #392]	; (403c94 <task_imu+0x1bc>)
  403b0a:	47a0      	blx	r4
	if(rtn != TWIHS_SUCCESS){
  403b0c:	2800      	cmp	r0, #0
  403b0e:	d03b      	beq.n	403b88 <task_imu+0xb0>
		printf("[ERRO] [i2c] [read] \n");
  403b10:	4861      	ldr	r0, [pc, #388]	; (403c98 <task_imu+0x1c0>)
  403b12:	4b5f      	ldr	r3, [pc, #380]	; (403c90 <task_imu+0x1b8>)
  403b14:	4798      	blx	r3
	if (bufferRX[0] == 104)
  403b16:	f89d 30a8 	ldrb.w	r3, [sp, #168]	; 0xa8
  403b1a:	2b68      	cmp	r3, #104	; 0x68
		printf("buffer est recebendo certo \n");
  403b1c:	bf0c      	ite	eq
  403b1e:	485f      	ldreq	r0, [pc, #380]	; (403c9c <task_imu+0x1c4>)
		printf("Erro no recebimento do buffer \n");
  403b20:	485f      	ldrne	r0, [pc, #380]	; (403ca0 <task_imu+0x1c8>)
  403b22:	4b5b      	ldr	r3, [pc, #364]	; (403c90 <task_imu+0x1b8>)
  403b24:	4798      	blx	r3
	bufferTX[0] = MPU6050_CLOCK_PLL_XGYRO;
  403b26:	2301      	movs	r3, #1
  403b28:	aa34      	add	r2, sp, #208	; 0xd0
  403b2a:	f802 3d34 	strb.w	r3, [r2, #-52]!
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, bufferTX, 1);
  403b2e:	216b      	movs	r1, #107	; 0x6b
  403b30:	2068      	movs	r0, #104	; 0x68
  403b32:	4c5c      	ldr	r4, [pc, #368]	; (403ca4 <task_imu+0x1cc>)
  403b34:	47a0      	blx	r4
	if(rtn != TWIHS_SUCCESS)
  403b36:	bb70      	cbnz	r0, 403b96 <task_imu+0xbe>
	bufferTX[0] = MPU6050_ACCEL_FS_2 << MPU6050_ACONFIG_AFS_SEL_BIT;
  403b38:	aa34      	add	r2, sp, #208	; 0xd0
  403b3a:	2300      	movs	r3, #0
  403b3c:	f802 3d34 	strb.w	r3, [r2, #-52]!
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, bufferTX, 1);
  403b40:	2301      	movs	r3, #1
  403b42:	211c      	movs	r1, #28
  403b44:	2068      	movs	r0, #104	; 0x68
  403b46:	4c57      	ldr	r4, [pc, #348]	; (403ca4 <task_imu+0x1cc>)
  403b48:	47a0      	blx	r4
	if(rtn != TWIHS_SUCCESS)
  403b4a:	bb40      	cbnz	r0, 403b9e <task_imu+0xc6>
	bufferTX[0] = 0x00; // 250 /s
  403b4c:	aa34      	add	r2, sp, #208	; 0xd0
  403b4e:	2300      	movs	r3, #0
  403b50:	f802 3d34 	strb.w	r3, [r2, #-52]!
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, bufferTX, 1);
  403b54:	2301      	movs	r3, #1
  403b56:	211b      	movs	r1, #27
  403b58:	2068      	movs	r0, #104	; 0x68
  403b5a:	4c52      	ldr	r4, [pc, #328]	; (403ca4 <task_imu+0x1cc>)
  403b5c:	47a0      	blx	r4
	if(rtn != TWIHS_SUCCESS)
  403b5e:	bb10      	cbnz	r0, 403ba6 <task_imu+0xce>
	FusionAhrsInitialise(&ahrs);
  403b60:	a80d      	add	r0, sp, #52	; 0x34
  403b62:	4b51      	ldr	r3, [pc, #324]	; (403ca8 <task_imu+0x1d0>)
  403b64:	4798      	blx	r3
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &raw_acc_xHigh, 1);
  403b66:	2401      	movs	r4, #1
  403b68:	2568      	movs	r5, #104	; 0x68
		if (sqrt(proc_acc_x*proc_acc_x + proc_acc_y*proc_acc_y + proc_acc_z*proc_acc_z) > 1.5){
  403b6a:	f04f 0a00 	mov.w	sl, #0
  403b6e:	f8df b160 	ldr.w	fp, [pc, #352]	; 403cd0 <task_imu+0x1f8>
			xSemaphoreGive(xSemaphoreQueda);
  403b72:	f8df 8160 	ldr.w	r8, [pc, #352]	; 403cd4 <task_imu+0x1fc>
		printf("Roll %0.1f, Pitch %0.1f, Yaw %0.1f\n", euler.angle.roll, euler.angle.pitch, euler.angle.yaw);
  403b76:	ed9f bb3c 	vldr	d11, [pc, #240]	; 403c68 <task_imu+0x190>
  403b7a:	ed9f ab3d 	vldr	d10, [pc, #244]	; 403c70 <task_imu+0x198>
  403b7e:	e0de      	b.n	403d3e <task_imu+0x266>
		printf("[DADO] [i2c] probe OK\n" );
  403b80:	484a      	ldr	r0, [pc, #296]	; (403cac <task_imu+0x1d4>)
  403b82:	4b43      	ldr	r3, [pc, #268]	; (403c90 <task_imu+0x1b8>)
  403b84:	4798      	blx	r3
  403b86:	e7bb      	b.n	403b00 <task_imu+0x28>
		printf("[DADO] [i2c] %x:%x \n", MPU6050_RA_WHO_AM_I, bufferRX[0]);
  403b88:	f89d 20a8 	ldrb.w	r2, [sp, #168]	; 0xa8
  403b8c:	2175      	movs	r1, #117	; 0x75
  403b8e:	4848      	ldr	r0, [pc, #288]	; (403cb0 <task_imu+0x1d8>)
  403b90:	4b3a      	ldr	r3, [pc, #232]	; (403c7c <task_imu+0x1a4>)
  403b92:	4798      	blx	r3
  403b94:	e7bf      	b.n	403b16 <task_imu+0x3e>
	printf("[ERRO] [i2c] [write] \n");
  403b96:	4847      	ldr	r0, [pc, #284]	; (403cb4 <task_imu+0x1dc>)
  403b98:	4b3d      	ldr	r3, [pc, #244]	; (403c90 <task_imu+0x1b8>)
  403b9a:	4798      	blx	r3
  403b9c:	e7cc      	b.n	403b38 <task_imu+0x60>
	printf("[ERRO] [i2c] [write] \n");
  403b9e:	4845      	ldr	r0, [pc, #276]	; (403cb4 <task_imu+0x1dc>)
  403ba0:	4b3b      	ldr	r3, [pc, #236]	; (403c90 <task_imu+0x1b8>)
  403ba2:	4798      	blx	r3
  403ba4:	e7d2      	b.n	403b4c <task_imu+0x74>
	printf("[ERRO] [i2c] [write] \n");
  403ba6:	4843      	ldr	r0, [pc, #268]	; (403cb4 <task_imu+0x1dc>)
  403ba8:	4b39      	ldr	r3, [pc, #228]	; (403c90 <task_imu+0x1b8>)
  403baa:	4798      	blx	r3
  403bac:	e7d8      	b.n	403b60 <task_imu+0x88>
			xSemaphoreGive(xSemaphoreQueda);
  403bae:	2300      	movs	r3, #0
  403bb0:	461a      	mov	r2, r3
  403bb2:	4619      	mov	r1, r3
  403bb4:	4840      	ldr	r0, [pc, #256]	; (403cb8 <task_imu+0x1e0>)
  403bb6:	6800      	ldr	r0, [r0, #0]
  403bb8:	47c0      	blx	r8
  403bba:	e16f      	b.n	403e9c <task_imu+0x3c4>
    return asinf(value);
  403bbc:	ee17 0a90 	vmov	r0, s15
  403bc0:	4b3e      	ldr	r3, [pc, #248]	; (403cbc <task_imu+0x1e4>)
  403bc2:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  403bc4:	eddf da3e 	vldr	s27, [pc, #248]	; 403cc0 <task_imu+0x1e8>
  403bc8:	ee07 0a90 	vmov	s15, r0
  403bcc:	ee27 daad 	vmul.f32	s26, s15, s27
#define Q quaternion.element
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
    const FusionEuler euler = {.angle = {
            .roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x)),
            .pitch = FusionRadiansToDegrees(FusionAsin(2.0f * (Q.w * Q.y - Q.z * Q.x))),
            .yaw = FusionRadiansToDegrees(atan2f(Q.w * Q.z + Q.x * Q.y, halfMinusQySquared - Q.z * Q.z)),
  403bd0:	ee69 7a09 	vmul.f32	s15, s18, s18
  403bd4:	ee29 9a29 	vmul.f32	s18, s18, s19
  403bd8:	ee28 8a88 	vmul.f32	s16, s17, s16
  403bdc:	ee7c 7a67 	vsub.f32	s15, s24, s15
  403be0:	ee17 1a90 	vmov	r1, s15
  403be4:	ee79 7a08 	vadd.f32	s15, s18, s16
  403be8:	ee17 0a90 	vmov	r0, s15
  403bec:	4b35      	ldr	r3, [pc, #212]	; (403cc4 <task_imu+0x1ec>)
  403bee:	4798      	blx	r3
  403bf0:	ee08 0a10 	vmov	s16, r0
		printf("Roll %0.1f, Pitch %0.1f, Yaw %0.1f\n", euler.angle.roll, euler.angle.pitch, euler.angle.yaw);
  403bf4:	4e34      	ldr	r6, [pc, #208]	; (403cc8 <task_imu+0x1f0>)
  403bf6:	ee1c 0a90 	vmov	r0, s25
  403bfa:	47b0      	blx	r6
  403bfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403c00:	ee68 7a2d 	vmul.f32	s15, s16, s27
  403c04:	ee17 0a90 	vmov	r0, s15
  403c08:	47b0      	blx	r6
  403c0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403c0e:	ee1d 0a10 	vmov	r0, s26
  403c12:	47b0      	blx	r6
  403c14:	e9cd 0100 	strd	r0, r1, [sp]
  403c18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403c1c:	482b      	ldr	r0, [pc, #172]	; (403ccc <task_imu+0x1f4>)
  403c1e:	4917      	ldr	r1, [pc, #92]	; (403c7c <task_imu+0x1a4>)
  403c20:	4788      	blx	r1
		if (euler.angle.pitch < -25){
  403c22:	eefb 7a09 	vmov.f32	s15, #185	; 0xc1c80000 -25.0
  403c26:	eeb4 dae7 	vcmpe.f32	s26, s15
  403c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403c2e:	d47b      	bmi.n	403d28 <task_imu+0x250>
		} else if (euler.angle.pitch > 25) {
  403c30:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
  403c34:	eeb4 dae7 	vcmpe.f32	s26, s15
  403c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403c3c:	f300 81ae 	bgt.w	403f9c <task_imu+0x4c4>
		} else if (euler.angle.roll < -25){
  403c40:	eefb 7a09 	vmov.f32	s15, #185	; 0xc1c80000 -25.0
  403c44:	eef4 cae7 	vcmpe.f32	s25, s15
  403c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403c4c:	d501      	bpl.n	403c52 <task_imu+0x17a>
			d = ESQUERDA;
  403c4e:	940c      	str	r4, [sp, #48]	; 0x30
  403c50:	e06c      	b.n	403d2c <task_imu+0x254>
		} else if (euler.angle.roll > 25){
  403c52:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
  403c56:	eef4 cae7 	vcmpe.f32	s25, s15
  403c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			d = DIREITA;
  403c5e:	bfcc      	ite	gt
  403c60:	2303      	movgt	r3, #3
			d = 4;
  403c62:	2304      	movle	r3, #4
  403c64:	930c      	str	r3, [sp, #48]	; 0x30
  403c66:	e061      	b.n	403d2c <task_imu+0x254>
  403c68:	00000000 	.word	0x00000000
  403c6c:	c0568000 	.word	0xc0568000
  403c70:	00000000 	.word	0x00000000
  403c74:	40568000 	.word	0x40568000
  403c78:	0040b920 	.word	0x0040b920
  403c7c:	004073e5 	.word	0x004073e5
  403c80:	00403a29 	.word	0x00403a29
  403c84:	40060000 	.word	0x40060000
  403c88:	004003dd 	.word	0x004003dd
  403c8c:	0040b924 	.word	0x0040b924
  403c90:	004074a9 	.word	0x004074a9
  403c94:	00403aad 	.word	0x00403aad
  403c98:	0040b954 	.word	0x0040b954
  403c9c:	0040b984 	.word	0x0040b984
  403ca0:	0040b9a4 	.word	0x0040b9a4
  403ca4:	00403a81 	.word	0x00403a81
  403ca8:	00400515 	.word	0x00400515
  403cac:	0040b93c 	.word	0x0040b93c
  403cb0:	0040b96c 	.word	0x0040b96c
  403cb4:	0040b9c4 	.word	0x0040b9c4
  403cb8:	20400c20 	.word	0x20400c20
  403cbc:	0040431d 	.word	0x0040431d
  403cc0:	42652ee0 	.word	0x42652ee0
  403cc4:	004043bd 	.word	0x004043bd
  403cc8:	00405c49 	.word	0x00405c49
  403ccc:	0040b9dc 	.word	0x0040b9dc
  403cd0:	3ff80000 	.word	0x3ff80000
  403cd4:	004020e9 	.word	0x004020e9
  403cd8:	ee69 7a09 	vmul.f32	s15, s18, s18
  403cdc:	ee29 9a29 	vmul.f32	s18, s18, s19
  403ce0:	ee28 8a88 	vmul.f32	s16, s17, s16
  403ce4:	ee7c 7a67 	vsub.f32	s15, s24, s15
  403ce8:	ee17 1a90 	vmov	r1, s15
  403cec:	ee79 7a08 	vadd.f32	s15, s18, s16
  403cf0:	ee17 0a90 	vmov	r0, s15
  403cf4:	4bab      	ldr	r3, [pc, #684]	; (403fa4 <task_imu+0x4cc>)
  403cf6:	4798      	blx	r3
  403cf8:	ee08 0a10 	vmov	s16, r0
		printf("Roll %0.1f, Pitch %0.1f, Yaw %0.1f\n", euler.angle.roll, euler.angle.pitch, euler.angle.yaw);
  403cfc:	4eaa      	ldr	r6, [pc, #680]	; (403fa8 <task_imu+0x4d0>)
  403cfe:	ee1c 0a90 	vmov	r0, s25
  403d02:	47b0      	blx	r6
  403d04:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403d08:	eddf 7aa8 	vldr	s15, [pc, #672]	; 403fac <task_imu+0x4d4>
  403d0c:	ee68 7a27 	vmul.f32	s15, s16, s15
  403d10:	ee17 0a90 	vmov	r0, s15
  403d14:	47b0      	blx	r6
  403d16:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403d1a:	ed8d bb00 	vstr	d11, [sp]
  403d1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403d22:	48a3      	ldr	r0, [pc, #652]	; (403fb0 <task_imu+0x4d8>)
  403d24:	49a3      	ldr	r1, [pc, #652]	; (403fb4 <task_imu+0x4dc>)
  403d26:	4788      	blx	r1
			d = 4;
  403d28:	2304      	movs	r3, #4
  403d2a:	930c      	str	r3, [sp, #48]	; 0x30
		xQueueSend(xQueueOrientacao, &d, 0);
  403d2c:	2300      	movs	r3, #0
  403d2e:	461a      	mov	r2, r3
  403d30:	a90c      	add	r1, sp, #48	; 0x30
  403d32:	48a1      	ldr	r0, [pc, #644]	; (403fb8 <task_imu+0x4e0>)
  403d34:	6800      	ldr	r0, [r0, #0]
  403d36:	47c0      	blx	r8
		vTaskDelay(100);
  403d38:	2064      	movs	r0, #100	; 0x64
  403d3a:	4ba0      	ldr	r3, [pc, #640]	; (403fbc <task_imu+0x4e4>)
  403d3c:	4798      	blx	r3
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &raw_acc_xHigh, 1);
  403d3e:	4623      	mov	r3, r4
  403d40:	f10d 02bf 	add.w	r2, sp, #191	; 0xbf
  403d44:	213b      	movs	r1, #59	; 0x3b
  403d46:	4628      	mov	r0, r5
  403d48:	4e9d      	ldr	r6, [pc, #628]	; (403fc0 <task_imu+0x4e8>)
  403d4a:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, &raw_acc_xLow,  1);
  403d4c:	4623      	mov	r3, r4
  403d4e:	aa2f      	add	r2, sp, #188	; 0xbc
  403d50:	213c      	movs	r1, #60	; 0x3c
  403d52:	4628      	mov	r0, r5
  403d54:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, &raw_acc_yHigh, 1);
  403d56:	4623      	mov	r3, r4
  403d58:	f10d 02be 	add.w	r2, sp, #190	; 0xbe
  403d5c:	213d      	movs	r1, #61	; 0x3d
  403d5e:	4628      	mov	r0, r5
  403d60:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &raw_acc_yLow,  1);
  403d62:	4623      	mov	r3, r4
  403d64:	f10d 02bb 	add.w	r2, sp, #187	; 0xbb
  403d68:	2140      	movs	r1, #64	; 0x40
  403d6a:	4628      	mov	r0, r5
  403d6c:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, &raw_acc_zHigh, 1);
  403d6e:	4623      	mov	r3, r4
  403d70:	f10d 02bd 	add.w	r2, sp, #189	; 0xbd
  403d74:	213f      	movs	r1, #63	; 0x3f
  403d76:	4628      	mov	r0, r5
  403d78:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &raw_acc_zLow,  1);
  403d7a:	4623      	mov	r3, r4
  403d7c:	f10d 02ba 	add.w	r2, sp, #186	; 0xba
  403d80:	2140      	movs	r1, #64	; 0x40
  403d82:	4628      	mov	r0, r5
  403d84:	47b0      	blx	r6
		raw_acc_x = (raw_acc_xHigh << 8) | (raw_acc_xLow << 0);
  403d86:	f89d 20bf 	ldrb.w	r2, [sp, #191]	; 0xbf
  403d8a:	f89d 30bc 	ldrb.w	r3, [sp, #188]	; 0xbc
  403d8e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  403d92:	b21b      	sxth	r3, r3
  403d94:	ee09 3a10 	vmov	s18, r3
		raw_acc_y = (raw_acc_yHigh << 8) | (raw_acc_yLow << 0);
  403d98:	f89d 20be 	ldrb.w	r2, [sp, #190]	; 0xbe
  403d9c:	f89d 30bb 	ldrb.w	r3, [sp, #187]	; 0xbb
  403da0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  403da4:	b21b      	sxth	r3, r3
  403da6:	ee08 3a90 	vmov	s17, r3
		raw_acc_z = (raw_acc_zHigh << 8) | (raw_acc_zLow << 0);
  403daa:	f89d 20bd 	ldrb.w	r2, [sp, #189]	; 0xbd
  403dae:	f89d 30ba 	ldrb.w	r3, [sp, #186]	; 0xba
  403db2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  403db6:	b21b      	sxth	r3, r3
  403db8:	ee08 3a10 	vmov	s16, r3
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_H, &raw_gyr_xHigh, 1);
  403dbc:	4623      	mov	r3, r4
  403dbe:	f10d 02b9 	add.w	r2, sp, #185	; 0xb9
  403dc2:	2143      	movs	r1, #67	; 0x43
  403dc4:	4628      	mov	r0, r5
  403dc6:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_L, &raw_gyr_xLow,  1);
  403dc8:	4623      	mov	r3, r4
  403dca:	f10d 02b6 	add.w	r2, sp, #182	; 0xb6
  403dce:	2144      	movs	r1, #68	; 0x44
  403dd0:	4628      	mov	r0, r5
  403dd2:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_YOUT_H, &raw_gyr_yHigh, 1);
  403dd4:	4623      	mov	r3, r4
  403dd6:	aa2e      	add	r2, sp, #184	; 0xb8
  403dd8:	2145      	movs	r1, #69	; 0x45
  403dda:	4628      	mov	r0, r5
  403ddc:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &raw_gyr_yLow,  1);
  403dde:	4623      	mov	r3, r4
  403de0:	f10d 02b5 	add.w	r2, sp, #181	; 0xb5
  403de4:	2148      	movs	r1, #72	; 0x48
  403de6:	4628      	mov	r0, r5
  403de8:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_H, &raw_gyr_zHigh, 1);
  403dea:	4623      	mov	r3, r4
  403dec:	f10d 02b7 	add.w	r2, sp, #183	; 0xb7
  403df0:	2147      	movs	r1, #71	; 0x47
  403df2:	4628      	mov	r0, r5
  403df4:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &raw_gyr_zLow,  1);
  403df6:	4623      	mov	r3, r4
  403df8:	aa2d      	add	r2, sp, #180	; 0xb4
  403dfa:	2148      	movs	r1, #72	; 0x48
  403dfc:	4628      	mov	r0, r5
  403dfe:	47b0      	blx	r6
		raw_gyr_x = (raw_gyr_xHigh << 8) | (raw_gyr_xLow << 0);
  403e00:	f89d 70b9 	ldrb.w	r7, [sp, #185]	; 0xb9
  403e04:	f89d 10b6 	ldrb.w	r1, [sp, #182]	; 0xb6
		raw_gyr_y = (raw_gyr_yHigh << 8) | (raw_gyr_yLow << 0);
  403e08:	f89d 60b8 	ldrb.w	r6, [sp, #184]	; 0xb8
  403e0c:	f89d 20b5 	ldrb.w	r2, [sp, #181]	; 0xb5
		raw_gyr_z = (raw_gyr_zHigh << 8) | (raw_gyr_zLow << 0);
  403e10:	f89d 00b7 	ldrb.w	r0, [sp, #183]	; 0xb7
  403e14:	f89d 30b4 	ldrb.w	r3, [sp, #180]	; 0xb4
		proc_acc_x = (float)raw_acc_x/16384;
  403e18:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
  403e1c:	eddf 7a69 	vldr	s15, [pc, #420]	; 403fc4 <task_imu+0x4ec>
  403e20:	ee29 9a27 	vmul.f32	s18, s18, s15
		proc_acc_y = (float)raw_acc_y/16384;
  403e24:	eef8 8ae8 	vcvt.f32.s32	s17, s17
  403e28:	ee68 8aa7 	vmul.f32	s17, s17, s15
		proc_acc_z = (float)raw_acc_z/16384;
  403e2c:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
  403e30:	ee28 8a27 	vmul.f32	s16, s16, s15
		raw_gyr_x = (raw_gyr_xHigh << 8) | (raw_gyr_xLow << 0);
  403e34:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
		proc_gyr_x = (float)raw_gyr_x/131;
  403e38:	b209      	sxth	r1, r1
  403e3a:	ee07 1a90 	vmov	s15, r1
  403e3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  403e42:	ed9f 7a61 	vldr	s14, [pc, #388]	; 403fc8 <task_imu+0x4f0>
  403e46:	eec7 9a87 	vdiv.f32	s19, s15, s14
		raw_gyr_y = (raw_gyr_yHigh << 8) | (raw_gyr_yLow << 0);
  403e4a:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
		proc_gyr_y = (float)raw_gyr_y/131;
  403e4e:	b212      	sxth	r2, r2
  403e50:	ee07 2a90 	vmov	s15, r2
  403e54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  403e58:	ee87 ca87 	vdiv.f32	s24, s15, s14
		raw_gyr_z = (raw_gyr_zHigh << 8) | (raw_gyr_zLow << 0);
  403e5c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
		proc_gyr_z = (float)raw_gyr_z/131;
  403e60:	b21b      	sxth	r3, r3
  403e62:	ee07 3a90 	vmov	s15, r3
  403e66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  403e6a:	eec7 ca87 	vdiv.f32	s25, s15, s14
		if (sqrt(proc_acc_x*proc_acc_x + proc_acc_y*proc_acc_y + proc_acc_z*proc_acc_z) > 1.5){
  403e6e:	ee29 7a09 	vmul.f32	s14, s18, s18
  403e72:	ee68 7aa8 	vmul.f32	s15, s17, s17
  403e76:	ee77 7a27 	vadd.f32	s15, s14, s15
  403e7a:	ee28 7a08 	vmul.f32	s14, s16, s16
  403e7e:	ee77 7a87 	vadd.f32	s15, s15, s14
  403e82:	ee17 0a90 	vmov	r0, s15
  403e86:	4b48      	ldr	r3, [pc, #288]	; (403fa8 <task_imu+0x4d0>)
  403e88:	4798      	blx	r3
  403e8a:	4b50      	ldr	r3, [pc, #320]	; (403fcc <task_imu+0x4f4>)
  403e8c:	4798      	blx	r3
  403e8e:	4652      	mov	r2, sl
  403e90:	465b      	mov	r3, fp
  403e92:	4e4f      	ldr	r6, [pc, #316]	; (403fd0 <task_imu+0x4f8>)
  403e94:	47b0      	blx	r6
  403e96:	2800      	cmp	r0, #0
  403e98:	f47f ae89 	bne.w	403bae <task_imu+0xd6>
		const FusionVector gyroscope = {proc_gyr_x, proc_gyr_y, proc_gyr_z};
  403e9c:	edcd 9a06 	vstr	s19, [sp, #24]
  403ea0:	ed8d ca07 	vstr	s24, [sp, #28]
  403ea4:	edcd ca08 	vstr	s25, [sp, #32]
		const FusionVector accelerometer = {proc_acc_x, proc_acc_y, proc_acc_z};
  403ea8:	ed8d 9a09 	vstr	s18, [sp, #36]	; 0x24
  403eac:	edcd 8a0a 	vstr	s17, [sp, #40]	; 0x28
  403eb0:	ed8d 8a0b 	vstr	s16, [sp, #44]	; 0x2c
		FusionAhrsUpdateNoMagnetometer(&ahrs, gyroscope, accelerometer, dT);
  403eb4:	4b47      	ldr	r3, [pc, #284]	; (403fd4 <task_imu+0x4fc>)
  403eb6:	9303      	str	r3, [sp, #12]
  403eb8:	ab09      	add	r3, sp, #36	; 0x24
  403eba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  403ebe:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403ec2:	ab06      	add	r3, sp, #24
  403ec4:	cb0e      	ldmia	r3, {r1, r2, r3}
  403ec6:	a80d      	add	r0, sp, #52	; 0x34
  403ec8:	4e43      	ldr	r6, [pc, #268]	; (403fd8 <task_imu+0x500>)
  403eca:	47b0      	blx	r6
		const FusionEuler euler = FusionQuaternionToEuler(FusionAhrsGetQuaternion(&ahrs));
  403ecc:	a90d      	add	r1, sp, #52	; 0x34
  403ece:	a830      	add	r0, sp, #192	; 0xc0
  403ed0:	4b42      	ldr	r3, [pc, #264]	; (403fdc <task_imu+0x504>)
  403ed2:	4798      	blx	r3
  403ed4:	eddd 9a30 	vldr	s19, [sp, #192]	; 0xc0
  403ed8:	eddd 8a31 	vldr	s17, [sp, #196]	; 0xc4
  403edc:	ed9d 8a32 	vldr	s16, [sp, #200]	; 0xc8
  403ee0:	ed9d 9a33 	vldr	s18, [sp, #204]	; 0xcc
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
  403ee4:	ee68 7a08 	vmul.f32	s15, s16, s16
  403ee8:	eeb6 ca00 	vmov.f32	s24, #96	; 0x3f000000  0.5
  403eec:	ee3c ca67 	vsub.f32	s24, s24, s15
            .roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x)),
  403ef0:	ee68 6aa8 	vmul.f32	s13, s17, s17
  403ef4:	ee29 7aa8 	vmul.f32	s14, s19, s17
  403ef8:	ee69 7a08 	vmul.f32	s15, s18, s16
  403efc:	ee7c 6a66 	vsub.f32	s13, s24, s13
  403f00:	ee16 1a90 	vmov	r1, s13
  403f04:	ee77 7a27 	vadd.f32	s15, s14, s15
  403f08:	ee17 0a90 	vmov	r0, s15
  403f0c:	4b25      	ldr	r3, [pc, #148]	; (403fa4 <task_imu+0x4cc>)
  403f0e:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  403f10:	eddf ca26 	vldr	s25, [pc, #152]	; 403fac <task_imu+0x4d4>
  403f14:	ee07 0a90 	vmov	s15, r0
  403f18:	ee67 caac 	vmul.f32	s25, s15, s25
            .pitch = FusionRadiansToDegrees(FusionAsin(2.0f * (Q.w * Q.y - Q.z * Q.x))),
  403f1c:	ee29 7a88 	vmul.f32	s14, s19, s16
  403f20:	ee69 7a28 	vmul.f32	s15, s18, s17
  403f24:	ee77 7a67 	vsub.f32	s15, s14, s15
  403f28:	ee77 7aa7 	vadd.f32	s15, s15, s15
    if (value <= -1.0f) {
  403f2c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  403f30:	eef4 7ac7 	vcmpe.f32	s15, s14
  403f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403f38:	f67f aece 	bls.w	403cd8 <task_imu+0x200>
    if (value >= 1.0f) {
  403f3c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  403f40:	eef4 7ac7 	vcmpe.f32	s15, s14
  403f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403f48:	f6ff ae38 	blt.w	403bbc <task_imu+0xe4>
            .yaw = FusionRadiansToDegrees(atan2f(Q.w * Q.z + Q.x * Q.y, halfMinusQySquared - Q.z * Q.z)),
  403f4c:	ee69 7a09 	vmul.f32	s15, s18, s18
  403f50:	ee29 9a29 	vmul.f32	s18, s18, s19
  403f54:	ee28 8a88 	vmul.f32	s16, s17, s16
  403f58:	ee7c 7a67 	vsub.f32	s15, s24, s15
  403f5c:	ee17 1a90 	vmov	r1, s15
  403f60:	ee79 7a08 	vadd.f32	s15, s18, s16
  403f64:	ee17 0a90 	vmov	r0, s15
  403f68:	4b0e      	ldr	r3, [pc, #56]	; (403fa4 <task_imu+0x4cc>)
  403f6a:	4798      	blx	r3
  403f6c:	ee08 0a10 	vmov	s16, r0
		printf("Roll %0.1f, Pitch %0.1f, Yaw %0.1f\n", euler.angle.roll, euler.angle.pitch, euler.angle.yaw);
  403f70:	4e0d      	ldr	r6, [pc, #52]	; (403fa8 <task_imu+0x4d0>)
  403f72:	ee1c 0a90 	vmov	r0, s25
  403f76:	47b0      	blx	r6
  403f78:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403f7c:	eddf 7a0b 	vldr	s15, [pc, #44]	; 403fac <task_imu+0x4d4>
  403f80:	ee68 7a27 	vmul.f32	s15, s16, s15
  403f84:	ee17 0a90 	vmov	r0, s15
  403f88:	47b0      	blx	r6
  403f8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f8e:	ed8d ab00 	vstr	d10, [sp]
  403f92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403f96:	4806      	ldr	r0, [pc, #24]	; (403fb0 <task_imu+0x4d8>)
  403f98:	4906      	ldr	r1, [pc, #24]	; (403fb4 <task_imu+0x4dc>)
  403f9a:	4788      	blx	r1
			d = FRENTE;
  403f9c:	2302      	movs	r3, #2
  403f9e:	930c      	str	r3, [sp, #48]	; 0x30
  403fa0:	e6c4      	b.n	403d2c <task_imu+0x254>
  403fa2:	bf00      	nop
  403fa4:	004043bd 	.word	0x004043bd
  403fa8:	00405c49 	.word	0x00405c49
  403fac:	42652ee0 	.word	0x42652ee0
  403fb0:	0040b9dc 	.word	0x0040b9dc
  403fb4:	004073e5 	.word	0x004073e5
  403fb8:	20400c1c 	.word	0x20400c1c
  403fbc:	00402bf9 	.word	0x00402bf9
  403fc0:	00403aad 	.word	0x00403aad
  403fc4:	38800000 	.word	0x38800000
  403fc8:	43030000 	.word	0x43030000
  403fcc:	00404261 	.word	0x00404261
  403fd0:	00406211 	.word	0x00406211
  403fd4:	3dcccccd 	.word	0x3dcccccd
  403fd8:	00400c5d 	.word	0x00400c5d
  403fdc:	00400545 	.word	0x00400545

00403fe0 <main>:
/************************************************************************/
/* main                                                                 */
/************************************************************************/


int main(void) {
  403fe0:	b500      	push	{lr}
  403fe2:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the SAM system */
	sysclk_init();
  403fe4:	4b40      	ldr	r3, [pc, #256]	; (4040e8 <main+0x108>)
  403fe6:	4798      	blx	r3
	board_init();
  403fe8:	4b40      	ldr	r3, [pc, #256]	; (4040ec <main+0x10c>)
  403fea:	4798      	blx	r3
	led_placa_init();
  403fec:	4b40      	ldr	r3, [pc, #256]	; (4040f0 <main+0x110>)
  403fee:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  403ff0:	4d40      	ldr	r5, [pc, #256]	; (4040f4 <main+0x114>)
  403ff2:	4b41      	ldr	r3, [pc, #260]	; (4040f8 <main+0x118>)
  403ff4:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403ff6:	4a41      	ldr	r2, [pc, #260]	; (4040fc <main+0x11c>)
  403ff8:	4b41      	ldr	r3, [pc, #260]	; (404100 <main+0x120>)
  403ffa:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403ffc:	4a41      	ldr	r2, [pc, #260]	; (404104 <main+0x124>)
  403ffe:	4b42      	ldr	r3, [pc, #264]	; (404108 <main+0x128>)
  404000:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  404002:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  404006:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  404008:	23c0      	movs	r3, #192	; 0xc0
  40400a:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  40400c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  404010:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  404012:	2400      	movs	r4, #0
  404014:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  404016:	9408      	str	r4, [sp, #32]
  404018:	200e      	movs	r0, #14
  40401a:	4b3c      	ldr	r3, [pc, #240]	; (40410c <main+0x12c>)
  40401c:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  40401e:	4a3c      	ldr	r2, [pc, #240]	; (404110 <main+0x130>)
  404020:	a904      	add	r1, sp, #16
  404022:	4628      	mov	r0, r5
  404024:	4b3b      	ldr	r3, [pc, #236]	; (404114 <main+0x134>)
  404026:	4798      	blx	r3
		usart_enable_tx(p_usart);
  404028:	4628      	mov	r0, r5
  40402a:	4b3b      	ldr	r3, [pc, #236]	; (404118 <main+0x138>)
  40402c:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40402e:	4628      	mov	r0, r5
  404030:	4b3a      	ldr	r3, [pc, #232]	; (40411c <main+0x13c>)
  404032:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  404034:	4e3a      	ldr	r6, [pc, #232]	; (404120 <main+0x140>)
  404036:	6833      	ldr	r3, [r6, #0]
  404038:	4621      	mov	r1, r4
  40403a:	6898      	ldr	r0, [r3, #8]
  40403c:	4d39      	ldr	r5, [pc, #228]	; (404124 <main+0x144>)
  40403e:	47a8      	blx	r5
	setbuf(stdin, NULL);
  404040:	6833      	ldr	r3, [r6, #0]
  404042:	4621      	mov	r1, r4
  404044:	6858      	ldr	r0, [r3, #4]
  404046:	47a8      	blx	r5
	setbuf(stdout, NULL);
  404048:	6833      	ldr	r3, [r6, #0]
  40404a:	4621      	mov	r1, r4
  40404c:	6898      	ldr	r0, [r3, #8]
  40404e:	47a8      	blx	r5

	/* Initialize the console uart */
	configure_console();
	
	xSemaphoreQueda = xSemaphoreCreateBinary();
  404050:	2203      	movs	r2, #3
  404052:	4621      	mov	r1, r4
  404054:	2001      	movs	r0, #1
  404056:	4b34      	ldr	r3, [pc, #208]	; (404128 <main+0x148>)
  404058:	4798      	blx	r3
  40405a:	4b34      	ldr	r3, [pc, #208]	; (40412c <main+0x14c>)
  40405c:	6018      	str	r0, [r3, #0]
	if (xSemaphoreQueda == NULL){
  40405e:	2800      	cmp	r0, #0
  404060:	d03a      	beq.n	4040d8 <main+0xf8>
		printf("falha em criar o semaforo queda");
	}
	
	if (xTaskCreate(task_imu, "imu", TASK_IMU_STACK_SIZE, NULL, TASK_IMU_STACK_PRIORITY, NULL) != pdPASS) {
  404062:	2300      	movs	r3, #0
  404064:	9303      	str	r3, [sp, #12]
  404066:	9302      	str	r3, [sp, #8]
  404068:	9301      	str	r3, [sp, #4]
  40406a:	9300      	str	r3, [sp, #0]
  40406c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  404070:	492f      	ldr	r1, [pc, #188]	; (404130 <main+0x150>)
  404072:	4830      	ldr	r0, [pc, #192]	; (404134 <main+0x154>)
  404074:	4c30      	ldr	r4, [pc, #192]	; (404138 <main+0x158>)
  404076:	47a0      	blx	r4
  404078:	2801      	cmp	r0, #1
  40407a:	d002      	beq.n	404082 <main+0xa2>
	  printf("Failed to create imu task\r\n");
  40407c:	482f      	ldr	r0, [pc, #188]	; (40413c <main+0x15c>)
  40407e:	4b30      	ldr	r3, [pc, #192]	; (404140 <main+0x160>)
  404080:	4798      	blx	r3
	}
	if (xTaskCreate(task_house_down, "house_down", TASK_DOWN_STACK_SIZE, NULL, TASK_DOWN_STACK_PRIORITY, NULL) != pdPASS) {
  404082:	2300      	movs	r3, #0
  404084:	9303      	str	r3, [sp, #12]
  404086:	9302      	str	r3, [sp, #8]
  404088:	9301      	str	r3, [sp, #4]
  40408a:	9300      	str	r3, [sp, #0]
  40408c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  404090:	492c      	ldr	r1, [pc, #176]	; (404144 <main+0x164>)
  404092:	482d      	ldr	r0, [pc, #180]	; (404148 <main+0x168>)
  404094:	4c28      	ldr	r4, [pc, #160]	; (404138 <main+0x158>)
  404096:	47a0      	blx	r4
  404098:	2801      	cmp	r0, #1
  40409a:	d002      	beq.n	4040a2 <main+0xc2>
		printf("Failed to create house_down task\r\n");
  40409c:	482b      	ldr	r0, [pc, #172]	; (40414c <main+0x16c>)
  40409e:	4b28      	ldr	r3, [pc, #160]	; (404140 <main+0x160>)
  4040a0:	4798      	blx	r3
	}
	if (xTaskCreate(task_orientacao, "orientacao", TASK_DOWN_STACK_SIZE, NULL, TASK_DOWN_STACK_PRIORITY, NULL) != pdPASS) {
  4040a2:	2300      	movs	r3, #0
  4040a4:	9303      	str	r3, [sp, #12]
  4040a6:	9302      	str	r3, [sp, #8]
  4040a8:	9301      	str	r3, [sp, #4]
  4040aa:	9300      	str	r3, [sp, #0]
  4040ac:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  4040b0:	4927      	ldr	r1, [pc, #156]	; (404150 <main+0x170>)
  4040b2:	4828      	ldr	r0, [pc, #160]	; (404154 <main+0x174>)
  4040b4:	4c20      	ldr	r4, [pc, #128]	; (404138 <main+0x158>)
  4040b6:	47a0      	blx	r4
  4040b8:	2801      	cmp	r0, #1
  4040ba:	d002      	beq.n	4040c2 <main+0xe2>
		printf("Failed to create house_down task\r\n");
  4040bc:	4823      	ldr	r0, [pc, #140]	; (40414c <main+0x16c>)
  4040be:	4b20      	ldr	r3, [pc, #128]	; (404140 <main+0x160>)
  4040c0:	4798      	blx	r3
	}
	
	xQueueOrientacao = xQueueCreate(32, sizeof(int));
  4040c2:	2200      	movs	r2, #0
  4040c4:	2104      	movs	r1, #4
  4040c6:	2020      	movs	r0, #32
  4040c8:	4b17      	ldr	r3, [pc, #92]	; (404128 <main+0x148>)
  4040ca:	4798      	blx	r3
  4040cc:	4b22      	ldr	r3, [pc, #136]	; (404158 <main+0x178>)
  4040ce:	6018      	str	r0, [r3, #0]
	
	if (xQueueOrientacao == NULL)
  4040d0:	b130      	cbz	r0, 4040e0 <main+0x100>
	printf("falha em criar a queue \n");

	/* Start the scheduler. */
	vTaskStartScheduler();
  4040d2:	4b22      	ldr	r3, [pc, #136]	; (40415c <main+0x17c>)
  4040d4:	4798      	blx	r3
  4040d6:	e7fe      	b.n	4040d6 <main+0xf6>
		printf("falha em criar o semaforo queda");
  4040d8:	4821      	ldr	r0, [pc, #132]	; (404160 <main+0x180>)
  4040da:	4b22      	ldr	r3, [pc, #136]	; (404164 <main+0x184>)
  4040dc:	4798      	blx	r3
  4040de:	e7c0      	b.n	404062 <main+0x82>
	printf("falha em criar a queue \n");
  4040e0:	4821      	ldr	r0, [pc, #132]	; (404168 <main+0x188>)
  4040e2:	4b17      	ldr	r3, [pc, #92]	; (404140 <main+0x160>)
  4040e4:	4798      	blx	r3
  4040e6:	e7f4      	b.n	4040d2 <main+0xf2>
  4040e8:	00400fcd 	.word	0x00400fcd
  4040ec:	004010c9 	.word	0x004010c9
  4040f0:	004038f1 	.word	0x004038f1
  4040f4:	40028000 	.word	0x40028000
  4040f8:	20400bd8 	.word	0x20400bd8
  4040fc:	004037ed 	.word	0x004037ed
  404100:	20400bd4 	.word	0x20400bd4
  404104:	00403711 	.word	0x00403711
  404108:	20400bd0 	.word	0x20400bd0
  40410c:	004015c5 	.word	0x004015c5
  404110:	08f0d180 	.word	0x08f0d180
  404114:	004016c1 	.word	0x004016c1
  404118:	00401715 	.word	0x00401715
  40411c:	0040171b 	.word	0x0040171b
  404120:	20400018 	.word	0x20400018
  404124:	004074dd 	.word	0x004074dd
  404128:	0040206d 	.word	0x0040206d
  40412c:	20400c20 	.word	0x20400c20
  404130:	0040b8ac 	.word	0x0040b8ac
  404134:	00403ad9 	.word	0x00403ad9
  404138:	004026ad 	.word	0x004026ad
  40413c:	0040b8b0 	.word	0x0040b8b0
  404140:	004074a9 	.word	0x004074a9
  404144:	0040b8cc 	.word	0x0040b8cc
  404148:	004039e5 	.word	0x004039e5
  40414c:	0040b8d8 	.word	0x0040b8d8
  404150:	0040b8fc 	.word	0x0040b8fc
  404154:	00403659 	.word	0x00403659
  404158:	20400c1c 	.word	0x20400c1c
  40415c:	004028e1 	.word	0x004028e1
  404160:	0040b88c 	.word	0x0040b88c
  404164:	004073e5 	.word	0x004073e5
  404168:	0040b908 	.word	0x0040b908

0040416c <cosf>:
  40416c:	b500      	push	{lr}
  40416e:	4a1c      	ldr	r2, [pc, #112]	; (4041e0 <cosf+0x74>)
  404170:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  404174:	4293      	cmp	r3, r2
  404176:	b083      	sub	sp, #12
  404178:	dd18      	ble.n	4041ac <cosf+0x40>
  40417a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  40417e:	db05      	blt.n	40418c <cosf+0x20>
  404180:	4601      	mov	r1, r0
  404182:	f002 f8b9 	bl	4062f8 <__aeabi_fsub>
  404186:	b003      	add	sp, #12
  404188:	f85d fb04 	ldr.w	pc, [sp], #4
  40418c:	4669      	mov	r1, sp
  40418e:	f000 fbaf 	bl	4048f0 <__ieee754_rem_pio2f>
  404192:	f000 0203 	and.w	r2, r0, #3
  404196:	2a01      	cmp	r2, #1
  404198:	d015      	beq.n	4041c6 <cosf+0x5a>
  40419a:	2a02      	cmp	r2, #2
  40419c:	d00c      	beq.n	4041b8 <cosf+0x4c>
  40419e:	b1ca      	cbz	r2, 4041d4 <cosf+0x68>
  4041a0:	2201      	movs	r2, #1
  4041a2:	9901      	ldr	r1, [sp, #4]
  4041a4:	9800      	ldr	r0, [sp, #0]
  4041a6:	f001 f9af 	bl	405508 <__kernel_sinf>
  4041aa:	e7ec      	b.n	404186 <cosf+0x1a>
  4041ac:	2100      	movs	r1, #0
  4041ae:	f000 fd61 	bl	404c74 <__kernel_cosf>
  4041b2:	b003      	add	sp, #12
  4041b4:	f85d fb04 	ldr.w	pc, [sp], #4
  4041b8:	9901      	ldr	r1, [sp, #4]
  4041ba:	9800      	ldr	r0, [sp, #0]
  4041bc:	f000 fd5a 	bl	404c74 <__kernel_cosf>
  4041c0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4041c4:	e7df      	b.n	404186 <cosf+0x1a>
  4041c6:	9901      	ldr	r1, [sp, #4]
  4041c8:	9800      	ldr	r0, [sp, #0]
  4041ca:	f001 f99d 	bl	405508 <__kernel_sinf>
  4041ce:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4041d2:	e7d8      	b.n	404186 <cosf+0x1a>
  4041d4:	9901      	ldr	r1, [sp, #4]
  4041d6:	9800      	ldr	r0, [sp, #0]
  4041d8:	f000 fd4c 	bl	404c74 <__kernel_cosf>
  4041dc:	e7d3      	b.n	404186 <cosf+0x1a>
  4041de:	bf00      	nop
  4041e0:	3f490fd8 	.word	0x3f490fd8

004041e4 <sinf>:
  4041e4:	b500      	push	{lr}
  4041e6:	4a1d      	ldr	r2, [pc, #116]	; (40425c <sinf+0x78>)
  4041e8:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  4041ec:	4293      	cmp	r3, r2
  4041ee:	b083      	sub	sp, #12
  4041f0:	dd19      	ble.n	404226 <sinf+0x42>
  4041f2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  4041f6:	db05      	blt.n	404204 <sinf+0x20>
  4041f8:	4601      	mov	r1, r0
  4041fa:	f002 f87d 	bl	4062f8 <__aeabi_fsub>
  4041fe:	b003      	add	sp, #12
  404200:	f85d fb04 	ldr.w	pc, [sp], #4
  404204:	4669      	mov	r1, sp
  404206:	f000 fb73 	bl	4048f0 <__ieee754_rem_pio2f>
  40420a:	f000 0003 	and.w	r0, r0, #3
  40420e:	2801      	cmp	r0, #1
  404210:	d018      	beq.n	404244 <sinf+0x60>
  404212:	2802      	cmp	r0, #2
  404214:	d00e      	beq.n	404234 <sinf+0x50>
  404216:	b1d0      	cbz	r0, 40424e <sinf+0x6a>
  404218:	9901      	ldr	r1, [sp, #4]
  40421a:	9800      	ldr	r0, [sp, #0]
  40421c:	f000 fd2a 	bl	404c74 <__kernel_cosf>
  404220:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404224:	e7eb      	b.n	4041fe <sinf+0x1a>
  404226:	2200      	movs	r2, #0
  404228:	2100      	movs	r1, #0
  40422a:	f001 f96d 	bl	405508 <__kernel_sinf>
  40422e:	b003      	add	sp, #12
  404230:	f85d fb04 	ldr.w	pc, [sp], #4
  404234:	2201      	movs	r2, #1
  404236:	9901      	ldr	r1, [sp, #4]
  404238:	9800      	ldr	r0, [sp, #0]
  40423a:	f001 f965 	bl	405508 <__kernel_sinf>
  40423e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404242:	e7dc      	b.n	4041fe <sinf+0x1a>
  404244:	9901      	ldr	r1, [sp, #4]
  404246:	9800      	ldr	r0, [sp, #0]
  404248:	f000 fd14 	bl	404c74 <__kernel_cosf>
  40424c:	e7d7      	b.n	4041fe <sinf+0x1a>
  40424e:	2201      	movs	r2, #1
  404250:	9901      	ldr	r1, [sp, #4]
  404252:	9800      	ldr	r0, [sp, #0]
  404254:	f001 f958 	bl	405508 <__kernel_sinf>
  404258:	e7d1      	b.n	4041fe <sinf+0x1a>
  40425a:	bf00      	nop
  40425c:	3f490fd8 	.word	0x3f490fd8

00404260 <sqrt>:
  404260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404264:	b08b      	sub	sp, #44	; 0x2c
  404266:	4604      	mov	r4, r0
  404268:	460d      	mov	r5, r1
  40426a:	f000 f8a9 	bl	4043c0 <__ieee754_sqrt>
  40426e:	4b29      	ldr	r3, [pc, #164]	; (404314 <sqrt+0xb4>)
  404270:	f993 a000 	ldrsb.w	sl, [r3]
  404274:	f1ba 3fff 	cmp.w	sl, #4294967295
  404278:	4606      	mov	r6, r0
  40427a:	460f      	mov	r7, r1
  40427c:	d012      	beq.n	4042a4 <sqrt+0x44>
  40427e:	4622      	mov	r2, r4
  404280:	462b      	mov	r3, r5
  404282:	4620      	mov	r0, r4
  404284:	4629      	mov	r1, r5
  404286:	f001 ffcd 	bl	406224 <__aeabi_dcmpun>
  40428a:	4683      	mov	fp, r0
  40428c:	b950      	cbnz	r0, 4042a4 <sqrt+0x44>
  40428e:	f04f 0800 	mov.w	r8, #0
  404292:	f04f 0900 	mov.w	r9, #0
  404296:	4642      	mov	r2, r8
  404298:	464b      	mov	r3, r9
  40429a:	4620      	mov	r0, r4
  40429c:	4629      	mov	r1, r5
  40429e:	f001 ff99 	bl	4061d4 <__aeabi_dcmplt>
  4042a2:	b920      	cbnz	r0, 4042ae <sqrt+0x4e>
  4042a4:	4630      	mov	r0, r6
  4042a6:	4639      	mov	r1, r7
  4042a8:	b00b      	add	sp, #44	; 0x2c
  4042aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042ae:	4b1a      	ldr	r3, [pc, #104]	; (404318 <sqrt+0xb8>)
  4042b0:	f8cd b020 	str.w	fp, [sp, #32]
  4042b4:	2201      	movs	r2, #1
  4042b6:	e9cd 4504 	strd	r4, r5, [sp, #16]
  4042ba:	e9cd 4502 	strd	r4, r5, [sp, #8]
  4042be:	e88d 000c 	stmia.w	sp, {r2, r3}
  4042c2:	f1ba 0f00 	cmp.w	sl, #0
  4042c6:	d017      	beq.n	4042f8 <sqrt+0x98>
  4042c8:	4642      	mov	r2, r8
  4042ca:	464b      	mov	r3, r9
  4042cc:	4640      	mov	r0, r8
  4042ce:	4649      	mov	r1, r9
  4042d0:	f001 fe38 	bl	405f44 <__aeabi_ddiv>
  4042d4:	f1ba 0f02 	cmp.w	sl, #2
  4042d8:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4042dc:	d10e      	bne.n	4042fc <sqrt+0x9c>
  4042de:	f002 fc9f 	bl	406c20 <__errno>
  4042e2:	2321      	movs	r3, #33	; 0x21
  4042e4:	6003      	str	r3, [r0, #0]
  4042e6:	9b08      	ldr	r3, [sp, #32]
  4042e8:	b973      	cbnz	r3, 404308 <sqrt+0xa8>
  4042ea:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
  4042ee:	4630      	mov	r0, r6
  4042f0:	4639      	mov	r1, r7
  4042f2:	b00b      	add	sp, #44	; 0x2c
  4042f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042f8:	e9cd 8906 	strd	r8, r9, [sp, #24]
  4042fc:	4668      	mov	r0, sp
  4042fe:	f001 f979 	bl	4055f4 <matherr>
  404302:	2800      	cmp	r0, #0
  404304:	d1ef      	bne.n	4042e6 <sqrt+0x86>
  404306:	e7ea      	b.n	4042de <sqrt+0x7e>
  404308:	f002 fc8a 	bl	406c20 <__errno>
  40430c:	9b08      	ldr	r3, [sp, #32]
  40430e:	6003      	str	r3, [r0, #0]
  404310:	e7eb      	b.n	4042ea <sqrt+0x8a>
  404312:	bf00      	nop
  404314:	20400014 	.word	0x20400014
  404318:	0040ba18 	.word	0x0040ba18

0040431c <asinf>:
  40431c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40431e:	4e24      	ldr	r6, [pc, #144]	; (4043b0 <asinf+0x94>)
  404320:	b08b      	sub	sp, #44	; 0x2c
  404322:	4604      	mov	r4, r0
  404324:	f000 f908 	bl	404538 <__ieee754_asinf>
  404328:	f996 3000 	ldrsb.w	r3, [r6]
  40432c:	3301      	adds	r3, #1
  40432e:	4605      	mov	r5, r0
  404330:	d02f      	beq.n	404392 <asinf+0x76>
  404332:	4621      	mov	r1, r4
  404334:	4620      	mov	r0, r4
  404336:	f002 faaf 	bl	406898 <__aeabi_fcmpun>
  40433a:	4607      	mov	r7, r0
  40433c:	bb48      	cbnz	r0, 404392 <asinf+0x76>
  40433e:	4620      	mov	r0, r4
  404340:	f001 fa76 	bl	405830 <fabsf>
  404344:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404348:	f002 fa9c 	bl	406884 <__aeabi_fcmpgt>
  40434c:	b308      	cbz	r0, 404392 <asinf+0x76>
  40434e:	4b19      	ldr	r3, [pc, #100]	; (4043b4 <asinf+0x98>)
  404350:	9708      	str	r7, [sp, #32]
  404352:	2201      	movs	r2, #1
  404354:	4620      	mov	r0, r4
  404356:	e88d 000c 	stmia.w	sp, {r2, r3}
  40435a:	f001 fc75 	bl	405c48 <__aeabi_f2d>
  40435e:	4602      	mov	r2, r0
  404360:	460b      	mov	r3, r1
  404362:	4815      	ldr	r0, [pc, #84]	; (4043b8 <asinf+0x9c>)
  404364:	e9cd 2304 	strd	r2, r3, [sp, #16]
  404368:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40436c:	f001 f944 	bl	4055f8 <nan>
  404370:	f996 3000 	ldrsb.w	r3, [r6]
  404374:	2b02      	cmp	r3, #2
  404376:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40437a:	d00d      	beq.n	404398 <asinf+0x7c>
  40437c:	4668      	mov	r0, sp
  40437e:	f001 f939 	bl	4055f4 <matherr>
  404382:	b148      	cbz	r0, 404398 <asinf+0x7c>
  404384:	9b08      	ldr	r3, [sp, #32]
  404386:	b973      	cbnz	r3, 4043a6 <asinf+0x8a>
  404388:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40438c:	f001 ff60 	bl	406250 <__aeabi_d2f>
  404390:	4605      	mov	r5, r0
  404392:	4628      	mov	r0, r5
  404394:	b00b      	add	sp, #44	; 0x2c
  404396:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404398:	f002 fc42 	bl	406c20 <__errno>
  40439c:	2321      	movs	r3, #33	; 0x21
  40439e:	6003      	str	r3, [r0, #0]
  4043a0:	9b08      	ldr	r3, [sp, #32]
  4043a2:	2b00      	cmp	r3, #0
  4043a4:	d0f0      	beq.n	404388 <asinf+0x6c>
  4043a6:	f002 fc3b 	bl	406c20 <__errno>
  4043aa:	9b08      	ldr	r3, [sp, #32]
  4043ac:	6003      	str	r3, [r0, #0]
  4043ae:	e7eb      	b.n	404388 <asinf+0x6c>
  4043b0:	20400014 	.word	0x20400014
  4043b4:	0040ba20 	.word	0x0040ba20
  4043b8:	0040b980 	.word	0x0040b980

004043bc <atan2f>:
  4043bc:	f000 ba06 	b.w	4047cc <__ieee754_atan2f>

004043c0 <__ieee754_sqrt>:
  4043c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4043c4:	4f5b      	ldr	r7, [pc, #364]	; (404534 <__ieee754_sqrt+0x174>)
  4043c6:	438f      	bics	r7, r1
  4043c8:	4605      	mov	r5, r0
  4043ca:	460c      	mov	r4, r1
  4043cc:	f000 8092 	beq.w	4044f4 <__ieee754_sqrt+0x134>
  4043d0:	2900      	cmp	r1, #0
  4043d2:	460b      	mov	r3, r1
  4043d4:	4602      	mov	r2, r0
  4043d6:	dd6f      	ble.n	4044b8 <__ieee754_sqrt+0xf8>
  4043d8:	150f      	asrs	r7, r1, #20
  4043da:	d07b      	beq.n	4044d4 <__ieee754_sqrt+0x114>
  4043dc:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  4043e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4043e4:	07f8      	lsls	r0, r7, #31
  4043e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4043ea:	d45c      	bmi.n	4044a6 <__ieee754_sqrt+0xe6>
  4043ec:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  4043f0:	2600      	movs	r6, #0
  4043f2:	440b      	add	r3, r1
  4043f4:	107f      	asrs	r7, r7, #1
  4043f6:	0052      	lsls	r2, r2, #1
  4043f8:	46b6      	mov	lr, r6
  4043fa:	2016      	movs	r0, #22
  4043fc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  404400:	eb0e 0401 	add.w	r4, lr, r1
  404404:	429c      	cmp	r4, r3
  404406:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  40440a:	ea4f 0242 	mov.w	r2, r2, lsl #1
  40440e:	dc03      	bgt.n	404418 <__ieee754_sqrt+0x58>
  404410:	1b1b      	subs	r3, r3, r4
  404412:	eb04 0e01 	add.w	lr, r4, r1
  404416:	440e      	add	r6, r1
  404418:	3801      	subs	r0, #1
  40441a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  40441e:	ea4f 0151 	mov.w	r1, r1, lsr #1
  404422:	d1ed      	bne.n	404400 <__ieee754_sqrt+0x40>
  404424:	4684      	mov	ip, r0
  404426:	2420      	movs	r4, #32
  404428:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40442c:	e009      	b.n	404442 <__ieee754_sqrt+0x82>
  40442e:	d020      	beq.n	404472 <__ieee754_sqrt+0xb2>
  404430:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  404434:	3c01      	subs	r4, #1
  404436:	ea4f 0151 	mov.w	r1, r1, lsr #1
  40443a:	442b      	add	r3, r5
  40443c:	ea4f 0242 	mov.w	r2, r2, lsl #1
  404440:	d020      	beq.n	404484 <__ieee754_sqrt+0xc4>
  404442:	4573      	cmp	r3, lr
  404444:	eb01 050c 	add.w	r5, r1, ip
  404448:	ddf1      	ble.n	40442e <__ieee754_sqrt+0x6e>
  40444a:	2d00      	cmp	r5, #0
  40444c:	eb05 0c01 	add.w	ip, r5, r1
  404450:	db09      	blt.n	404466 <__ieee754_sqrt+0xa6>
  404452:	46f0      	mov	r8, lr
  404454:	4295      	cmp	r5, r2
  404456:	eba3 030e 	sub.w	r3, r3, lr
  40445a:	d900      	bls.n	40445e <__ieee754_sqrt+0x9e>
  40445c:	3b01      	subs	r3, #1
  40445e:	1b52      	subs	r2, r2, r5
  404460:	4408      	add	r0, r1
  404462:	46c6      	mov	lr, r8
  404464:	e7e4      	b.n	404430 <__ieee754_sqrt+0x70>
  404466:	f1bc 0f00 	cmp.w	ip, #0
  40446a:	dbf2      	blt.n	404452 <__ieee754_sqrt+0x92>
  40446c:	f10e 0801 	add.w	r8, lr, #1
  404470:	e7f0      	b.n	404454 <__ieee754_sqrt+0x94>
  404472:	4295      	cmp	r5, r2
  404474:	d8dc      	bhi.n	404430 <__ieee754_sqrt+0x70>
  404476:	2d00      	cmp	r5, #0
  404478:	eb05 0c01 	add.w	ip, r5, r1
  40447c:	db44      	blt.n	404508 <__ieee754_sqrt+0x148>
  40447e:	4698      	mov	r8, r3
  404480:	2300      	movs	r3, #0
  404482:	e7ec      	b.n	40445e <__ieee754_sqrt+0x9e>
  404484:	4313      	orrs	r3, r2
  404486:	d113      	bne.n	4044b0 <__ieee754_sqrt+0xf0>
  404488:	0840      	lsrs	r0, r0, #1
  40448a:	1073      	asrs	r3, r6, #1
  40448c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  404490:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  404494:	07f2      	lsls	r2, r6, #31
  404496:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  40449a:	bf48      	it	mi
  40449c:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  4044a0:	4649      	mov	r1, r9
  4044a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4044a6:	005b      	lsls	r3, r3, #1
  4044a8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  4044ac:	0052      	lsls	r2, r2, #1
  4044ae:	e79d      	b.n	4043ec <__ieee754_sqrt+0x2c>
  4044b0:	1c41      	adds	r1, r0, #1
  4044b2:	d02d      	beq.n	404510 <__ieee754_sqrt+0x150>
  4044b4:	3001      	adds	r0, #1
  4044b6:	e7e7      	b.n	404488 <__ieee754_sqrt+0xc8>
  4044b8:	4606      	mov	r6, r0
  4044ba:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  4044be:	433e      	orrs	r6, r7
  4044c0:	d0ef      	beq.n	4044a2 <__ieee754_sqrt+0xe2>
  4044c2:	bb69      	cbnz	r1, 404520 <__ieee754_sqrt+0x160>
  4044c4:	460f      	mov	r7, r1
  4044c6:	0ad3      	lsrs	r3, r2, #11
  4044c8:	3f15      	subs	r7, #21
  4044ca:	0552      	lsls	r2, r2, #21
  4044cc:	2b00      	cmp	r3, #0
  4044ce:	d0fa      	beq.n	4044c6 <__ieee754_sqrt+0x106>
  4044d0:	02de      	lsls	r6, r3, #11
  4044d2:	d420      	bmi.n	404516 <__ieee754_sqrt+0x156>
  4044d4:	2400      	movs	r4, #0
  4044d6:	e000      	b.n	4044da <__ieee754_sqrt+0x11a>
  4044d8:	4604      	mov	r4, r0
  4044da:	005b      	lsls	r3, r3, #1
  4044dc:	02dd      	lsls	r5, r3, #11
  4044de:	f104 0001 	add.w	r0, r4, #1
  4044e2:	d5f9      	bpl.n	4044d8 <__ieee754_sqrt+0x118>
  4044e4:	f1c0 0120 	rsb	r1, r0, #32
  4044e8:	fa22 f101 	lsr.w	r1, r2, r1
  4044ec:	430b      	orrs	r3, r1
  4044ee:	1b3f      	subs	r7, r7, r4
  4044f0:	4082      	lsls	r2, r0
  4044f2:	e773      	b.n	4043dc <__ieee754_sqrt+0x1c>
  4044f4:	4602      	mov	r2, r0
  4044f6:	460b      	mov	r3, r1
  4044f8:	f001 fbfa 	bl	405cf0 <__aeabi_dmul>
  4044fc:	462a      	mov	r2, r5
  4044fe:	4623      	mov	r3, r4
  404500:	f001 fa44 	bl	40598c <__adddf3>
  404504:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404508:	f1bc 0f00 	cmp.w	ip, #0
  40450c:	daae      	bge.n	40446c <__ieee754_sqrt+0xac>
  40450e:	e7b6      	b.n	40447e <__ieee754_sqrt+0xbe>
  404510:	3601      	adds	r6, #1
  404512:	4620      	mov	r0, r4
  404514:	e7b9      	b.n	40448a <__ieee754_sqrt+0xca>
  404516:	2000      	movs	r0, #0
  404518:	2120      	movs	r1, #32
  40451a:	f04f 34ff 	mov.w	r4, #4294967295
  40451e:	e7e3      	b.n	4044e8 <__ieee754_sqrt+0x128>
  404520:	4602      	mov	r2, r0
  404522:	460b      	mov	r3, r1
  404524:	f001 fa30 	bl	405988 <__aeabi_dsub>
  404528:	4602      	mov	r2, r0
  40452a:	460b      	mov	r3, r1
  40452c:	f001 fd0a 	bl	405f44 <__aeabi_ddiv>
  404530:	e7b7      	b.n	4044a2 <__ieee754_sqrt+0xe2>
  404532:	bf00      	nop
  404534:	7ff00000 	.word	0x7ff00000

00404538 <__ieee754_asinf>:
  404538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40453c:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  404540:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
  404544:	4604      	mov	r4, r0
  404546:	f000 80c6 	beq.w	4046d6 <__ieee754_asinf+0x19e>
  40454a:	dc12      	bgt.n	404572 <__ieee754_asinf+0x3a>
  40454c:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
  404550:	4606      	mov	r6, r0
  404552:	da16      	bge.n	404582 <__ieee754_asinf+0x4a>
  404554:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
  404558:	f280 80cb 	bge.w	4046f2 <__ieee754_asinf+0x1ba>
  40455c:	498b      	ldr	r1, [pc, #556]	; (40478c <__ieee754_asinf+0x254>)
  40455e:	f001 fecd 	bl	4062fc <__addsf3>
  404562:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404566:	f002 f98d 	bl	406884 <__aeabi_fcmpgt>
  40456a:	b150      	cbz	r0, 404582 <__ieee754_asinf+0x4a>
  40456c:	4620      	mov	r0, r4
  40456e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404572:	4601      	mov	r1, r0
  404574:	f001 fec0 	bl	4062f8 <__aeabi_fsub>
  404578:	4601      	mov	r1, r0
  40457a:	f002 f87b 	bl	406674 <__aeabi_fdiv>
  40457e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404582:	4620      	mov	r0, r4
  404584:	f001 f954 	bl	405830 <fabsf>
  404588:	4601      	mov	r1, r0
  40458a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40458e:	f001 feb3 	bl	4062f8 <__aeabi_fsub>
  404592:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404596:	f001 ffb9 	bl	40650c <__aeabi_fmul>
  40459a:	497d      	ldr	r1, [pc, #500]	; (404790 <__ieee754_asinf+0x258>)
  40459c:	4604      	mov	r4, r0
  40459e:	f001 ffb5 	bl	40650c <__aeabi_fmul>
  4045a2:	497c      	ldr	r1, [pc, #496]	; (404794 <__ieee754_asinf+0x25c>)
  4045a4:	f001 feaa 	bl	4062fc <__addsf3>
  4045a8:	4621      	mov	r1, r4
  4045aa:	f001 ffaf 	bl	40650c <__aeabi_fmul>
  4045ae:	497a      	ldr	r1, [pc, #488]	; (404798 <__ieee754_asinf+0x260>)
  4045b0:	f001 fea2 	bl	4062f8 <__aeabi_fsub>
  4045b4:	4621      	mov	r1, r4
  4045b6:	f001 ffa9 	bl	40650c <__aeabi_fmul>
  4045ba:	4978      	ldr	r1, [pc, #480]	; (40479c <__ieee754_asinf+0x264>)
  4045bc:	f001 fe9e 	bl	4062fc <__addsf3>
  4045c0:	4621      	mov	r1, r4
  4045c2:	f001 ffa3 	bl	40650c <__aeabi_fmul>
  4045c6:	4976      	ldr	r1, [pc, #472]	; (4047a0 <__ieee754_asinf+0x268>)
  4045c8:	f001 fe96 	bl	4062f8 <__aeabi_fsub>
  4045cc:	4621      	mov	r1, r4
  4045ce:	f001 ff9d 	bl	40650c <__aeabi_fmul>
  4045d2:	4974      	ldr	r1, [pc, #464]	; (4047a4 <__ieee754_asinf+0x26c>)
  4045d4:	f001 fe92 	bl	4062fc <__addsf3>
  4045d8:	4621      	mov	r1, r4
  4045da:	f001 ff97 	bl	40650c <__aeabi_fmul>
  4045de:	4972      	ldr	r1, [pc, #456]	; (4047a8 <__ieee754_asinf+0x270>)
  4045e0:	4680      	mov	r8, r0
  4045e2:	4620      	mov	r0, r4
  4045e4:	f001 ff92 	bl	40650c <__aeabi_fmul>
  4045e8:	4970      	ldr	r1, [pc, #448]	; (4047ac <__ieee754_asinf+0x274>)
  4045ea:	f001 fe85 	bl	4062f8 <__aeabi_fsub>
  4045ee:	4621      	mov	r1, r4
  4045f0:	f001 ff8c 	bl	40650c <__aeabi_fmul>
  4045f4:	496e      	ldr	r1, [pc, #440]	; (4047b0 <__ieee754_asinf+0x278>)
  4045f6:	f001 fe81 	bl	4062fc <__addsf3>
  4045fa:	4621      	mov	r1, r4
  4045fc:	f001 ff86 	bl	40650c <__aeabi_fmul>
  404600:	496c      	ldr	r1, [pc, #432]	; (4047b4 <__ieee754_asinf+0x27c>)
  404602:	f001 fe79 	bl	4062f8 <__aeabi_fsub>
  404606:	4621      	mov	r1, r4
  404608:	f001 ff80 	bl	40650c <__aeabi_fmul>
  40460c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404610:	f001 fe74 	bl	4062fc <__addsf3>
  404614:	4681      	mov	r9, r0
  404616:	4620      	mov	r0, r4
  404618:	f000 fad8 	bl	404bcc <__ieee754_sqrtf>
  40461c:	4b66      	ldr	r3, [pc, #408]	; (4047b8 <__ieee754_asinf+0x280>)
  40461e:	429d      	cmp	r5, r3
  404620:	4607      	mov	r7, r0
  404622:	4649      	mov	r1, r9
  404624:	4640      	mov	r0, r8
  404626:	dc43      	bgt.n	4046b0 <__ieee754_asinf+0x178>
  404628:	f002 f824 	bl	406674 <__aeabi_fdiv>
  40462c:	4639      	mov	r1, r7
  40462e:	4680      	mov	r8, r0
  404630:	4638      	mov	r0, r7
  404632:	f001 fe63 	bl	4062fc <__addsf3>
  404636:	4601      	mov	r1, r0
  404638:	4640      	mov	r0, r8
  40463a:	f001 ff67 	bl	40650c <__aeabi_fmul>
  40463e:	f427 657f 	bic.w	r5, r7, #4080	; 0xff0
  404642:	f025 050f 	bic.w	r5, r5, #15
  404646:	4680      	mov	r8, r0
  404648:	4629      	mov	r1, r5
  40464a:	4628      	mov	r0, r5
  40464c:	f001 ff5e 	bl	40650c <__aeabi_fmul>
  404650:	4601      	mov	r1, r0
  404652:	4620      	mov	r0, r4
  404654:	f001 fe50 	bl	4062f8 <__aeabi_fsub>
  404658:	4639      	mov	r1, r7
  40465a:	4604      	mov	r4, r0
  40465c:	4628      	mov	r0, r5
  40465e:	f001 fe4d 	bl	4062fc <__addsf3>
  404662:	4601      	mov	r1, r0
  404664:	4620      	mov	r0, r4
  404666:	f002 f805 	bl	406674 <__aeabi_fdiv>
  40466a:	4601      	mov	r1, r0
  40466c:	f001 fe46 	bl	4062fc <__addsf3>
  404670:	4601      	mov	r1, r0
  404672:	4852      	ldr	r0, [pc, #328]	; (4047bc <__ieee754_asinf+0x284>)
  404674:	f001 fe40 	bl	4062f8 <__aeabi_fsub>
  404678:	4601      	mov	r1, r0
  40467a:	4640      	mov	r0, r8
  40467c:	f001 fe3c 	bl	4062f8 <__aeabi_fsub>
  404680:	4629      	mov	r1, r5
  404682:	4604      	mov	r4, r0
  404684:	4628      	mov	r0, r5
  404686:	f001 fe39 	bl	4062fc <__addsf3>
  40468a:	4601      	mov	r1, r0
  40468c:	484c      	ldr	r0, [pc, #304]	; (4047c0 <__ieee754_asinf+0x288>)
  40468e:	f001 fe33 	bl	4062f8 <__aeabi_fsub>
  404692:	4601      	mov	r1, r0
  404694:	4620      	mov	r0, r4
  404696:	f001 fe2f 	bl	4062f8 <__aeabi_fsub>
  40469a:	4601      	mov	r1, r0
  40469c:	4848      	ldr	r0, [pc, #288]	; (4047c0 <__ieee754_asinf+0x288>)
  40469e:	f001 fe2b 	bl	4062f8 <__aeabi_fsub>
  4046a2:	2e00      	cmp	r6, #0
  4046a4:	f73f af63 	bgt.w	40456e <__ieee754_asinf+0x36>
  4046a8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4046ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4046b0:	f001 ffe0 	bl	406674 <__aeabi_fdiv>
  4046b4:	4639      	mov	r1, r7
  4046b6:	f001 ff29 	bl	40650c <__aeabi_fmul>
  4046ba:	4639      	mov	r1, r7
  4046bc:	f001 fe1e 	bl	4062fc <__addsf3>
  4046c0:	4601      	mov	r1, r0
  4046c2:	f001 fe1b 	bl	4062fc <__addsf3>
  4046c6:	493f      	ldr	r1, [pc, #252]	; (4047c4 <__ieee754_asinf+0x28c>)
  4046c8:	f001 fe18 	bl	4062fc <__addsf3>
  4046cc:	4601      	mov	r1, r0
  4046ce:	483e      	ldr	r0, [pc, #248]	; (4047c8 <__ieee754_asinf+0x290>)
  4046d0:	f001 fe12 	bl	4062f8 <__aeabi_fsub>
  4046d4:	e7e5      	b.n	4046a2 <__ieee754_asinf+0x16a>
  4046d6:	493c      	ldr	r1, [pc, #240]	; (4047c8 <__ieee754_asinf+0x290>)
  4046d8:	f001 ff18 	bl	40650c <__aeabi_fmul>
  4046dc:	4937      	ldr	r1, [pc, #220]	; (4047bc <__ieee754_asinf+0x284>)
  4046de:	4605      	mov	r5, r0
  4046e0:	4620      	mov	r0, r4
  4046e2:	f001 ff13 	bl	40650c <__aeabi_fmul>
  4046e6:	4601      	mov	r1, r0
  4046e8:	4628      	mov	r0, r5
  4046ea:	f001 fe07 	bl	4062fc <__addsf3>
  4046ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4046f2:	4601      	mov	r1, r0
  4046f4:	f001 ff0a 	bl	40650c <__aeabi_fmul>
  4046f8:	4925      	ldr	r1, [pc, #148]	; (404790 <__ieee754_asinf+0x258>)
  4046fa:	4605      	mov	r5, r0
  4046fc:	f001 ff06 	bl	40650c <__aeabi_fmul>
  404700:	4924      	ldr	r1, [pc, #144]	; (404794 <__ieee754_asinf+0x25c>)
  404702:	f001 fdfb 	bl	4062fc <__addsf3>
  404706:	4629      	mov	r1, r5
  404708:	f001 ff00 	bl	40650c <__aeabi_fmul>
  40470c:	4922      	ldr	r1, [pc, #136]	; (404798 <__ieee754_asinf+0x260>)
  40470e:	f001 fdf3 	bl	4062f8 <__aeabi_fsub>
  404712:	4629      	mov	r1, r5
  404714:	f001 fefa 	bl	40650c <__aeabi_fmul>
  404718:	4920      	ldr	r1, [pc, #128]	; (40479c <__ieee754_asinf+0x264>)
  40471a:	f001 fdef 	bl	4062fc <__addsf3>
  40471e:	4629      	mov	r1, r5
  404720:	f001 fef4 	bl	40650c <__aeabi_fmul>
  404724:	491e      	ldr	r1, [pc, #120]	; (4047a0 <__ieee754_asinf+0x268>)
  404726:	f001 fde7 	bl	4062f8 <__aeabi_fsub>
  40472a:	4629      	mov	r1, r5
  40472c:	f001 feee 	bl	40650c <__aeabi_fmul>
  404730:	491c      	ldr	r1, [pc, #112]	; (4047a4 <__ieee754_asinf+0x26c>)
  404732:	f001 fde3 	bl	4062fc <__addsf3>
  404736:	4629      	mov	r1, r5
  404738:	f001 fee8 	bl	40650c <__aeabi_fmul>
  40473c:	491a      	ldr	r1, [pc, #104]	; (4047a8 <__ieee754_asinf+0x270>)
  40473e:	4606      	mov	r6, r0
  404740:	4628      	mov	r0, r5
  404742:	f001 fee3 	bl	40650c <__aeabi_fmul>
  404746:	4919      	ldr	r1, [pc, #100]	; (4047ac <__ieee754_asinf+0x274>)
  404748:	f001 fdd6 	bl	4062f8 <__aeabi_fsub>
  40474c:	4629      	mov	r1, r5
  40474e:	f001 fedd 	bl	40650c <__aeabi_fmul>
  404752:	4917      	ldr	r1, [pc, #92]	; (4047b0 <__ieee754_asinf+0x278>)
  404754:	f001 fdd2 	bl	4062fc <__addsf3>
  404758:	4629      	mov	r1, r5
  40475a:	f001 fed7 	bl	40650c <__aeabi_fmul>
  40475e:	4915      	ldr	r1, [pc, #84]	; (4047b4 <__ieee754_asinf+0x27c>)
  404760:	f001 fdca 	bl	4062f8 <__aeabi_fsub>
  404764:	4629      	mov	r1, r5
  404766:	f001 fed1 	bl	40650c <__aeabi_fmul>
  40476a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40476e:	f001 fdc5 	bl	4062fc <__addsf3>
  404772:	4601      	mov	r1, r0
  404774:	4630      	mov	r0, r6
  404776:	f001 ff7d 	bl	406674 <__aeabi_fdiv>
  40477a:	4621      	mov	r1, r4
  40477c:	f001 fec6 	bl	40650c <__aeabi_fmul>
  404780:	4621      	mov	r1, r4
  404782:	f001 fdbb 	bl	4062fc <__addsf3>
  404786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40478a:	bf00      	nop
  40478c:	7149f2ca 	.word	0x7149f2ca
  404790:	3811ef08 	.word	0x3811ef08
  404794:	3a4f7f04 	.word	0x3a4f7f04
  404798:	3d241146 	.word	0x3d241146
  40479c:	3e4e0aa8 	.word	0x3e4e0aa8
  4047a0:	3ea6b090 	.word	0x3ea6b090
  4047a4:	3e2aaaab 	.word	0x3e2aaaab
  4047a8:	3d9dc62e 	.word	0x3d9dc62e
  4047ac:	3f303361 	.word	0x3f303361
  4047b0:	4001572d 	.word	0x4001572d
  4047b4:	4019d139 	.word	0x4019d139
  4047b8:	3f799999 	.word	0x3f799999
  4047bc:	b33bbd2e 	.word	0xb33bbd2e
  4047c0:	3f490fdb 	.word	0x3f490fdb
  4047c4:	333bbd2e 	.word	0x333bbd2e
  4047c8:	3fc90fdb 	.word	0x3fc90fdb

004047cc <__ieee754_atan2f>:
  4047cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4047ce:	460c      	mov	r4, r1
  4047d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4047d4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  4047d8:	4603      	mov	r3, r0
  4047da:	dc14      	bgt.n	404806 <__ieee754_atan2f+0x3a>
  4047dc:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
  4047e0:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  4047e4:	4607      	mov	r7, r0
  4047e6:	dc0e      	bgt.n	404806 <__ieee754_atan2f+0x3a>
  4047e8:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
  4047ec:	d03d      	beq.n	40486a <__ieee754_atan2f+0x9e>
  4047ee:	17a5      	asrs	r5, r4, #30
  4047f0:	f005 0502 	and.w	r5, r5, #2
  4047f4:	ea45 75d0 	orr.w	r5, r5, r0, lsr #31
  4047f8:	b956      	cbnz	r6, 404810 <__ieee754_atan2f+0x44>
  4047fa:	2d02      	cmp	r5, #2
  4047fc:	d030      	beq.n	404860 <__ieee754_atan2f+0x94>
  4047fe:	2d03      	cmp	r5, #3
  404800:	d130      	bne.n	404864 <__ieee754_atan2f+0x98>
  404802:	4832      	ldr	r0, [pc, #200]	; (4048cc <__ieee754_atan2f+0x100>)
  404804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404806:	4619      	mov	r1, r3
  404808:	4620      	mov	r0, r4
  40480a:	f001 fd77 	bl	4062fc <__addsf3>
  40480e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404810:	b301      	cbz	r1, 404854 <__ieee754_atan2f+0x88>
  404812:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  404816:	d02c      	beq.n	404872 <__ieee754_atan2f+0xa6>
  404818:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  40481c:	d01a      	beq.n	404854 <__ieee754_atan2f+0x88>
  40481e:	1a71      	subs	r1, r6, r1
  404820:	15c9      	asrs	r1, r1, #23
  404822:	293c      	cmp	r1, #60	; 0x3c
  404824:	dc1a      	bgt.n	40485c <__ieee754_atan2f+0x90>
  404826:	2c00      	cmp	r4, #0
  404828:	db39      	blt.n	40489e <__ieee754_atan2f+0xd2>
  40482a:	4621      	mov	r1, r4
  40482c:	4618      	mov	r0, r3
  40482e:	f001 ff21 	bl	406674 <__aeabi_fdiv>
  404832:	f000 fffd 	bl	405830 <fabsf>
  404836:	f000 fee5 	bl	405604 <atanf>
  40483a:	2d01      	cmp	r5, #1
  40483c:	d02c      	beq.n	404898 <__ieee754_atan2f+0xcc>
  40483e:	2d02      	cmp	r5, #2
  404840:	d022      	beq.n	404888 <__ieee754_atan2f+0xbc>
  404842:	2d00      	cmp	r5, #0
  404844:	d02f      	beq.n	4048a6 <__ieee754_atan2f+0xda>
  404846:	4922      	ldr	r1, [pc, #136]	; (4048d0 <__ieee754_atan2f+0x104>)
  404848:	f001 fd58 	bl	4062fc <__addsf3>
  40484c:	4921      	ldr	r1, [pc, #132]	; (4048d4 <__ieee754_atan2f+0x108>)
  40484e:	f001 fd53 	bl	4062f8 <__aeabi_fsub>
  404852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404854:	2f00      	cmp	r7, #0
  404856:	db06      	blt.n	404866 <__ieee754_atan2f+0x9a>
  404858:	481f      	ldr	r0, [pc, #124]	; (4048d8 <__ieee754_atan2f+0x10c>)
  40485a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40485c:	481e      	ldr	r0, [pc, #120]	; (4048d8 <__ieee754_atan2f+0x10c>)
  40485e:	e7ec      	b.n	40483a <__ieee754_atan2f+0x6e>
  404860:	481c      	ldr	r0, [pc, #112]	; (4048d4 <__ieee754_atan2f+0x108>)
  404862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404866:	481d      	ldr	r0, [pc, #116]	; (4048dc <__ieee754_atan2f+0x110>)
  404868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40486a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  40486e:	f000 bec9 	b.w	405604 <atanf>
  404872:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404876:	d017      	beq.n	4048a8 <__ieee754_atan2f+0xdc>
  404878:	2d02      	cmp	r5, #2
  40487a:	d0f1      	beq.n	404860 <__ieee754_atan2f+0x94>
  40487c:	2d03      	cmp	r5, #3
  40487e:	d0c0      	beq.n	404802 <__ieee754_atan2f+0x36>
  404880:	2d01      	cmp	r5, #1
  404882:	d019      	beq.n	4048b8 <__ieee754_atan2f+0xec>
  404884:	2000      	movs	r0, #0
  404886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404888:	4911      	ldr	r1, [pc, #68]	; (4048d0 <__ieee754_atan2f+0x104>)
  40488a:	f001 fd37 	bl	4062fc <__addsf3>
  40488e:	4601      	mov	r1, r0
  404890:	4810      	ldr	r0, [pc, #64]	; (4048d4 <__ieee754_atan2f+0x108>)
  404892:	f001 fd31 	bl	4062f8 <__aeabi_fsub>
  404896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404898:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40489c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40489e:	313c      	adds	r1, #60	; 0x3c
  4048a0:	dac3      	bge.n	40482a <__ieee754_atan2f+0x5e>
  4048a2:	2000      	movs	r0, #0
  4048a4:	e7c9      	b.n	40483a <__ieee754_atan2f+0x6e>
  4048a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4048a8:	2d02      	cmp	r5, #2
  4048aa:	d00c      	beq.n	4048c6 <__ieee754_atan2f+0xfa>
  4048ac:	2d03      	cmp	r5, #3
  4048ae:	d008      	beq.n	4048c2 <__ieee754_atan2f+0xf6>
  4048b0:	2d01      	cmp	r5, #1
  4048b2:	d004      	beq.n	4048be <__ieee754_atan2f+0xf2>
  4048b4:	480a      	ldr	r0, [pc, #40]	; (4048e0 <__ieee754_atan2f+0x114>)
  4048b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4048b8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  4048bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4048be:	4809      	ldr	r0, [pc, #36]	; (4048e4 <__ieee754_atan2f+0x118>)
  4048c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4048c2:	4809      	ldr	r0, [pc, #36]	; (4048e8 <__ieee754_atan2f+0x11c>)
  4048c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4048c6:	4809      	ldr	r0, [pc, #36]	; (4048ec <__ieee754_atan2f+0x120>)
  4048c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4048ca:	bf00      	nop
  4048cc:	c0490fdb 	.word	0xc0490fdb
  4048d0:	33bbbd2e 	.word	0x33bbbd2e
  4048d4:	40490fdb 	.word	0x40490fdb
  4048d8:	3fc90fdb 	.word	0x3fc90fdb
  4048dc:	bfc90fdb 	.word	0xbfc90fdb
  4048e0:	3f490fdb 	.word	0x3f490fdb
  4048e4:	bf490fdb 	.word	0xbf490fdb
  4048e8:	c016cbe4 	.word	0xc016cbe4
  4048ec:	4016cbe4 	.word	0x4016cbe4

004048f0 <__ieee754_rem_pio2f>:
  4048f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4048f4:	4aa8      	ldr	r2, [pc, #672]	; (404b98 <__ieee754_rem_pio2f+0x2a8>)
  4048f6:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
  4048fa:	4294      	cmp	r4, r2
  4048fc:	b089      	sub	sp, #36	; 0x24
  4048fe:	dd6e      	ble.n	4049de <__ieee754_rem_pio2f+0xee>
  404900:	4aa6      	ldr	r2, [pc, #664]	; (404b9c <__ieee754_rem_pio2f+0x2ac>)
  404902:	4294      	cmp	r4, r2
  404904:	4606      	mov	r6, r0
  404906:	460d      	mov	r5, r1
  404908:	dc1c      	bgt.n	404944 <__ieee754_rem_pio2f+0x54>
  40490a:	2800      	cmp	r0, #0
  40490c:	49a4      	ldr	r1, [pc, #656]	; (404ba0 <__ieee754_rem_pio2f+0x2b0>)
  40490e:	f340 80fc 	ble.w	404b0a <__ieee754_rem_pio2f+0x21a>
  404912:	f001 fcf1 	bl	4062f8 <__aeabi_fsub>
  404916:	4ba3      	ldr	r3, [pc, #652]	; (404ba4 <__ieee754_rem_pio2f+0x2b4>)
  404918:	f024 040f 	bic.w	r4, r4, #15
  40491c:	429c      	cmp	r4, r3
  40491e:	4606      	mov	r6, r0
  404920:	d06c      	beq.n	4049fc <__ieee754_rem_pio2f+0x10c>
  404922:	49a1      	ldr	r1, [pc, #644]	; (404ba8 <__ieee754_rem_pio2f+0x2b8>)
  404924:	f001 fce8 	bl	4062f8 <__aeabi_fsub>
  404928:	4601      	mov	r1, r0
  40492a:	6028      	str	r0, [r5, #0]
  40492c:	4630      	mov	r0, r6
  40492e:	f001 fce3 	bl	4062f8 <__aeabi_fsub>
  404932:	499d      	ldr	r1, [pc, #628]	; (404ba8 <__ieee754_rem_pio2f+0x2b8>)
  404934:	f001 fce0 	bl	4062f8 <__aeabi_fsub>
  404938:	2701      	movs	r7, #1
  40493a:	6068      	str	r0, [r5, #4]
  40493c:	4638      	mov	r0, r7
  40493e:	b009      	add	sp, #36	; 0x24
  404940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404944:	4a99      	ldr	r2, [pc, #612]	; (404bac <__ieee754_rem_pio2f+0x2bc>)
  404946:	4294      	cmp	r4, r2
  404948:	dd6a      	ble.n	404a20 <__ieee754_rem_pio2f+0x130>
  40494a:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
  40494e:	da4e      	bge.n	4049ee <__ieee754_rem_pio2f+0xfe>
  404950:	15e7      	asrs	r7, r4, #23
  404952:	3f86      	subs	r7, #134	; 0x86
  404954:	eba4 54c7 	sub.w	r4, r4, r7, lsl #23
  404958:	4620      	mov	r0, r4
  40495a:	f001 ffb3 	bl	4068c4 <__aeabi_f2iz>
  40495e:	f001 fd81 	bl	406464 <__aeabi_i2f>
  404962:	4603      	mov	r3, r0
  404964:	4601      	mov	r1, r0
  404966:	4620      	mov	r0, r4
  404968:	9305      	str	r3, [sp, #20]
  40496a:	f001 fcc5 	bl	4062f8 <__aeabi_fsub>
  40496e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  404972:	f001 fdcb 	bl	40650c <__aeabi_fmul>
  404976:	4680      	mov	r8, r0
  404978:	f001 ffa4 	bl	4068c4 <__aeabi_f2iz>
  40497c:	f001 fd72 	bl	406464 <__aeabi_i2f>
  404980:	4601      	mov	r1, r0
  404982:	4604      	mov	r4, r0
  404984:	4640      	mov	r0, r8
  404986:	9406      	str	r4, [sp, #24]
  404988:	f001 fcb6 	bl	4062f8 <__aeabi_fsub>
  40498c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  404990:	f001 fdbc 	bl	40650c <__aeabi_fmul>
  404994:	2100      	movs	r1, #0
  404996:	9007      	str	r0, [sp, #28]
  404998:	f001 ff4c 	bl	406834 <__aeabi_fcmpeq>
  40499c:	2800      	cmp	r0, #0
  40499e:	f000 80cb 	beq.w	404b38 <__ieee754_rem_pio2f+0x248>
  4049a2:	4620      	mov	r0, r4
  4049a4:	2100      	movs	r1, #0
  4049a6:	f001 ff45 	bl	406834 <__aeabi_fcmpeq>
  4049aa:	2800      	cmp	r0, #0
  4049ac:	bf14      	ite	ne
  4049ae:	2301      	movne	r3, #1
  4049b0:	2302      	moveq	r3, #2
  4049b2:	4a7f      	ldr	r2, [pc, #508]	; (404bb0 <__ieee754_rem_pio2f+0x2c0>)
  4049b4:	9201      	str	r2, [sp, #4]
  4049b6:	2102      	movs	r1, #2
  4049b8:	463a      	mov	r2, r7
  4049ba:	9100      	str	r1, [sp, #0]
  4049bc:	a805      	add	r0, sp, #20
  4049be:	4629      	mov	r1, r5
  4049c0:	f000 fa1c 	bl	404dfc <__kernel_rem_pio2f>
  4049c4:	2e00      	cmp	r6, #0
  4049c6:	4607      	mov	r7, r0
  4049c8:	da0d      	bge.n	4049e6 <__ieee754_rem_pio2f+0xf6>
  4049ca:	e895 000c 	ldmia.w	r5, {r2, r3}
  4049ce:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  4049d2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4049d6:	4247      	negs	r7, r0
  4049d8:	602a      	str	r2, [r5, #0]
  4049da:	606b      	str	r3, [r5, #4]
  4049dc:	e003      	b.n	4049e6 <__ieee754_rem_pio2f+0xf6>
  4049de:	2200      	movs	r2, #0
  4049e0:	6008      	str	r0, [r1, #0]
  4049e2:	604a      	str	r2, [r1, #4]
  4049e4:	2700      	movs	r7, #0
  4049e6:	4638      	mov	r0, r7
  4049e8:	b009      	add	sp, #36	; 0x24
  4049ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049ee:	4601      	mov	r1, r0
  4049f0:	f001 fc82 	bl	4062f8 <__aeabi_fsub>
  4049f4:	2700      	movs	r7, #0
  4049f6:	6068      	str	r0, [r5, #4]
  4049f8:	6028      	str	r0, [r5, #0]
  4049fa:	e7f4      	b.n	4049e6 <__ieee754_rem_pio2f+0xf6>
  4049fc:	496d      	ldr	r1, [pc, #436]	; (404bb4 <__ieee754_rem_pio2f+0x2c4>)
  4049fe:	f001 fc7b 	bl	4062f8 <__aeabi_fsub>
  404a02:	496d      	ldr	r1, [pc, #436]	; (404bb8 <__ieee754_rem_pio2f+0x2c8>)
  404a04:	4604      	mov	r4, r0
  404a06:	f001 fc77 	bl	4062f8 <__aeabi_fsub>
  404a0a:	4601      	mov	r1, r0
  404a0c:	6028      	str	r0, [r5, #0]
  404a0e:	4620      	mov	r0, r4
  404a10:	f001 fc72 	bl	4062f8 <__aeabi_fsub>
  404a14:	4968      	ldr	r1, [pc, #416]	; (404bb8 <__ieee754_rem_pio2f+0x2c8>)
  404a16:	f001 fc6f 	bl	4062f8 <__aeabi_fsub>
  404a1a:	2701      	movs	r7, #1
  404a1c:	6068      	str	r0, [r5, #4]
  404a1e:	e7e2      	b.n	4049e6 <__ieee754_rem_pio2f+0xf6>
  404a20:	f000 ff06 	bl	405830 <fabsf>
  404a24:	4965      	ldr	r1, [pc, #404]	; (404bbc <__ieee754_rem_pio2f+0x2cc>)
  404a26:	4680      	mov	r8, r0
  404a28:	f001 fd70 	bl	40650c <__aeabi_fmul>
  404a2c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404a30:	f001 fc64 	bl	4062fc <__addsf3>
  404a34:	f001 ff46 	bl	4068c4 <__aeabi_f2iz>
  404a38:	4607      	mov	r7, r0
  404a3a:	f001 fd13 	bl	406464 <__aeabi_i2f>
  404a3e:	4958      	ldr	r1, [pc, #352]	; (404ba0 <__ieee754_rem_pio2f+0x2b0>)
  404a40:	4683      	mov	fp, r0
  404a42:	f001 fd63 	bl	40650c <__aeabi_fmul>
  404a46:	4601      	mov	r1, r0
  404a48:	4640      	mov	r0, r8
  404a4a:	f001 fc55 	bl	4062f8 <__aeabi_fsub>
  404a4e:	4956      	ldr	r1, [pc, #344]	; (404ba8 <__ieee754_rem_pio2f+0x2b8>)
  404a50:	4681      	mov	r9, r0
  404a52:	4658      	mov	r0, fp
  404a54:	f001 fd5a 	bl	40650c <__aeabi_fmul>
  404a58:	2f1f      	cmp	r7, #31
  404a5a:	4682      	mov	sl, r0
  404a5c:	dc21      	bgt.n	404aa2 <__ieee754_rem_pio2f+0x1b2>
  404a5e:	4a58      	ldr	r2, [pc, #352]	; (404bc0 <__ieee754_rem_pio2f+0x2d0>)
  404a60:	1e79      	subs	r1, r7, #1
  404a62:	f024 03ff 	bic.w	r3, r4, #255	; 0xff
  404a66:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  404a6a:	4293      	cmp	r3, r2
  404a6c:	d019      	beq.n	404aa2 <__ieee754_rem_pio2f+0x1b2>
  404a6e:	4651      	mov	r1, sl
  404a70:	4648      	mov	r0, r9
  404a72:	f001 fc41 	bl	4062f8 <__aeabi_fsub>
  404a76:	4680      	mov	r8, r0
  404a78:	f8c5 8000 	str.w	r8, [r5]
  404a7c:	4641      	mov	r1, r8
  404a7e:	4648      	mov	r0, r9
  404a80:	f001 fc3a 	bl	4062f8 <__aeabi_fsub>
  404a84:	4651      	mov	r1, sl
  404a86:	f001 fc37 	bl	4062f8 <__aeabi_fsub>
  404a8a:	2e00      	cmp	r6, #0
  404a8c:	6068      	str	r0, [r5, #4]
  404a8e:	daaa      	bge.n	4049e6 <__ieee754_rem_pio2f+0xf6>
  404a90:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
  404a94:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404a98:	f8c5 8000 	str.w	r8, [r5]
  404a9c:	6068      	str	r0, [r5, #4]
  404a9e:	427f      	negs	r7, r7
  404aa0:	e7a1      	b.n	4049e6 <__ieee754_rem_pio2f+0xf6>
  404aa2:	4651      	mov	r1, sl
  404aa4:	4648      	mov	r0, r9
  404aa6:	f001 fc27 	bl	4062f8 <__aeabi_fsub>
  404aaa:	15e2      	asrs	r2, r4, #23
  404aac:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  404ab0:	1ad3      	subs	r3, r2, r3
  404ab2:	2b08      	cmp	r3, #8
  404ab4:	4680      	mov	r8, r0
  404ab6:	dddf      	ble.n	404a78 <__ieee754_rem_pio2f+0x188>
  404ab8:	493e      	ldr	r1, [pc, #248]	; (404bb4 <__ieee754_rem_pio2f+0x2c4>)
  404aba:	9203      	str	r2, [sp, #12]
  404abc:	4658      	mov	r0, fp
  404abe:	f001 fd25 	bl	40650c <__aeabi_fmul>
  404ac2:	4680      	mov	r8, r0
  404ac4:	4601      	mov	r1, r0
  404ac6:	4648      	mov	r0, r9
  404ac8:	f001 fc16 	bl	4062f8 <__aeabi_fsub>
  404acc:	4601      	mov	r1, r0
  404ace:	4604      	mov	r4, r0
  404ad0:	4648      	mov	r0, r9
  404ad2:	f001 fc11 	bl	4062f8 <__aeabi_fsub>
  404ad6:	4641      	mov	r1, r8
  404ad8:	f001 fc0e 	bl	4062f8 <__aeabi_fsub>
  404adc:	4936      	ldr	r1, [pc, #216]	; (404bb8 <__ieee754_rem_pio2f+0x2c8>)
  404ade:	4680      	mov	r8, r0
  404ae0:	4658      	mov	r0, fp
  404ae2:	f001 fd13 	bl	40650c <__aeabi_fmul>
  404ae6:	4641      	mov	r1, r8
  404ae8:	f001 fc06 	bl	4062f8 <__aeabi_fsub>
  404aec:	4601      	mov	r1, r0
  404aee:	4682      	mov	sl, r0
  404af0:	4620      	mov	r0, r4
  404af2:	f001 fc01 	bl	4062f8 <__aeabi_fsub>
  404af6:	9a03      	ldr	r2, [sp, #12]
  404af8:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  404afc:	1ad2      	subs	r2, r2, r3
  404afe:	2a19      	cmp	r2, #25
  404b00:	4680      	mov	r8, r0
  404b02:	dc2e      	bgt.n	404b62 <__ieee754_rem_pio2f+0x272>
  404b04:	6028      	str	r0, [r5, #0]
  404b06:	46a1      	mov	r9, r4
  404b08:	e7b8      	b.n	404a7c <__ieee754_rem_pio2f+0x18c>
  404b0a:	f001 fbf7 	bl	4062fc <__addsf3>
  404b0e:	4b25      	ldr	r3, [pc, #148]	; (404ba4 <__ieee754_rem_pio2f+0x2b4>)
  404b10:	f024 040f 	bic.w	r4, r4, #15
  404b14:	429c      	cmp	r4, r3
  404b16:	4606      	mov	r6, r0
  404b18:	d010      	beq.n	404b3c <__ieee754_rem_pio2f+0x24c>
  404b1a:	4923      	ldr	r1, [pc, #140]	; (404ba8 <__ieee754_rem_pio2f+0x2b8>)
  404b1c:	f001 fbee 	bl	4062fc <__addsf3>
  404b20:	4601      	mov	r1, r0
  404b22:	6028      	str	r0, [r5, #0]
  404b24:	4630      	mov	r0, r6
  404b26:	f001 fbe7 	bl	4062f8 <__aeabi_fsub>
  404b2a:	491f      	ldr	r1, [pc, #124]	; (404ba8 <__ieee754_rem_pio2f+0x2b8>)
  404b2c:	f001 fbe6 	bl	4062fc <__addsf3>
  404b30:	f04f 37ff 	mov.w	r7, #4294967295
  404b34:	6068      	str	r0, [r5, #4]
  404b36:	e756      	b.n	4049e6 <__ieee754_rem_pio2f+0xf6>
  404b38:	2303      	movs	r3, #3
  404b3a:	e73a      	b.n	4049b2 <__ieee754_rem_pio2f+0xc2>
  404b3c:	491d      	ldr	r1, [pc, #116]	; (404bb4 <__ieee754_rem_pio2f+0x2c4>)
  404b3e:	f001 fbdd 	bl	4062fc <__addsf3>
  404b42:	491d      	ldr	r1, [pc, #116]	; (404bb8 <__ieee754_rem_pio2f+0x2c8>)
  404b44:	4604      	mov	r4, r0
  404b46:	f001 fbd9 	bl	4062fc <__addsf3>
  404b4a:	4601      	mov	r1, r0
  404b4c:	6028      	str	r0, [r5, #0]
  404b4e:	4620      	mov	r0, r4
  404b50:	f001 fbd2 	bl	4062f8 <__aeabi_fsub>
  404b54:	4918      	ldr	r1, [pc, #96]	; (404bb8 <__ieee754_rem_pio2f+0x2c8>)
  404b56:	f001 fbd1 	bl	4062fc <__addsf3>
  404b5a:	f04f 37ff 	mov.w	r7, #4294967295
  404b5e:	6068      	str	r0, [r5, #4]
  404b60:	e741      	b.n	4049e6 <__ieee754_rem_pio2f+0xf6>
  404b62:	4918      	ldr	r1, [pc, #96]	; (404bc4 <__ieee754_rem_pio2f+0x2d4>)
  404b64:	4658      	mov	r0, fp
  404b66:	f001 fcd1 	bl	40650c <__aeabi_fmul>
  404b6a:	4601      	mov	r1, r0
  404b6c:	4680      	mov	r8, r0
  404b6e:	4620      	mov	r0, r4
  404b70:	f001 fbc2 	bl	4062f8 <__aeabi_fsub>
  404b74:	4601      	mov	r1, r0
  404b76:	4681      	mov	r9, r0
  404b78:	4620      	mov	r0, r4
  404b7a:	f001 fbbd 	bl	4062f8 <__aeabi_fsub>
  404b7e:	4641      	mov	r1, r8
  404b80:	f001 fbba 	bl	4062f8 <__aeabi_fsub>
  404b84:	4910      	ldr	r1, [pc, #64]	; (404bc8 <__ieee754_rem_pio2f+0x2d8>)
  404b86:	4604      	mov	r4, r0
  404b88:	4658      	mov	r0, fp
  404b8a:	f001 fcbf 	bl	40650c <__aeabi_fmul>
  404b8e:	4621      	mov	r1, r4
  404b90:	f001 fbb2 	bl	4062f8 <__aeabi_fsub>
  404b94:	4682      	mov	sl, r0
  404b96:	e76a      	b.n	404a6e <__ieee754_rem_pio2f+0x17e>
  404b98:	3f490fd8 	.word	0x3f490fd8
  404b9c:	4016cbe3 	.word	0x4016cbe3
  404ba0:	3fc90f80 	.word	0x3fc90f80
  404ba4:	3fc90fd0 	.word	0x3fc90fd0
  404ba8:	37354443 	.word	0x37354443
  404bac:	43490f80 	.word	0x43490f80
  404bb0:	0040baa8 	.word	0x0040baa8
  404bb4:	37354400 	.word	0x37354400
  404bb8:	2e85a308 	.word	0x2e85a308
  404bbc:	3f22f984 	.word	0x3f22f984
  404bc0:	0040ba28 	.word	0x0040ba28
  404bc4:	2e85a300 	.word	0x2e85a300
  404bc8:	248d3132 	.word	0x248d3132

00404bcc <__ieee754_sqrtf>:
  404bcc:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  404bd0:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  404bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404bd6:	4604      	mov	r4, r0
  404bd8:	d22e      	bcs.n	404c38 <__ieee754_sqrtf+0x6c>
  404bda:	b362      	cbz	r2, 404c36 <__ieee754_sqrtf+0x6a>
  404bdc:	2800      	cmp	r0, #0
  404bde:	4603      	mov	r3, r0
  404be0:	db3d      	blt.n	404c5e <__ieee754_sqrtf+0x92>
  404be2:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  404be6:	ea4f 50e0 	mov.w	r0, r0, asr #23
  404bea:	d32c      	bcc.n	404c46 <__ieee754_sqrtf+0x7a>
  404bec:	387f      	subs	r0, #127	; 0x7f
  404bee:	f3c3 0316 	ubfx	r3, r3, #0, #23
  404bf2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  404bf6:	07c2      	lsls	r2, r0, #31
  404bf8:	bf48      	it	mi
  404bfa:	005b      	lslmi	r3, r3, #1
  404bfc:	2600      	movs	r6, #0
  404bfe:	1047      	asrs	r7, r0, #1
  404c00:	005b      	lsls	r3, r3, #1
  404c02:	4631      	mov	r1, r6
  404c04:	2419      	movs	r4, #25
  404c06:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  404c0a:	188d      	adds	r5, r1, r2
  404c0c:	429d      	cmp	r5, r3
  404c0e:	dc02      	bgt.n	404c16 <__ieee754_sqrtf+0x4a>
  404c10:	1b5b      	subs	r3, r3, r5
  404c12:	18a9      	adds	r1, r5, r2
  404c14:	4416      	add	r6, r2
  404c16:	3c01      	subs	r4, #1
  404c18:	ea4f 0343 	mov.w	r3, r3, lsl #1
  404c1c:	ea4f 0252 	mov.w	r2, r2, lsr #1
  404c20:	d1f3      	bne.n	404c0a <__ieee754_sqrtf+0x3e>
  404c22:	b113      	cbz	r3, 404c2a <__ieee754_sqrtf+0x5e>
  404c24:	3601      	adds	r6, #1
  404c26:	f026 0601 	bic.w	r6, r6, #1
  404c2a:	1070      	asrs	r0, r6, #1
  404c2c:	f100 507c 	add.w	r0, r0, #1056964608	; 0x3f000000
  404c30:	eb00 50c7 	add.w	r0, r0, r7, lsl #23
  404c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c38:	4601      	mov	r1, r0
  404c3a:	f001 fc67 	bl	40650c <__aeabi_fmul>
  404c3e:	4621      	mov	r1, r4
  404c40:	f001 fb5c 	bl	4062fc <__addsf3>
  404c44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c46:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  404c4a:	d001      	beq.n	404c50 <__ieee754_sqrtf+0x84>
  404c4c:	e00e      	b.n	404c6c <__ieee754_sqrtf+0xa0>
  404c4e:	460a      	mov	r2, r1
  404c50:	005b      	lsls	r3, r3, #1
  404c52:	021c      	lsls	r4, r3, #8
  404c54:	f102 0101 	add.w	r1, r2, #1
  404c58:	d5f9      	bpl.n	404c4e <__ieee754_sqrtf+0x82>
  404c5a:	1a80      	subs	r0, r0, r2
  404c5c:	e7c6      	b.n	404bec <__ieee754_sqrtf+0x20>
  404c5e:	4601      	mov	r1, r0
  404c60:	f001 fb4a 	bl	4062f8 <__aeabi_fsub>
  404c64:	4601      	mov	r1, r0
  404c66:	f001 fd05 	bl	406674 <__aeabi_fdiv>
  404c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c6c:	f04f 32ff 	mov.w	r2, #4294967295
  404c70:	e7f3      	b.n	404c5a <__ieee754_sqrtf+0x8e>
  404c72:	bf00      	nop

00404c74 <__kernel_cosf>:
  404c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404c78:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
  404c7c:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
  404c80:	4606      	mov	r6, r0
  404c82:	460f      	mov	r7, r1
  404c84:	da49      	bge.n	404d1a <__kernel_cosf+0xa6>
  404c86:	f001 fe1d 	bl	4068c4 <__aeabi_f2iz>
  404c8a:	2800      	cmp	r0, #0
  404c8c:	f000 809d 	beq.w	404dca <__kernel_cosf+0x156>
  404c90:	4631      	mov	r1, r6
  404c92:	4630      	mov	r0, r6
  404c94:	f001 fc3a 	bl	40650c <__aeabi_fmul>
  404c98:	494e      	ldr	r1, [pc, #312]	; (404dd4 <__kernel_cosf+0x160>)
  404c9a:	4605      	mov	r5, r0
  404c9c:	f001 fc36 	bl	40650c <__aeabi_fmul>
  404ca0:	494d      	ldr	r1, [pc, #308]	; (404dd8 <__kernel_cosf+0x164>)
  404ca2:	f001 fb2b 	bl	4062fc <__addsf3>
  404ca6:	4629      	mov	r1, r5
  404ca8:	f001 fc30 	bl	40650c <__aeabi_fmul>
  404cac:	494b      	ldr	r1, [pc, #300]	; (404ddc <__kernel_cosf+0x168>)
  404cae:	f001 fb23 	bl	4062f8 <__aeabi_fsub>
  404cb2:	4629      	mov	r1, r5
  404cb4:	f001 fc2a 	bl	40650c <__aeabi_fmul>
  404cb8:	4949      	ldr	r1, [pc, #292]	; (404de0 <__kernel_cosf+0x16c>)
  404cba:	f001 fb1f 	bl	4062fc <__addsf3>
  404cbe:	4629      	mov	r1, r5
  404cc0:	f001 fc24 	bl	40650c <__aeabi_fmul>
  404cc4:	4947      	ldr	r1, [pc, #284]	; (404de4 <__kernel_cosf+0x170>)
  404cc6:	f001 fb17 	bl	4062f8 <__aeabi_fsub>
  404cca:	4629      	mov	r1, r5
  404ccc:	f001 fc1e 	bl	40650c <__aeabi_fmul>
  404cd0:	4945      	ldr	r1, [pc, #276]	; (404de8 <__kernel_cosf+0x174>)
  404cd2:	f001 fb13 	bl	4062fc <__addsf3>
  404cd6:	4629      	mov	r1, r5
  404cd8:	f001 fc18 	bl	40650c <__aeabi_fmul>
  404cdc:	4680      	mov	r8, r0
  404cde:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404ce2:	4628      	mov	r0, r5
  404ce4:	f001 fc12 	bl	40650c <__aeabi_fmul>
  404ce8:	4641      	mov	r1, r8
  404cea:	4604      	mov	r4, r0
  404cec:	4628      	mov	r0, r5
  404cee:	f001 fc0d 	bl	40650c <__aeabi_fmul>
  404cf2:	4639      	mov	r1, r7
  404cf4:	4605      	mov	r5, r0
  404cf6:	4630      	mov	r0, r6
  404cf8:	f001 fc08 	bl	40650c <__aeabi_fmul>
  404cfc:	4601      	mov	r1, r0
  404cfe:	4628      	mov	r0, r5
  404d00:	f001 fafa 	bl	4062f8 <__aeabi_fsub>
  404d04:	4601      	mov	r1, r0
  404d06:	4620      	mov	r0, r4
  404d08:	f001 faf6 	bl	4062f8 <__aeabi_fsub>
  404d0c:	4601      	mov	r1, r0
  404d0e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404d12:	f001 faf1 	bl	4062f8 <__aeabi_fsub>
  404d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404d1a:	4601      	mov	r1, r0
  404d1c:	f001 fbf6 	bl	40650c <__aeabi_fmul>
  404d20:	492c      	ldr	r1, [pc, #176]	; (404dd4 <__kernel_cosf+0x160>)
  404d22:	4605      	mov	r5, r0
  404d24:	f001 fbf2 	bl	40650c <__aeabi_fmul>
  404d28:	492b      	ldr	r1, [pc, #172]	; (404dd8 <__kernel_cosf+0x164>)
  404d2a:	f001 fae7 	bl	4062fc <__addsf3>
  404d2e:	4629      	mov	r1, r5
  404d30:	f001 fbec 	bl	40650c <__aeabi_fmul>
  404d34:	4929      	ldr	r1, [pc, #164]	; (404ddc <__kernel_cosf+0x168>)
  404d36:	f001 fadf 	bl	4062f8 <__aeabi_fsub>
  404d3a:	4629      	mov	r1, r5
  404d3c:	f001 fbe6 	bl	40650c <__aeabi_fmul>
  404d40:	4927      	ldr	r1, [pc, #156]	; (404de0 <__kernel_cosf+0x16c>)
  404d42:	f001 fadb 	bl	4062fc <__addsf3>
  404d46:	4629      	mov	r1, r5
  404d48:	f001 fbe0 	bl	40650c <__aeabi_fmul>
  404d4c:	4925      	ldr	r1, [pc, #148]	; (404de4 <__kernel_cosf+0x170>)
  404d4e:	f001 fad3 	bl	4062f8 <__aeabi_fsub>
  404d52:	4629      	mov	r1, r5
  404d54:	f001 fbda 	bl	40650c <__aeabi_fmul>
  404d58:	4923      	ldr	r1, [pc, #140]	; (404de8 <__kernel_cosf+0x174>)
  404d5a:	f001 facf 	bl	4062fc <__addsf3>
  404d5e:	4629      	mov	r1, r5
  404d60:	f001 fbd4 	bl	40650c <__aeabi_fmul>
  404d64:	4b21      	ldr	r3, [pc, #132]	; (404dec <__kernel_cosf+0x178>)
  404d66:	429c      	cmp	r4, r3
  404d68:	4680      	mov	r8, r0
  404d6a:	ddb8      	ble.n	404cde <__kernel_cosf+0x6a>
  404d6c:	4b20      	ldr	r3, [pc, #128]	; (404df0 <__kernel_cosf+0x17c>)
  404d6e:	429c      	cmp	r4, r3
  404d70:	dc27      	bgt.n	404dc2 <__kernel_cosf+0x14e>
  404d72:	f104 447f 	add.w	r4, r4, #4278190080	; 0xff000000
  404d76:	4621      	mov	r1, r4
  404d78:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404d7c:	f001 fabc 	bl	4062f8 <__aeabi_fsub>
  404d80:	4681      	mov	r9, r0
  404d82:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404d86:	4628      	mov	r0, r5
  404d88:	f001 fbc0 	bl	40650c <__aeabi_fmul>
  404d8c:	4621      	mov	r1, r4
  404d8e:	f001 fab3 	bl	4062f8 <__aeabi_fsub>
  404d92:	4641      	mov	r1, r8
  404d94:	4604      	mov	r4, r0
  404d96:	4628      	mov	r0, r5
  404d98:	f001 fbb8 	bl	40650c <__aeabi_fmul>
  404d9c:	4639      	mov	r1, r7
  404d9e:	4605      	mov	r5, r0
  404da0:	4630      	mov	r0, r6
  404da2:	f001 fbb3 	bl	40650c <__aeabi_fmul>
  404da6:	4601      	mov	r1, r0
  404da8:	4628      	mov	r0, r5
  404daa:	f001 faa5 	bl	4062f8 <__aeabi_fsub>
  404dae:	4601      	mov	r1, r0
  404db0:	4620      	mov	r0, r4
  404db2:	f001 faa1 	bl	4062f8 <__aeabi_fsub>
  404db6:	4601      	mov	r1, r0
  404db8:	4648      	mov	r0, r9
  404dba:	f001 fa9d 	bl	4062f8 <__aeabi_fsub>
  404dbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404dc2:	f8df 9034 	ldr.w	r9, [pc, #52]	; 404df8 <__kernel_cosf+0x184>
  404dc6:	4c0b      	ldr	r4, [pc, #44]	; (404df4 <__kernel_cosf+0x180>)
  404dc8:	e7db      	b.n	404d82 <__kernel_cosf+0x10e>
  404dca:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404dce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404dd2:	bf00      	nop
  404dd4:	ad47d74e 	.word	0xad47d74e
  404dd8:	310f74f6 	.word	0x310f74f6
  404ddc:	3493f27c 	.word	0x3493f27c
  404de0:	37d00d01 	.word	0x37d00d01
  404de4:	3ab60b61 	.word	0x3ab60b61
  404de8:	3d2aaaab 	.word	0x3d2aaaab
  404dec:	3e999999 	.word	0x3e999999
  404df0:	3f480000 	.word	0x3f480000
  404df4:	3e900000 	.word	0x3e900000
  404df8:	3f380000 	.word	0x3f380000

00404dfc <__kernel_rem_pio2f>:
  404dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404e00:	b0dd      	sub	sp, #372	; 0x174
  404e02:	4c90      	ldr	r4, [pc, #576]	; (405044 <__kernel_rem_pio2f+0x248>)
  404e04:	9308      	str	r3, [sp, #32]
  404e06:	3b01      	subs	r3, #1
  404e08:	9301      	str	r3, [sp, #4]
  404e0a:	1ed3      	subs	r3, r2, #3
  404e0c:	bf48      	it	mi
  404e0e:	1d13      	addmi	r3, r2, #4
  404e10:	9d66      	ldr	r5, [sp, #408]	; 0x198
  404e12:	9107      	str	r1, [sp, #28]
  404e14:	10db      	asrs	r3, r3, #3
  404e16:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404e1a:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
  404e1e:	9309      	str	r3, [sp, #36]	; 0x24
  404e20:	4619      	mov	r1, r3
  404e22:	3301      	adds	r3, #1
  404e24:	eba2 03c3 	sub.w	r3, r2, r3, lsl #3
  404e28:	9405      	str	r4, [sp, #20]
  404e2a:	9a01      	ldr	r2, [sp, #4]
  404e2c:	9304      	str	r3, [sp, #16]
  404e2e:	9b05      	ldr	r3, [sp, #20]
  404e30:	9002      	str	r0, [sp, #8]
  404e32:	189c      	adds	r4, r3, r2
  404e34:	eba1 0602 	sub.w	r6, r1, r2
  404e38:	d417      	bmi.n	404e6a <__kernel_rem_pio2f+0x6e>
  404e3a:	4434      	add	r4, r6
  404e3c:	2500      	movs	r5, #0
  404e3e:	3401      	adds	r4, #1
  404e40:	af1f      	add	r7, sp, #124	; 0x7c
  404e42:	f8dd 819c 	ldr.w	r8, [sp, #412]	; 0x19c
  404e46:	e008      	b.n	404e5a <__kernel_rem_pio2f+0x5e>
  404e48:	f858 0026 	ldr.w	r0, [r8, r6, lsl #2]
  404e4c:	f001 fb0a 	bl	406464 <__aeabi_i2f>
  404e50:	3601      	adds	r6, #1
  404e52:	42a6      	cmp	r6, r4
  404e54:	f847 0f04 	str.w	r0, [r7, #4]!
  404e58:	d007      	beq.n	404e6a <__kernel_rem_pio2f+0x6e>
  404e5a:	2e00      	cmp	r6, #0
  404e5c:	daf4      	bge.n	404e48 <__kernel_rem_pio2f+0x4c>
  404e5e:	3601      	adds	r6, #1
  404e60:	4628      	mov	r0, r5
  404e62:	42a6      	cmp	r6, r4
  404e64:	f847 0f04 	str.w	r0, [r7, #4]!
  404e68:	d1f7      	bne.n	404e5a <__kernel_rem_pio2f+0x5e>
  404e6a:	9b05      	ldr	r3, [sp, #20]
  404e6c:	2b00      	cmp	r3, #0
  404e6e:	db28      	blt.n	404ec2 <__kernel_rem_pio2f+0xc6>
  404e70:	9b08      	ldr	r3, [sp, #32]
  404e72:	009e      	lsls	r6, r3, #2
  404e74:	9b02      	ldr	r3, [sp, #8]
  404e76:	1f35      	subs	r5, r6, #4
  404e78:	441d      	add	r5, r3
  404e7a:	ab20      	add	r3, sp, #128	; 0x80
  404e7c:	441e      	add	r6, r3
  404e7e:	9b05      	ldr	r3, [sp, #20]
  404e80:	aa48      	add	r2, sp, #288	; 0x120
  404e82:	f04f 0900 	mov.w	r9, #0
  404e86:	eb02 0883 	add.w	r8, r2, r3, lsl #2
  404e8a:	af47      	add	r7, sp, #284	; 0x11c
  404e8c:	9b01      	ldr	r3, [sp, #4]
  404e8e:	2b00      	cmp	r3, #0
  404e90:	f2c0 82b9 	blt.w	405406 <__kernel_rem_pio2f+0x60a>
  404e94:	9b02      	ldr	r3, [sp, #8]
  404e96:	46b3      	mov	fp, r6
  404e98:	1f1c      	subs	r4, r3, #4
  404e9a:	46ca      	mov	sl, r9
  404e9c:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
  404ea0:	f854 0f04 	ldr.w	r0, [r4, #4]!
  404ea4:	f001 fb32 	bl	40650c <__aeabi_fmul>
  404ea8:	4601      	mov	r1, r0
  404eaa:	4650      	mov	r0, sl
  404eac:	f001 fa26 	bl	4062fc <__addsf3>
  404eb0:	42ac      	cmp	r4, r5
  404eb2:	4682      	mov	sl, r0
  404eb4:	d1f2      	bne.n	404e9c <__kernel_rem_pio2f+0xa0>
  404eb6:	f847 af04 	str.w	sl, [r7, #4]!
  404eba:	4547      	cmp	r7, r8
  404ebc:	f106 0604 	add.w	r6, r6, #4
  404ec0:	d1e4      	bne.n	404e8c <__kernel_rem_pio2f+0x90>
  404ec2:	9805      	ldr	r0, [sp, #20]
  404ec4:	9908      	ldr	r1, [sp, #32]
  404ec6:	9c02      	ldr	r4, [sp, #8]
  404ec8:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
  404ecc:	4603      	mov	r3, r0
  404ece:	4413      	add	r3, r2
  404ed0:	009b      	lsls	r3, r3, #2
  404ed2:	440a      	add	r2, r1
  404ed4:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
  404ed8:	1f19      	subs	r1, r3, #4
  404eda:	eb04 0582 	add.w	r5, r4, r2, lsl #2
  404ede:	4453      	add	r3, sl
  404ee0:	eb0a 0201 	add.w	r2, sl, r1
  404ee4:	920a      	str	r2, [sp, #40]	; 0x28
  404ee6:	930b      	str	r3, [sp, #44]	; 0x2c
  404ee8:	4680      	mov	r8, r0
  404eea:	ea4f 0388 	mov.w	r3, r8, lsl #2
  404eee:	aa5c      	add	r2, sp, #368	; 0x170
  404ef0:	9303      	str	r3, [sp, #12]
  404ef2:	18d3      	adds	r3, r2, r3
  404ef4:	f1b8 0f00 	cmp.w	r8, #0
  404ef8:	f853 9c50 	ldr.w	r9, [r3, #-80]
  404efc:	dd22      	ble.n	404f44 <__kernel_rem_pio2f+0x148>
  404efe:	eb02 0488 	add.w	r4, r2, r8, lsl #2
  404f02:	3c54      	subs	r4, #84	; 0x54
  404f04:	ae0b      	add	r6, sp, #44	; 0x2c
  404f06:	af47      	add	r7, sp, #284	; 0x11c
  404f08:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
  404f0c:	4648      	mov	r0, r9
  404f0e:	f001 fafd 	bl	40650c <__aeabi_fmul>
  404f12:	f001 fcd7 	bl	4068c4 <__aeabi_f2iz>
  404f16:	f001 faa5 	bl	406464 <__aeabi_i2f>
  404f1a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  404f1e:	4683      	mov	fp, r0
  404f20:	f001 faf4 	bl	40650c <__aeabi_fmul>
  404f24:	4601      	mov	r1, r0
  404f26:	4648      	mov	r0, r9
  404f28:	f001 f9e6 	bl	4062f8 <__aeabi_fsub>
  404f2c:	f001 fcca 	bl	4068c4 <__aeabi_f2iz>
  404f30:	f854 1904 	ldr.w	r1, [r4], #-4
  404f34:	f846 0f04 	str.w	r0, [r6, #4]!
  404f38:	4658      	mov	r0, fp
  404f3a:	f001 f9df 	bl	4062fc <__addsf3>
  404f3e:	42bc      	cmp	r4, r7
  404f40:	4681      	mov	r9, r0
  404f42:	d1e1      	bne.n	404f08 <__kernel_rem_pio2f+0x10c>
  404f44:	9e04      	ldr	r6, [sp, #16]
  404f46:	4648      	mov	r0, r9
  404f48:	4631      	mov	r1, r6
  404f4a:	f000 fcbb 	bl	4058c4 <scalbnf>
  404f4e:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
  404f52:	4604      	mov	r4, r0
  404f54:	f001 fada 	bl	40650c <__aeabi_fmul>
  404f58:	f000 fc6e 	bl	405838 <floorf>
  404f5c:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
  404f60:	f001 fad4 	bl	40650c <__aeabi_fmul>
  404f64:	4601      	mov	r1, r0
  404f66:	4620      	mov	r0, r4
  404f68:	f001 f9c6 	bl	4062f8 <__aeabi_fsub>
  404f6c:	4604      	mov	r4, r0
  404f6e:	f001 fca9 	bl	4068c4 <__aeabi_f2iz>
  404f72:	4681      	mov	r9, r0
  404f74:	9006      	str	r0, [sp, #24]
  404f76:	f001 fa75 	bl	406464 <__aeabi_i2f>
  404f7a:	4601      	mov	r1, r0
  404f7c:	4620      	mov	r0, r4
  404f7e:	f001 f9bb 	bl	4062f8 <__aeabi_fsub>
  404f82:	2e00      	cmp	r6, #0
  404f84:	4607      	mov	r7, r0
  404f86:	f340 80e6 	ble.w	405156 <__kernel_rem_pio2f+0x35a>
  404f8a:	f108 31ff 	add.w	r1, r8, #4294967295
  404f8e:	f1c6 0308 	rsb	r3, r6, #8
  404f92:	f85a 2021 	ldr.w	r2, [sl, r1, lsl #2]
  404f96:	fa42 f003 	asr.w	r0, r2, r3
  404f9a:	fa00 f303 	lsl.w	r3, r0, r3
  404f9e:	1ad3      	subs	r3, r2, r3
  404fa0:	464a      	mov	r2, r9
  404fa2:	f1c6 0407 	rsb	r4, r6, #7
  404fa6:	4402      	add	r2, r0
  404fa8:	f84a 3021 	str.w	r3, [sl, r1, lsl #2]
  404fac:	9206      	str	r2, [sp, #24]
  404fae:	fa43 f404 	asr.w	r4, r3, r4
  404fb2:	2c00      	cmp	r4, #0
  404fb4:	dd5b      	ble.n	40506e <__kernel_rem_pio2f+0x272>
  404fb6:	9b06      	ldr	r3, [sp, #24]
  404fb8:	f1b8 0f00 	cmp.w	r8, #0
  404fbc:	f103 0301 	add.w	r3, r3, #1
  404fc0:	9306      	str	r3, [sp, #24]
  404fc2:	f340 823b 	ble.w	40543c <__kernel_rem_pio2f+0x640>
  404fc6:	f8da 6000 	ldr.w	r6, [sl]
  404fca:	2e00      	cmp	r6, #0
  404fcc:	f040 8294 	bne.w	4054f8 <__kernel_rem_pio2f+0x6fc>
  404fd0:	f1b8 0f01 	cmp.w	r8, #1
  404fd4:	f340 8255 	ble.w	405482 <__kernel_rem_pio2f+0x686>
  404fd8:	4652      	mov	r2, sl
  404fda:	2301      	movs	r3, #1
  404fdc:	f852 6f04 	ldr.w	r6, [r2, #4]!
  404fe0:	2e00      	cmp	r6, #0
  404fe2:	f000 824a 	beq.w	40547a <__kernel_rem_pio2f+0x67e>
  404fe6:	1c59      	adds	r1, r3, #1
  404fe8:	f5c6 7680 	rsb	r6, r6, #256	; 0x100
  404fec:	4588      	cmp	r8, r1
  404fee:	f84a 6023 	str.w	r6, [sl, r3, lsl #2]
  404ff2:	dd14      	ble.n	40501e <__kernel_rem_pio2f+0x222>
  404ff4:	f85a 2021 	ldr.w	r2, [sl, r1, lsl #2]
  404ff8:	3302      	adds	r3, #2
  404ffa:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
  404ffe:	4598      	cmp	r8, r3
  405000:	f84a 2021 	str.w	r2, [sl, r1, lsl #2]
  405004:	dd0b      	ble.n	40501e <__kernel_rem_pio2f+0x222>
  405006:	9a03      	ldr	r2, [sp, #12]
  405008:	4452      	add	r2, sl
  40500a:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  40500e:	4691      	mov	r9, r2
  405010:	681a      	ldr	r2, [r3, #0]
  405012:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
  405016:	f843 2b04 	str.w	r2, [r3], #4
  40501a:	454b      	cmp	r3, r9
  40501c:	d1f8      	bne.n	405010 <__kernel_rem_pio2f+0x214>
  40501e:	9b04      	ldr	r3, [sp, #16]
  405020:	2b00      	cmp	r3, #0
  405022:	dd11      	ble.n	405048 <__kernel_rem_pio2f+0x24c>
  405024:	9b04      	ldr	r3, [sp, #16]
  405026:	2b01      	cmp	r3, #1
  405028:	f04f 0601 	mov.w	r6, #1
  40502c:	f040 820e 	bne.w	40544c <__kernel_rem_pio2f+0x650>
  405030:	f108 32ff 	add.w	r2, r8, #4294967295
  405034:	f85a 3022 	ldr.w	r3, [sl, r2, lsl #2]
  405038:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  40503c:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  405040:	e20e      	b.n	405460 <__kernel_rem_pio2f+0x664>
  405042:	bf00      	nop
  405044:	0040bdec 	.word	0x0040bdec
  405048:	2c02      	cmp	r4, #2
  40504a:	d110      	bne.n	40506e <__kernel_rem_pio2f+0x272>
  40504c:	4639      	mov	r1, r7
  40504e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405052:	f001 f951 	bl	4062f8 <__aeabi_fsub>
  405056:	4607      	mov	r7, r0
  405058:	9904      	ldr	r1, [sp, #16]
  40505a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40505e:	f000 fc31 	bl	4058c4 <scalbnf>
  405062:	4601      	mov	r1, r0
  405064:	4638      	mov	r0, r7
  405066:	f001 f947 	bl	4062f8 <__aeabi_fsub>
  40506a:	2402      	movs	r4, #2
  40506c:	4607      	mov	r7, r0
  40506e:	2100      	movs	r1, #0
  405070:	4638      	mov	r0, r7
  405072:	f001 fbdf 	bl	406834 <__aeabi_fcmpeq>
  405076:	2800      	cmp	r0, #0
  405078:	f000 8083 	beq.w	405182 <__kernel_rem_pio2f+0x386>
  40507c:	9b05      	ldr	r3, [sp, #20]
  40507e:	f108 37ff 	add.w	r7, r8, #4294967295
  405082:	42bb      	cmp	r3, r7
  405084:	dc0f      	bgt.n	4050a6 <__kernel_rem_pio2f+0x2aa>
  405086:	f108 4380 	add.w	r3, r8, #1073741824	; 0x40000000
  40508a:	3b01      	subs	r3, #1
  40508c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40508e:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  405092:	2200      	movs	r2, #0
  405094:	f853 1904 	ldr.w	r1, [r3], #-4
  405098:	4283      	cmp	r3, r0
  40509a:	ea42 0201 	orr.w	r2, r2, r1
  40509e:	d1f9      	bne.n	405094 <__kernel_rem_pio2f+0x298>
  4050a0:	2a00      	cmp	r2, #0
  4050a2:	f040 809d 	bne.w	4051e0 <__kernel_rem_pio2f+0x3e4>
  4050a6:	9b05      	ldr	r3, [sp, #20]
  4050a8:	3b01      	subs	r3, #1
  4050aa:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
  4050ae:	2b00      	cmp	r3, #0
  4050b0:	f040 81f4 	bne.w	40549c <__kernel_rem_pio2f+0x6a0>
  4050b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4050b6:	2301      	movs	r3, #1
  4050b8:	f852 1904 	ldr.w	r1, [r2], #-4
  4050bc:	3301      	adds	r3, #1
  4050be:	2900      	cmp	r1, #0
  4050c0:	d0fa      	beq.n	4050b8 <__kernel_rem_pio2f+0x2bc>
  4050c2:	4443      	add	r3, r8
  4050c4:	461a      	mov	r2, r3
  4050c6:	9306      	str	r3, [sp, #24]
  4050c8:	f108 0301 	add.w	r3, r8, #1
  4050cc:	4293      	cmp	r3, r2
  4050ce:	dc37      	bgt.n	405140 <__kernel_rem_pio2f+0x344>
  4050d0:	9908      	ldr	r1, [sp, #32]
  4050d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4050d4:	eb01 0708 	add.w	r7, r1, r8
  4050d8:	a920      	add	r1, sp, #128	; 0x80
  4050da:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  4050de:	9906      	ldr	r1, [sp, #24]
  4050e0:	189e      	adds	r6, r3, r2
  4050e2:	eb01 0902 	add.w	r9, r1, r2
  4050e6:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
  4050ea:	9a67      	ldr	r2, [sp, #412]	; 0x19c
  4050ec:	3e01      	subs	r6, #1
  4050ee:	eb02 0686 	add.w	r6, r2, r6, lsl #2
  4050f2:	aa48      	add	r2, sp, #288	; 0x120
  4050f4:	eb02 0883 	add.w	r8, r2, r3, lsl #2
  4050f8:	9b67      	ldr	r3, [sp, #412]	; 0x19c
  4050fa:	eb03 0389 	add.w	r3, r3, r9, lsl #2
  4050fe:	9303      	str	r3, [sp, #12]
  405100:	f856 0f04 	ldr.w	r0, [r6, #4]!
  405104:	f001 f9ae 	bl	406464 <__aeabi_i2f>
  405108:	9b01      	ldr	r3, [sp, #4]
  40510a:	f847 0b04 	str.w	r0, [r7], #4
  40510e:	2b00      	cmp	r3, #0
  405110:	db19      	blt.n	405146 <__kernel_rem_pio2f+0x34a>
  405112:	9b02      	ldr	r3, [sp, #8]
  405114:	46bb      	mov	fp, r7
  405116:	1f1c      	subs	r4, r3, #4
  405118:	f04f 0900 	mov.w	r9, #0
  40511c:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
  405120:	f854 0f04 	ldr.w	r0, [r4, #4]!
  405124:	f001 f9f2 	bl	40650c <__aeabi_fmul>
  405128:	4601      	mov	r1, r0
  40512a:	4648      	mov	r0, r9
  40512c:	f001 f8e6 	bl	4062fc <__addsf3>
  405130:	42ac      	cmp	r4, r5
  405132:	4681      	mov	r9, r0
  405134:	d1f2      	bne.n	40511c <__kernel_rem_pio2f+0x320>
  405136:	9b03      	ldr	r3, [sp, #12]
  405138:	f848 9b04 	str.w	r9, [r8], #4
  40513c:	429e      	cmp	r6, r3
  40513e:	d1df      	bne.n	405100 <__kernel_rem_pio2f+0x304>
  405140:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405144:	e6d1      	b.n	404eea <__kernel_rem_pio2f+0xee>
  405146:	9b03      	ldr	r3, [sp, #12]
  405148:	f04f 0900 	mov.w	r9, #0
  40514c:	429e      	cmp	r6, r3
  40514e:	f848 9b04 	str.w	r9, [r8], #4
  405152:	d1d5      	bne.n	405100 <__kernel_rem_pio2f+0x304>
  405154:	e7f4      	b.n	405140 <__kernel_rem_pio2f+0x344>
  405156:	d105      	bne.n	405164 <__kernel_rem_pio2f+0x368>
  405158:	f108 33ff 	add.w	r3, r8, #4294967295
  40515c:	f85a 4023 	ldr.w	r4, [sl, r3, lsl #2]
  405160:	1224      	asrs	r4, r4, #8
  405162:	e726      	b.n	404fb2 <__kernel_rem_pio2f+0x1b6>
  405164:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  405168:	f001 fb82 	bl	406870 <__aeabi_fcmpge>
  40516c:	2800      	cmp	r0, #0
  40516e:	f040 8153 	bne.w	405418 <__kernel_rem_pio2f+0x61c>
  405172:	4604      	mov	r4, r0
  405174:	2100      	movs	r1, #0
  405176:	4638      	mov	r0, r7
  405178:	f001 fb5c 	bl	406834 <__aeabi_fcmpeq>
  40517c:	2800      	cmp	r0, #0
  40517e:	f47f af7d 	bne.w	40507c <__kernel_rem_pio2f+0x280>
  405182:	9e04      	ldr	r6, [sp, #16]
  405184:	4638      	mov	r0, r7
  405186:	4271      	negs	r1, r6
  405188:	f000 fb9c 	bl	4058c4 <scalbnf>
  40518c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  405190:	46a1      	mov	r9, r4
  405192:	4604      	mov	r4, r0
  405194:	f001 fb6c 	bl	406870 <__aeabi_fcmpge>
  405198:	2800      	cmp	r0, #0
  40519a:	f000 818d 	beq.w	4054b8 <__kernel_rem_pio2f+0x6bc>
  40519e:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
  4051a2:	4620      	mov	r0, r4
  4051a4:	f001 f9b2 	bl	40650c <__aeabi_fmul>
  4051a8:	f001 fb8c 	bl	4068c4 <__aeabi_f2iz>
  4051ac:	f001 f95a 	bl	406464 <__aeabi_i2f>
  4051b0:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  4051b4:	4605      	mov	r5, r0
  4051b6:	f001 f9a9 	bl	40650c <__aeabi_fmul>
  4051ba:	4601      	mov	r1, r0
  4051bc:	4620      	mov	r0, r4
  4051be:	f001 f89b 	bl	4062f8 <__aeabi_fsub>
  4051c2:	f001 fb7f 	bl	4068c4 <__aeabi_f2iz>
  4051c6:	f84a 0028 	str.w	r0, [sl, r8, lsl #2]
  4051ca:	4628      	mov	r0, r5
  4051cc:	f001 fb7a 	bl	4068c4 <__aeabi_f2iz>
  4051d0:	f108 0701 	add.w	r7, r8, #1
  4051d4:	4633      	mov	r3, r6
  4051d6:	3308      	adds	r3, #8
  4051d8:	9304      	str	r3, [sp, #16]
  4051da:	f84a 0027 	str.w	r0, [sl, r7, lsl #2]
  4051de:	e012      	b.n	405206 <__kernel_rem_pio2f+0x40a>
  4051e0:	9a04      	ldr	r2, [sp, #16]
  4051e2:	f85a 3027 	ldr.w	r3, [sl, r7, lsl #2]
  4051e6:	3a08      	subs	r2, #8
  4051e8:	46a1      	mov	r9, r4
  4051ea:	9204      	str	r2, [sp, #16]
  4051ec:	b95b      	cbnz	r3, 405206 <__kernel_rem_pio2f+0x40a>
  4051ee:	f107 4380 	add.w	r3, r7, #1073741824	; 0x40000000
  4051f2:	3b01      	subs	r3, #1
  4051f4:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  4051f8:	f853 1904 	ldr.w	r1, [r3], #-4
  4051fc:	3f01      	subs	r7, #1
  4051fe:	3a08      	subs	r2, #8
  405200:	2900      	cmp	r1, #0
  405202:	d0f9      	beq.n	4051f8 <__kernel_rem_pio2f+0x3fc>
  405204:	9204      	str	r2, [sp, #16]
  405206:	9904      	ldr	r1, [sp, #16]
  405208:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40520c:	f000 fb5a 	bl	4058c4 <scalbnf>
  405210:	2f00      	cmp	r7, #0
  405212:	4604      	mov	r4, r0
  405214:	f2c0 815c 	blt.w	4054d0 <__kernel_rem_pio2f+0x6d4>
  405218:	00bb      	lsls	r3, r7, #2
  40521a:	a948      	add	r1, sp, #288	; 0x120
  40521c:	1d1a      	adds	r2, r3, #4
  40521e:	eb01 0803 	add.w	r8, r1, r3
  405222:	9301      	str	r3, [sp, #4]
  405224:	9202      	str	r2, [sp, #8]
  405226:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
  40522a:	eb0a 0b02 	add.w	fp, sl, r2
  40522e:	f108 0504 	add.w	r5, r8, #4
  405232:	f85b 0d04 	ldr.w	r0, [fp, #-4]!
  405236:	f001 f915 	bl	406464 <__aeabi_i2f>
  40523a:	4621      	mov	r1, r4
  40523c:	f001 f966 	bl	40650c <__aeabi_fmul>
  405240:	4631      	mov	r1, r6
  405242:	f845 0d04 	str.w	r0, [r5, #-4]!
  405246:	4620      	mov	r0, r4
  405248:	f001 f960 	bl	40650c <__aeabi_fmul>
  40524c:	45d3      	cmp	fp, sl
  40524e:	4604      	mov	r4, r0
  405250:	d1ef      	bne.n	405232 <__kernel_rem_pio2f+0x436>
  405252:	2600      	movs	r6, #0
  405254:	f8dd b014 	ldr.w	fp, [sp, #20]
  405258:	9703      	str	r7, [sp, #12]
  40525a:	f1a8 0804 	sub.w	r8, r8, #4
  40525e:	46b2      	mov	sl, r6
  405260:	f1bb 0f00 	cmp.w	fp, #0
  405264:	bfb8      	it	lt
  405266:	2500      	movlt	r5, #0
  405268:	db15      	blt.n	405296 <__kernel_rem_pio2f+0x49a>
  40526a:	4ea5      	ldr	r6, [pc, #660]	; (405500 <__kernel_rem_pio2f+0x704>)
  40526c:	48a5      	ldr	r0, [pc, #660]	; (405504 <__kernel_rem_pio2f+0x708>)
  40526e:	4647      	mov	r7, r8
  405270:	2500      	movs	r5, #0
  405272:	2400      	movs	r4, #0
  405274:	e003      	b.n	40527e <__kernel_rem_pio2f+0x482>
  405276:	4554      	cmp	r4, sl
  405278:	dc0d      	bgt.n	405296 <__kernel_rem_pio2f+0x49a>
  40527a:	f856 0f04 	ldr.w	r0, [r6, #4]!
  40527e:	f857 1f04 	ldr.w	r1, [r7, #4]!
  405282:	f001 f943 	bl	40650c <__aeabi_fmul>
  405286:	4601      	mov	r1, r0
  405288:	4628      	mov	r0, r5
  40528a:	f001 f837 	bl	4062fc <__addsf3>
  40528e:	3401      	adds	r4, #1
  405290:	45a3      	cmp	fp, r4
  405292:	4605      	mov	r5, r0
  405294:	daef      	bge.n	405276 <__kernel_rem_pio2f+0x47a>
  405296:	ab5c      	add	r3, sp, #368	; 0x170
  405298:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  40529c:	f1a8 0804 	sub.w	r8, r8, #4
  4052a0:	f843 5ca0 	str.w	r5, [r3, #-160]
  4052a4:	ab46      	add	r3, sp, #280	; 0x118
  4052a6:	4543      	cmp	r3, r8
  4052a8:	f10a 0a01 	add.w	sl, sl, #1
  4052ac:	d1d8      	bne.n	405260 <__kernel_rem_pio2f+0x464>
  4052ae:	9b66      	ldr	r3, [sp, #408]	; 0x198
  4052b0:	9f03      	ldr	r7, [sp, #12]
  4052b2:	2b03      	cmp	r3, #3
  4052b4:	d85a      	bhi.n	40536c <__kernel_rem_pio2f+0x570>
  4052b6:	e8df f003 	tbb	[pc, r3]
  4052ba:	5f8e      	.short	0x5f8e
  4052bc:	025f      	.short	0x025f
  4052be:	2f00      	cmp	r7, #0
  4052c0:	f340 8104 	ble.w	4054cc <__kernel_rem_pio2f+0x6d0>
  4052c4:	9a01      	ldr	r2, [sp, #4]
  4052c6:	a95c      	add	r1, sp, #368	; 0x170
  4052c8:	188b      	adds	r3, r1, r2
  4052ca:	ac34      	add	r4, sp, #208	; 0xd0
  4052cc:	f853 6ca0 	ldr.w	r6, [r3, #-160]
  4052d0:	18a5      	adds	r5, r4, r2
  4052d2:	f855 ac04 	ldr.w	sl, [r5, #-4]
  4052d6:	4631      	mov	r1, r6
  4052d8:	4650      	mov	r0, sl
  4052da:	f001 f80f 	bl	4062fc <__addsf3>
  4052de:	4680      	mov	r8, r0
  4052e0:	4601      	mov	r1, r0
  4052e2:	4650      	mov	r0, sl
  4052e4:	f001 f808 	bl	4062f8 <__aeabi_fsub>
  4052e8:	4631      	mov	r1, r6
  4052ea:	f001 f807 	bl	4062fc <__addsf3>
  4052ee:	6028      	str	r0, [r5, #0]
  4052f0:	f845 8d04 	str.w	r8, [r5, #-4]!
  4052f4:	42ac      	cmp	r4, r5
  4052f6:	4646      	mov	r6, r8
  4052f8:	d1eb      	bne.n	4052d2 <__kernel_rem_pio2f+0x4d6>
  4052fa:	2f01      	cmp	r7, #1
  4052fc:	f340 80e6 	ble.w	4054cc <__kernel_rem_pio2f+0x6d0>
  405300:	9a01      	ldr	r2, [sp, #4]
  405302:	a95c      	add	r1, sp, #368	; 0x170
  405304:	188b      	adds	r3, r1, r2
  405306:	4414      	add	r4, r2
  405308:	f853 6ca0 	ldr.w	r6, [r3, #-160]
  40530c:	4625      	mov	r5, r4
  40530e:	f10d 0ad4 	add.w	sl, sp, #212	; 0xd4
  405312:	f855 8c04 	ldr.w	r8, [r5, #-4]
  405316:	4631      	mov	r1, r6
  405318:	4640      	mov	r0, r8
  40531a:	f000 ffef 	bl	4062fc <__addsf3>
  40531e:	4607      	mov	r7, r0
  405320:	4601      	mov	r1, r0
  405322:	4640      	mov	r0, r8
  405324:	f000 ffe8 	bl	4062f8 <__aeabi_fsub>
  405328:	4631      	mov	r1, r6
  40532a:	f000 ffe7 	bl	4062fc <__addsf3>
  40532e:	6028      	str	r0, [r5, #0]
  405330:	f845 7d04 	str.w	r7, [r5, #-4]!
  405334:	45aa      	cmp	sl, r5
  405336:	463e      	mov	r6, r7
  405338:	d1eb      	bne.n	405312 <__kernel_rem_pio2f+0x516>
  40533a:	2000      	movs	r0, #0
  40533c:	3404      	adds	r4, #4
  40533e:	ad36      	add	r5, sp, #216	; 0xd8
  405340:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  405344:	f000 ffda 	bl	4062fc <__addsf3>
  405348:	42a5      	cmp	r5, r4
  40534a:	d1f9      	bne.n	405340 <__kernel_rem_pio2f+0x544>
  40534c:	f1b9 0f00 	cmp.w	r9, #0
  405350:	f000 80b9 	beq.w	4054c6 <__kernel_rem_pio2f+0x6ca>
  405354:	9a34      	ldr	r2, [sp, #208]	; 0xd0
  405356:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  405358:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40535c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  405360:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  405364:	9c07      	ldr	r4, [sp, #28]
  405366:	60a0      	str	r0, [r4, #8]
  405368:	6022      	str	r2, [r4, #0]
  40536a:	6063      	str	r3, [r4, #4]
  40536c:	9b06      	ldr	r3, [sp, #24]
  40536e:	f003 0007 	and.w	r0, r3, #7
  405372:	b05d      	add	sp, #372	; 0x174
  405374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405378:	9c01      	ldr	r4, [sp, #4]
  40537a:	ad34      	add	r5, sp, #208	; 0xd0
  40537c:	3404      	adds	r4, #4
  40537e:	442c      	add	r4, r5
  405380:	2000      	movs	r0, #0
  405382:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  405386:	f000 ffb9 	bl	4062fc <__addsf3>
  40538a:	42ac      	cmp	r4, r5
  40538c:	d1f9      	bne.n	405382 <__kernel_rem_pio2f+0x586>
  40538e:	f1b9 0f00 	cmp.w	r9, #0
  405392:	f000 8085 	beq.w	4054a0 <__kernel_rem_pio2f+0x6a4>
  405396:	9a07      	ldr	r2, [sp, #28]
  405398:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
  40539c:	4601      	mov	r1, r0
  40539e:	6013      	str	r3, [r2, #0]
  4053a0:	9834      	ldr	r0, [sp, #208]	; 0xd0
  4053a2:	f000 ffa9 	bl	4062f8 <__aeabi_fsub>
  4053a6:	2f00      	cmp	r7, #0
  4053a8:	dd0b      	ble.n	4053c2 <__kernel_rem_pio2f+0x5c6>
  4053aa:	ad34      	add	r5, sp, #208	; 0xd0
  4053ac:	2401      	movs	r4, #1
  4053ae:	3401      	adds	r4, #1
  4053b0:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4053b4:	f000 ffa2 	bl	4062fc <__addsf3>
  4053b8:	42a7      	cmp	r7, r4
  4053ba:	daf8      	bge.n	4053ae <__kernel_rem_pio2f+0x5b2>
  4053bc:	f1b9 0f00 	cmp.w	r9, #0
  4053c0:	d001      	beq.n	4053c6 <__kernel_rem_pio2f+0x5ca>
  4053c2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4053c6:	9b07      	ldr	r3, [sp, #28]
  4053c8:	6058      	str	r0, [r3, #4]
  4053ca:	9b06      	ldr	r3, [sp, #24]
  4053cc:	f003 0007 	and.w	r0, r3, #7
  4053d0:	b05d      	add	sp, #372	; 0x174
  4053d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053d6:	9b02      	ldr	r3, [sp, #8]
  4053d8:	ad34      	add	r5, sp, #208	; 0xd0
  4053da:	442b      	add	r3, r5
  4053dc:	2000      	movs	r0, #0
  4053de:	461c      	mov	r4, r3
  4053e0:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  4053e4:	f000 ff8a 	bl	4062fc <__addsf3>
  4053e8:	42a5      	cmp	r5, r4
  4053ea:	d1f9      	bne.n	4053e0 <__kernel_rem_pio2f+0x5e4>
  4053ec:	f1b9 0f00 	cmp.w	r9, #0
  4053f0:	d001      	beq.n	4053f6 <__kernel_rem_pio2f+0x5fa>
  4053f2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4053f6:	9b07      	ldr	r3, [sp, #28]
  4053f8:	6018      	str	r0, [r3, #0]
  4053fa:	9b06      	ldr	r3, [sp, #24]
  4053fc:	f003 0007 	and.w	r0, r3, #7
  405400:	b05d      	add	sp, #372	; 0x174
  405402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405406:	46ca      	mov	sl, r9
  405408:	f847 af04 	str.w	sl, [r7, #4]!
  40540c:	4547      	cmp	r7, r8
  40540e:	f106 0604 	add.w	r6, r6, #4
  405412:	f47f ad3b 	bne.w	404e8c <__kernel_rem_pio2f+0x90>
  405416:	e554      	b.n	404ec2 <__kernel_rem_pio2f+0xc6>
  405418:	9b06      	ldr	r3, [sp, #24]
  40541a:	f1b8 0f00 	cmp.w	r8, #0
  40541e:	f103 0301 	add.w	r3, r3, #1
  405422:	9306      	str	r3, [sp, #24]
  405424:	bfc8      	it	gt
  405426:	2402      	movgt	r4, #2
  405428:	f73f adcd 	bgt.w	404fc6 <__kernel_rem_pio2f+0x1ca>
  40542c:	4639      	mov	r1, r7
  40542e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405432:	f000 ff61 	bl	4062f8 <__aeabi_fsub>
  405436:	2402      	movs	r4, #2
  405438:	4607      	mov	r7, r0
  40543a:	e618      	b.n	40506e <__kernel_rem_pio2f+0x272>
  40543c:	9b04      	ldr	r3, [sp, #16]
  40543e:	2b00      	cmp	r3, #0
  405440:	dd22      	ble.n	405488 <__kernel_rem_pio2f+0x68c>
  405442:	2600      	movs	r6, #0
  405444:	9b04      	ldr	r3, [sp, #16]
  405446:	2b01      	cmp	r3, #1
  405448:	f43f adf2 	beq.w	405030 <__kernel_rem_pio2f+0x234>
  40544c:	2b02      	cmp	r3, #2
  40544e:	d107      	bne.n	405460 <__kernel_rem_pio2f+0x664>
  405450:	f108 32ff 	add.w	r2, r8, #4294967295
  405454:	f85a 3022 	ldr.w	r3, [sl, r2, lsl #2]
  405458:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  40545c:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  405460:	2c02      	cmp	r4, #2
  405462:	f47f ae04 	bne.w	40506e <__kernel_rem_pio2f+0x272>
  405466:	4639      	mov	r1, r7
  405468:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40546c:	f000 ff44 	bl	4062f8 <__aeabi_fsub>
  405470:	4607      	mov	r7, r0
  405472:	2e00      	cmp	r6, #0
  405474:	f43f adfb 	beq.w	40506e <__kernel_rem_pio2f+0x272>
  405478:	e5ee      	b.n	405058 <__kernel_rem_pio2f+0x25c>
  40547a:	3301      	adds	r3, #1
  40547c:	4598      	cmp	r8, r3
  40547e:	f47f adad 	bne.w	404fdc <__kernel_rem_pio2f+0x1e0>
  405482:	9b04      	ldr	r3, [sp, #16]
  405484:	2b00      	cmp	r3, #0
  405486:	dcdd      	bgt.n	405444 <__kernel_rem_pio2f+0x648>
  405488:	2c02      	cmp	r4, #2
  40548a:	f47f adf0 	bne.w	40506e <__kernel_rem_pio2f+0x272>
  40548e:	4639      	mov	r1, r7
  405490:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405494:	f000 ff30 	bl	4062f8 <__aeabi_fsub>
  405498:	4607      	mov	r7, r0
  40549a:	e5e8      	b.n	40506e <__kernel_rem_pio2f+0x272>
  40549c:	2301      	movs	r3, #1
  40549e:	e610      	b.n	4050c2 <__kernel_rem_pio2f+0x2c6>
  4054a0:	9b07      	ldr	r3, [sp, #28]
  4054a2:	4601      	mov	r1, r0
  4054a4:	6018      	str	r0, [r3, #0]
  4054a6:	9834      	ldr	r0, [sp, #208]	; 0xd0
  4054a8:	f000 ff26 	bl	4062f8 <__aeabi_fsub>
  4054ac:	2f00      	cmp	r7, #0
  4054ae:	f73f af7c 	bgt.w	4053aa <__kernel_rem_pio2f+0x5ae>
  4054b2:	9b07      	ldr	r3, [sp, #28]
  4054b4:	6058      	str	r0, [r3, #4]
  4054b6:	e788      	b.n	4053ca <__kernel_rem_pio2f+0x5ce>
  4054b8:	4620      	mov	r0, r4
  4054ba:	f001 fa03 	bl	4068c4 <__aeabi_f2iz>
  4054be:	4647      	mov	r7, r8
  4054c0:	f84a 0028 	str.w	r0, [sl, r8, lsl #2]
  4054c4:	e69f      	b.n	405206 <__kernel_rem_pio2f+0x40a>
  4054c6:	9a34      	ldr	r2, [sp, #208]	; 0xd0
  4054c8:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  4054ca:	e74b      	b.n	405364 <__kernel_rem_pio2f+0x568>
  4054cc:	2000      	movs	r0, #0
  4054ce:	e73d      	b.n	40534c <__kernel_rem_pio2f+0x550>
  4054d0:	9b66      	ldr	r3, [sp, #408]	; 0x198
  4054d2:	2b03      	cmp	r3, #3
  4054d4:	f63f af4a 	bhi.w	40536c <__kernel_rem_pio2f+0x570>
  4054d8:	a201      	add	r2, pc, #4	; (adr r2, 4054e0 <__kernel_rem_pio2f+0x6e4>)
  4054da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4054de:	bf00      	nop
  4054e0:	004054f5 	.word	0x004054f5
  4054e4:	004054f1 	.word	0x004054f1
  4054e8:	004054f1 	.word	0x004054f1
  4054ec:	004054cd 	.word	0x004054cd
  4054f0:	2000      	movs	r0, #0
  4054f2:	e74c      	b.n	40538e <__kernel_rem_pio2f+0x592>
  4054f4:	2000      	movs	r0, #0
  4054f6:	e779      	b.n	4053ec <__kernel_rem_pio2f+0x5f0>
  4054f8:	2101      	movs	r1, #1
  4054fa:	2300      	movs	r3, #0
  4054fc:	e574      	b.n	404fe8 <__kernel_rem_pio2f+0x1ec>
  4054fe:	bf00      	nop
  405500:	0040bdc0 	.word	0x0040bdc0
  405504:	3fc90000 	.word	0x3fc90000

00405508 <__kernel_sinf>:
  405508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40550c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  405510:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
  405514:	4604      	mov	r4, r0
  405516:	460f      	mov	r7, r1
  405518:	4690      	mov	r8, r2
  40551a:	da03      	bge.n	405524 <__kernel_sinf+0x1c>
  40551c:	f001 f9d2 	bl	4068c4 <__aeabi_f2iz>
  405520:	2800      	cmp	r0, #0
  405522:	d058      	beq.n	4055d6 <__kernel_sinf+0xce>
  405524:	4621      	mov	r1, r4
  405526:	4620      	mov	r0, r4
  405528:	f000 fff0 	bl	40650c <__aeabi_fmul>
  40552c:	4605      	mov	r5, r0
  40552e:	4601      	mov	r1, r0
  405530:	4620      	mov	r0, r4
  405532:	f000 ffeb 	bl	40650c <__aeabi_fmul>
  405536:	4929      	ldr	r1, [pc, #164]	; (4055dc <__kernel_sinf+0xd4>)
  405538:	4606      	mov	r6, r0
  40553a:	4628      	mov	r0, r5
  40553c:	f000 ffe6 	bl	40650c <__aeabi_fmul>
  405540:	4927      	ldr	r1, [pc, #156]	; (4055e0 <__kernel_sinf+0xd8>)
  405542:	f000 fed9 	bl	4062f8 <__aeabi_fsub>
  405546:	4629      	mov	r1, r5
  405548:	f000 ffe0 	bl	40650c <__aeabi_fmul>
  40554c:	4925      	ldr	r1, [pc, #148]	; (4055e4 <__kernel_sinf+0xdc>)
  40554e:	f000 fed5 	bl	4062fc <__addsf3>
  405552:	4629      	mov	r1, r5
  405554:	f000 ffda 	bl	40650c <__aeabi_fmul>
  405558:	4923      	ldr	r1, [pc, #140]	; (4055e8 <__kernel_sinf+0xe0>)
  40555a:	f000 fecd 	bl	4062f8 <__aeabi_fsub>
  40555e:	4629      	mov	r1, r5
  405560:	f000 ffd4 	bl	40650c <__aeabi_fmul>
  405564:	4921      	ldr	r1, [pc, #132]	; (4055ec <__kernel_sinf+0xe4>)
  405566:	f000 fec9 	bl	4062fc <__addsf3>
  40556a:	4681      	mov	r9, r0
  40556c:	f1b8 0f00 	cmp.w	r8, #0
  405570:	d022      	beq.n	4055b8 <__kernel_sinf+0xb0>
  405572:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  405576:	4638      	mov	r0, r7
  405578:	f000 ffc8 	bl	40650c <__aeabi_fmul>
  40557c:	4649      	mov	r1, r9
  40557e:	4680      	mov	r8, r0
  405580:	4630      	mov	r0, r6
  405582:	f000 ffc3 	bl	40650c <__aeabi_fmul>
  405586:	4601      	mov	r1, r0
  405588:	4640      	mov	r0, r8
  40558a:	f000 feb5 	bl	4062f8 <__aeabi_fsub>
  40558e:	4629      	mov	r1, r5
  405590:	f000 ffbc 	bl	40650c <__aeabi_fmul>
  405594:	4639      	mov	r1, r7
  405596:	f000 feaf 	bl	4062f8 <__aeabi_fsub>
  40559a:	4915      	ldr	r1, [pc, #84]	; (4055f0 <__kernel_sinf+0xe8>)
  40559c:	4605      	mov	r5, r0
  40559e:	4630      	mov	r0, r6
  4055a0:	f000 ffb4 	bl	40650c <__aeabi_fmul>
  4055a4:	4601      	mov	r1, r0
  4055a6:	4628      	mov	r0, r5
  4055a8:	f000 fea8 	bl	4062fc <__addsf3>
  4055ac:	4601      	mov	r1, r0
  4055ae:	4620      	mov	r0, r4
  4055b0:	f000 fea2 	bl	4062f8 <__aeabi_fsub>
  4055b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4055b8:	4601      	mov	r1, r0
  4055ba:	4628      	mov	r0, r5
  4055bc:	f000 ffa6 	bl	40650c <__aeabi_fmul>
  4055c0:	490b      	ldr	r1, [pc, #44]	; (4055f0 <__kernel_sinf+0xe8>)
  4055c2:	f000 fe99 	bl	4062f8 <__aeabi_fsub>
  4055c6:	4631      	mov	r1, r6
  4055c8:	f000 ffa0 	bl	40650c <__aeabi_fmul>
  4055cc:	4621      	mov	r1, r4
  4055ce:	f000 fe95 	bl	4062fc <__addsf3>
  4055d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4055d6:	4620      	mov	r0, r4
  4055d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4055dc:	2f2ec9d3 	.word	0x2f2ec9d3
  4055e0:	32d72f34 	.word	0x32d72f34
  4055e4:	3638ef1b 	.word	0x3638ef1b
  4055e8:	39500d01 	.word	0x39500d01
  4055ec:	3c088889 	.word	0x3c088889
  4055f0:	3e2aaaab 	.word	0x3e2aaaab

004055f4 <matherr>:
  4055f4:	2000      	movs	r0, #0
  4055f6:	4770      	bx	lr

004055f8 <nan>:
  4055f8:	2000      	movs	r0, #0
  4055fa:	4901      	ldr	r1, [pc, #4]	; (405600 <nan+0x8>)
  4055fc:	4770      	bx	lr
  4055fe:	bf00      	nop
  405600:	7ff80000 	.word	0x7ff80000

00405604 <atanf>:
  405604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405608:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  40560c:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  405610:	4604      	mov	r4, r0
  405612:	4606      	mov	r6, r0
  405614:	db08      	blt.n	405628 <atanf+0x24>
  405616:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  40561a:	dc6f      	bgt.n	4056fc <atanf+0xf8>
  40561c:	2800      	cmp	r0, #0
  40561e:	f340 80a0 	ble.w	405762 <atanf+0x15e>
  405622:	486f      	ldr	r0, [pc, #444]	; (4057e0 <atanf+0x1dc>)
  405624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405628:	4b6e      	ldr	r3, [pc, #440]	; (4057e4 <atanf+0x1e0>)
  40562a:	429d      	cmp	r5, r3
  40562c:	dc77      	bgt.n	40571e <atanf+0x11a>
  40562e:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  405632:	db68      	blt.n	405706 <atanf+0x102>
  405634:	f04f 37ff 	mov.w	r7, #4294967295
  405638:	4621      	mov	r1, r4
  40563a:	4620      	mov	r0, r4
  40563c:	f000 ff66 	bl	40650c <__aeabi_fmul>
  405640:	4601      	mov	r1, r0
  405642:	4680      	mov	r8, r0
  405644:	f000 ff62 	bl	40650c <__aeabi_fmul>
  405648:	4967      	ldr	r1, [pc, #412]	; (4057e8 <atanf+0x1e4>)
  40564a:	4605      	mov	r5, r0
  40564c:	f000 ff5e 	bl	40650c <__aeabi_fmul>
  405650:	4966      	ldr	r1, [pc, #408]	; (4057ec <atanf+0x1e8>)
  405652:	f000 fe53 	bl	4062fc <__addsf3>
  405656:	4629      	mov	r1, r5
  405658:	f000 ff58 	bl	40650c <__aeabi_fmul>
  40565c:	4964      	ldr	r1, [pc, #400]	; (4057f0 <atanf+0x1ec>)
  40565e:	f000 fe4d 	bl	4062fc <__addsf3>
  405662:	4629      	mov	r1, r5
  405664:	f000 ff52 	bl	40650c <__aeabi_fmul>
  405668:	4962      	ldr	r1, [pc, #392]	; (4057f4 <atanf+0x1f0>)
  40566a:	f000 fe47 	bl	4062fc <__addsf3>
  40566e:	4629      	mov	r1, r5
  405670:	f000 ff4c 	bl	40650c <__aeabi_fmul>
  405674:	4960      	ldr	r1, [pc, #384]	; (4057f8 <atanf+0x1f4>)
  405676:	f000 fe41 	bl	4062fc <__addsf3>
  40567a:	4629      	mov	r1, r5
  40567c:	f000 ff46 	bl	40650c <__aeabi_fmul>
  405680:	495e      	ldr	r1, [pc, #376]	; (4057fc <atanf+0x1f8>)
  405682:	f000 fe3b 	bl	4062fc <__addsf3>
  405686:	4641      	mov	r1, r8
  405688:	f000 ff40 	bl	40650c <__aeabi_fmul>
  40568c:	495c      	ldr	r1, [pc, #368]	; (405800 <atanf+0x1fc>)
  40568e:	4680      	mov	r8, r0
  405690:	4628      	mov	r0, r5
  405692:	f000 ff3b 	bl	40650c <__aeabi_fmul>
  405696:	495b      	ldr	r1, [pc, #364]	; (405804 <atanf+0x200>)
  405698:	f000 fe2e 	bl	4062f8 <__aeabi_fsub>
  40569c:	4629      	mov	r1, r5
  40569e:	f000 ff35 	bl	40650c <__aeabi_fmul>
  4056a2:	4959      	ldr	r1, [pc, #356]	; (405808 <atanf+0x204>)
  4056a4:	f000 fe28 	bl	4062f8 <__aeabi_fsub>
  4056a8:	4629      	mov	r1, r5
  4056aa:	f000 ff2f 	bl	40650c <__aeabi_fmul>
  4056ae:	4957      	ldr	r1, [pc, #348]	; (40580c <atanf+0x208>)
  4056b0:	f000 fe22 	bl	4062f8 <__aeabi_fsub>
  4056b4:	4629      	mov	r1, r5
  4056b6:	f000 ff29 	bl	40650c <__aeabi_fmul>
  4056ba:	4955      	ldr	r1, [pc, #340]	; (405810 <atanf+0x20c>)
  4056bc:	f000 fe1c 	bl	4062f8 <__aeabi_fsub>
  4056c0:	4629      	mov	r1, r5
  4056c2:	f000 ff23 	bl	40650c <__aeabi_fmul>
  4056c6:	1c7b      	adds	r3, r7, #1
  4056c8:	4601      	mov	r1, r0
  4056ca:	4640      	mov	r0, r8
  4056cc:	d04c      	beq.n	405768 <atanf+0x164>
  4056ce:	f000 fe15 	bl	4062fc <__addsf3>
  4056d2:	4621      	mov	r1, r4
  4056d4:	f000 ff1a 	bl	40650c <__aeabi_fmul>
  4056d8:	4b4e      	ldr	r3, [pc, #312]	; (405814 <atanf+0x210>)
  4056da:	4d4f      	ldr	r5, [pc, #316]	; (405818 <atanf+0x214>)
  4056dc:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
  4056e0:	f000 fe0a 	bl	4062f8 <__aeabi_fsub>
  4056e4:	4621      	mov	r1, r4
  4056e6:	f000 fe07 	bl	4062f8 <__aeabi_fsub>
  4056ea:	4601      	mov	r1, r0
  4056ec:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
  4056f0:	f000 fe02 	bl	4062f8 <__aeabi_fsub>
  4056f4:	2e00      	cmp	r6, #0
  4056f6:	db30      	blt.n	40575a <atanf+0x156>
  4056f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4056fc:	4601      	mov	r1, r0
  4056fe:	f000 fdfd 	bl	4062fc <__addsf3>
  405702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405706:	4945      	ldr	r1, [pc, #276]	; (40581c <atanf+0x218>)
  405708:	f000 fdf8 	bl	4062fc <__addsf3>
  40570c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405710:	f001 f8b8 	bl	406884 <__aeabi_fcmpgt>
  405714:	2800      	cmp	r0, #0
  405716:	d08d      	beq.n	405634 <atanf+0x30>
  405718:	4620      	mov	r0, r4
  40571a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40571e:	f000 f887 	bl	405830 <fabsf>
  405722:	4b3f      	ldr	r3, [pc, #252]	; (405820 <atanf+0x21c>)
  405724:	429d      	cmp	r5, r3
  405726:	4604      	mov	r4, r0
  405728:	dc29      	bgt.n	40577e <atanf+0x17a>
  40572a:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  40572e:	429d      	cmp	r5, r3
  405730:	dc44      	bgt.n	4057bc <atanf+0x1b8>
  405732:	4601      	mov	r1, r0
  405734:	f000 fde2 	bl	4062fc <__addsf3>
  405738:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40573c:	f000 fddc 	bl	4062f8 <__aeabi_fsub>
  405740:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  405744:	4605      	mov	r5, r0
  405746:	4620      	mov	r0, r4
  405748:	f000 fdd8 	bl	4062fc <__addsf3>
  40574c:	4601      	mov	r1, r0
  40574e:	4628      	mov	r0, r5
  405750:	f000 ff90 	bl	406674 <__aeabi_fdiv>
  405754:	2700      	movs	r7, #0
  405756:	4604      	mov	r4, r0
  405758:	e76e      	b.n	405638 <atanf+0x34>
  40575a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40575e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405762:	4830      	ldr	r0, [pc, #192]	; (405824 <atanf+0x220>)
  405764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405768:	f000 fdc8 	bl	4062fc <__addsf3>
  40576c:	4621      	mov	r1, r4
  40576e:	f000 fecd 	bl	40650c <__aeabi_fmul>
  405772:	4601      	mov	r1, r0
  405774:	4620      	mov	r0, r4
  405776:	f000 fdbf 	bl	4062f8 <__aeabi_fsub>
  40577a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40577e:	4b2a      	ldr	r3, [pc, #168]	; (405828 <atanf+0x224>)
  405780:	429d      	cmp	r5, r3
  405782:	dc14      	bgt.n	4057ae <atanf+0x1aa>
  405784:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  405788:	f000 fdb6 	bl	4062f8 <__aeabi_fsub>
  40578c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  405790:	4605      	mov	r5, r0
  405792:	4620      	mov	r0, r4
  405794:	f000 feba 	bl	40650c <__aeabi_fmul>
  405798:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40579c:	f000 fdae 	bl	4062fc <__addsf3>
  4057a0:	4601      	mov	r1, r0
  4057a2:	4628      	mov	r0, r5
  4057a4:	f000 ff66 	bl	406674 <__aeabi_fdiv>
  4057a8:	2702      	movs	r7, #2
  4057aa:	4604      	mov	r4, r0
  4057ac:	e744      	b.n	405638 <atanf+0x34>
  4057ae:	4601      	mov	r1, r0
  4057b0:	481e      	ldr	r0, [pc, #120]	; (40582c <atanf+0x228>)
  4057b2:	f000 ff5f 	bl	406674 <__aeabi_fdiv>
  4057b6:	2703      	movs	r7, #3
  4057b8:	4604      	mov	r4, r0
  4057ba:	e73d      	b.n	405638 <atanf+0x34>
  4057bc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4057c0:	f000 fd9a 	bl	4062f8 <__aeabi_fsub>
  4057c4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4057c8:	4605      	mov	r5, r0
  4057ca:	4620      	mov	r0, r4
  4057cc:	f000 fd96 	bl	4062fc <__addsf3>
  4057d0:	4601      	mov	r1, r0
  4057d2:	4628      	mov	r0, r5
  4057d4:	f000 ff4e 	bl	406674 <__aeabi_fdiv>
  4057d8:	2701      	movs	r7, #1
  4057da:	4604      	mov	r4, r0
  4057dc:	e72c      	b.n	405638 <atanf+0x34>
  4057de:	bf00      	nop
  4057e0:	3fc90fdb 	.word	0x3fc90fdb
  4057e4:	3edfffff 	.word	0x3edfffff
  4057e8:	3c8569d7 	.word	0x3c8569d7
  4057ec:	3d4bda59 	.word	0x3d4bda59
  4057f0:	3d886b35 	.word	0x3d886b35
  4057f4:	3dba2e6e 	.word	0x3dba2e6e
  4057f8:	3e124925 	.word	0x3e124925
  4057fc:	3eaaaaab 	.word	0x3eaaaaab
  405800:	bd15a221 	.word	0xbd15a221
  405804:	3d6ef16b 	.word	0x3d6ef16b
  405808:	3d9d8795 	.word	0x3d9d8795
  40580c:	3de38e38 	.word	0x3de38e38
  405810:	3e4ccccd 	.word	0x3e4ccccd
  405814:	0040be08 	.word	0x0040be08
  405818:	0040bdf8 	.word	0x0040bdf8
  40581c:	7149f2ca 	.word	0x7149f2ca
  405820:	3f97ffff 	.word	0x3f97ffff
  405824:	bfc90fdb 	.word	0xbfc90fdb
  405828:	401bffff 	.word	0x401bffff
  40582c:	bf800000 	.word	0xbf800000

00405830 <fabsf>:
  405830:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  405834:	4770      	bx	lr
  405836:	bf00      	nop

00405838 <floorf>:
  405838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40583c:	f020 4700 	bic.w	r7, r0, #2147483648	; 0x80000000
  405840:	0dfc      	lsrs	r4, r7, #23
  405842:	3c7f      	subs	r4, #127	; 0x7f
  405844:	2c16      	cmp	r4, #22
  405846:	4605      	mov	r5, r0
  405848:	dc13      	bgt.n	405872 <floorf+0x3a>
  40584a:	2c00      	cmp	r4, #0
  40584c:	4680      	mov	r8, r0
  40584e:	db1b      	blt.n	405888 <floorf+0x50>
  405850:	4f19      	ldr	r7, [pc, #100]	; (4058b8 <floorf+0x80>)
  405852:	4127      	asrs	r7, r4
  405854:	4238      	tst	r0, r7
  405856:	d014      	beq.n	405882 <floorf+0x4a>
  405858:	4918      	ldr	r1, [pc, #96]	; (4058bc <floorf+0x84>)
  40585a:	f000 fd4f 	bl	4062fc <__addsf3>
  40585e:	2100      	movs	r1, #0
  405860:	f001 f810 	bl	406884 <__aeabi_fcmpgt>
  405864:	b168      	cbz	r0, 405882 <floorf+0x4a>
  405866:	2d00      	cmp	r5, #0
  405868:	db1b      	blt.n	4058a2 <floorf+0x6a>
  40586a:	ea28 0007 	bic.w	r0, r8, r7
  40586e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405872:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
  405876:	d304      	bcc.n	405882 <floorf+0x4a>
  405878:	4601      	mov	r1, r0
  40587a:	f000 fd3f 	bl	4062fc <__addsf3>
  40587e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405882:	4628      	mov	r0, r5
  405884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405888:	490c      	ldr	r1, [pc, #48]	; (4058bc <floorf+0x84>)
  40588a:	f000 fd37 	bl	4062fc <__addsf3>
  40588e:	2100      	movs	r1, #0
  405890:	f000 fff8 	bl	406884 <__aeabi_fcmpgt>
  405894:	2800      	cmp	r0, #0
  405896:	d0f4      	beq.n	405882 <floorf+0x4a>
  405898:	2d00      	cmp	r5, #0
  40589a:	db08      	blt.n	4058ae <floorf+0x76>
  40589c:	2000      	movs	r0, #0
  40589e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4058a2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  4058a6:	fa43 f404 	asr.w	r4, r3, r4
  4058aa:	44a0      	add	r8, r4
  4058ac:	e7dd      	b.n	40586a <floorf+0x32>
  4058ae:	2f00      	cmp	r7, #0
  4058b0:	d0e7      	beq.n	405882 <floorf+0x4a>
  4058b2:	4803      	ldr	r0, [pc, #12]	; (4058c0 <floorf+0x88>)
  4058b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4058b8:	007fffff 	.word	0x007fffff
  4058bc:	7149f2ca 	.word	0x7149f2ca
  4058c0:	bf800000 	.word	0xbf800000

004058c4 <scalbnf>:
  4058c4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  4058c8:	b538      	push	{r3, r4, r5, lr}
  4058ca:	4603      	mov	r3, r0
  4058cc:	d016      	beq.n	4058fc <scalbnf+0x38>
  4058ce:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  4058d2:	d20f      	bcs.n	4058f4 <scalbnf+0x30>
  4058d4:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  4058d8:	460d      	mov	r5, r1
  4058da:	d310      	bcc.n	4058fe <scalbnf+0x3a>
  4058dc:	4604      	mov	r4, r0
  4058de:	0dd0      	lsrs	r0, r2, #23
  4058e0:	4428      	add	r0, r5
  4058e2:	28fe      	cmp	r0, #254	; 0xfe
  4058e4:	dc2e      	bgt.n	405944 <scalbnf+0x80>
  4058e6:	2800      	cmp	r0, #0
  4058e8:	dd1d      	ble.n	405926 <scalbnf+0x62>
  4058ea:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
  4058ee:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
  4058f2:	bd38      	pop	{r3, r4, r5, pc}
  4058f4:	4601      	mov	r1, r0
  4058f6:	f000 fd01 	bl	4062fc <__addsf3>
  4058fa:	bd38      	pop	{r3, r4, r5, pc}
  4058fc:	bd38      	pop	{r3, r4, r5, pc}
  4058fe:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
  405902:	f000 fe03 	bl	40650c <__aeabi_fmul>
  405906:	4a18      	ldr	r2, [pc, #96]	; (405968 <scalbnf+0xa4>)
  405908:	4295      	cmp	r5, r2
  40590a:	4603      	mov	r3, r0
  40590c:	db07      	blt.n	40591e <scalbnf+0x5a>
  40590e:	4604      	mov	r4, r0
  405910:	f3c0 50c7 	ubfx	r0, r0, #23, #8
  405914:	3819      	subs	r0, #25
  405916:	e7e3      	b.n	4058e0 <scalbnf+0x1c>
  405918:	4814      	ldr	r0, [pc, #80]	; (40596c <scalbnf+0xa8>)
  40591a:	f000 f82b 	bl	405974 <copysignf>
  40591e:	4913      	ldr	r1, [pc, #76]	; (40596c <scalbnf+0xa8>)
  405920:	f000 fdf4 	bl	40650c <__aeabi_fmul>
  405924:	bd38      	pop	{r3, r4, r5, pc}
  405926:	f110 0f16 	cmn.w	r0, #22
  40592a:	da13      	bge.n	405954 <scalbnf+0x90>
  40592c:	f24c 3250 	movw	r2, #50000	; 0xc350
  405930:	4295      	cmp	r5, r2
  405932:	4619      	mov	r1, r3
  405934:	ddf0      	ble.n	405918 <scalbnf+0x54>
  405936:	480e      	ldr	r0, [pc, #56]	; (405970 <scalbnf+0xac>)
  405938:	f000 f81c 	bl	405974 <copysignf>
  40593c:	490c      	ldr	r1, [pc, #48]	; (405970 <scalbnf+0xac>)
  40593e:	f000 fde5 	bl	40650c <__aeabi_fmul>
  405942:	bd38      	pop	{r3, r4, r5, pc}
  405944:	4619      	mov	r1, r3
  405946:	480a      	ldr	r0, [pc, #40]	; (405970 <scalbnf+0xac>)
  405948:	f000 f814 	bl	405974 <copysignf>
  40594c:	4908      	ldr	r1, [pc, #32]	; (405970 <scalbnf+0xac>)
  40594e:	f000 fddd 	bl	40650c <__aeabi_fmul>
  405952:	bd38      	pop	{r3, r4, r5, pc}
  405954:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
  405958:	3019      	adds	r0, #25
  40595a:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
  40595e:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
  405962:	f000 fdd3 	bl	40650c <__aeabi_fmul>
  405966:	bd38      	pop	{r3, r4, r5, pc}
  405968:	ffff3cb0 	.word	0xffff3cb0
  40596c:	0da24260 	.word	0x0da24260
  405970:	7149f2ca 	.word	0x7149f2ca

00405974 <copysignf>:
  405974:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405978:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  40597c:	4308      	orrs	r0, r1
  40597e:	4770      	bx	lr

00405980 <__aeabi_drsub>:
  405980:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405984:	e002      	b.n	40598c <__adddf3>
  405986:	bf00      	nop

00405988 <__aeabi_dsub>:
  405988:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040598c <__adddf3>:
  40598c:	b530      	push	{r4, r5, lr}
  40598e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405992:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405996:	ea94 0f05 	teq	r4, r5
  40599a:	bf08      	it	eq
  40599c:	ea90 0f02 	teqeq	r0, r2
  4059a0:	bf1f      	itttt	ne
  4059a2:	ea54 0c00 	orrsne.w	ip, r4, r0
  4059a6:	ea55 0c02 	orrsne.w	ip, r5, r2
  4059aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4059ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4059b2:	f000 80e2 	beq.w	405b7a <__adddf3+0x1ee>
  4059b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4059ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4059be:	bfb8      	it	lt
  4059c0:	426d      	neglt	r5, r5
  4059c2:	dd0c      	ble.n	4059de <__adddf3+0x52>
  4059c4:	442c      	add	r4, r5
  4059c6:	ea80 0202 	eor.w	r2, r0, r2
  4059ca:	ea81 0303 	eor.w	r3, r1, r3
  4059ce:	ea82 0000 	eor.w	r0, r2, r0
  4059d2:	ea83 0101 	eor.w	r1, r3, r1
  4059d6:	ea80 0202 	eor.w	r2, r0, r2
  4059da:	ea81 0303 	eor.w	r3, r1, r3
  4059de:	2d36      	cmp	r5, #54	; 0x36
  4059e0:	bf88      	it	hi
  4059e2:	bd30      	pophi	{r4, r5, pc}
  4059e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4059e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4059ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4059f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4059f4:	d002      	beq.n	4059fc <__adddf3+0x70>
  4059f6:	4240      	negs	r0, r0
  4059f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4059fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405a00:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405a04:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405a08:	d002      	beq.n	405a10 <__adddf3+0x84>
  405a0a:	4252      	negs	r2, r2
  405a0c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405a10:	ea94 0f05 	teq	r4, r5
  405a14:	f000 80a7 	beq.w	405b66 <__adddf3+0x1da>
  405a18:	f1a4 0401 	sub.w	r4, r4, #1
  405a1c:	f1d5 0e20 	rsbs	lr, r5, #32
  405a20:	db0d      	blt.n	405a3e <__adddf3+0xb2>
  405a22:	fa02 fc0e 	lsl.w	ip, r2, lr
  405a26:	fa22 f205 	lsr.w	r2, r2, r5
  405a2a:	1880      	adds	r0, r0, r2
  405a2c:	f141 0100 	adc.w	r1, r1, #0
  405a30:	fa03 f20e 	lsl.w	r2, r3, lr
  405a34:	1880      	adds	r0, r0, r2
  405a36:	fa43 f305 	asr.w	r3, r3, r5
  405a3a:	4159      	adcs	r1, r3
  405a3c:	e00e      	b.n	405a5c <__adddf3+0xd0>
  405a3e:	f1a5 0520 	sub.w	r5, r5, #32
  405a42:	f10e 0e20 	add.w	lr, lr, #32
  405a46:	2a01      	cmp	r2, #1
  405a48:	fa03 fc0e 	lsl.w	ip, r3, lr
  405a4c:	bf28      	it	cs
  405a4e:	f04c 0c02 	orrcs.w	ip, ip, #2
  405a52:	fa43 f305 	asr.w	r3, r3, r5
  405a56:	18c0      	adds	r0, r0, r3
  405a58:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405a5c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405a60:	d507      	bpl.n	405a72 <__adddf3+0xe6>
  405a62:	f04f 0e00 	mov.w	lr, #0
  405a66:	f1dc 0c00 	rsbs	ip, ip, #0
  405a6a:	eb7e 0000 	sbcs.w	r0, lr, r0
  405a6e:	eb6e 0101 	sbc.w	r1, lr, r1
  405a72:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405a76:	d31b      	bcc.n	405ab0 <__adddf3+0x124>
  405a78:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405a7c:	d30c      	bcc.n	405a98 <__adddf3+0x10c>
  405a7e:	0849      	lsrs	r1, r1, #1
  405a80:	ea5f 0030 	movs.w	r0, r0, rrx
  405a84:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405a88:	f104 0401 	add.w	r4, r4, #1
  405a8c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405a90:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405a94:	f080 809a 	bcs.w	405bcc <__adddf3+0x240>
  405a98:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405a9c:	bf08      	it	eq
  405a9e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405aa2:	f150 0000 	adcs.w	r0, r0, #0
  405aa6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405aaa:	ea41 0105 	orr.w	r1, r1, r5
  405aae:	bd30      	pop	{r4, r5, pc}
  405ab0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405ab4:	4140      	adcs	r0, r0
  405ab6:	eb41 0101 	adc.w	r1, r1, r1
  405aba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405abe:	f1a4 0401 	sub.w	r4, r4, #1
  405ac2:	d1e9      	bne.n	405a98 <__adddf3+0x10c>
  405ac4:	f091 0f00 	teq	r1, #0
  405ac8:	bf04      	itt	eq
  405aca:	4601      	moveq	r1, r0
  405acc:	2000      	moveq	r0, #0
  405ace:	fab1 f381 	clz	r3, r1
  405ad2:	bf08      	it	eq
  405ad4:	3320      	addeq	r3, #32
  405ad6:	f1a3 030b 	sub.w	r3, r3, #11
  405ada:	f1b3 0220 	subs.w	r2, r3, #32
  405ade:	da0c      	bge.n	405afa <__adddf3+0x16e>
  405ae0:	320c      	adds	r2, #12
  405ae2:	dd08      	ble.n	405af6 <__adddf3+0x16a>
  405ae4:	f102 0c14 	add.w	ip, r2, #20
  405ae8:	f1c2 020c 	rsb	r2, r2, #12
  405aec:	fa01 f00c 	lsl.w	r0, r1, ip
  405af0:	fa21 f102 	lsr.w	r1, r1, r2
  405af4:	e00c      	b.n	405b10 <__adddf3+0x184>
  405af6:	f102 0214 	add.w	r2, r2, #20
  405afa:	bfd8      	it	le
  405afc:	f1c2 0c20 	rsble	ip, r2, #32
  405b00:	fa01 f102 	lsl.w	r1, r1, r2
  405b04:	fa20 fc0c 	lsr.w	ip, r0, ip
  405b08:	bfdc      	itt	le
  405b0a:	ea41 010c 	orrle.w	r1, r1, ip
  405b0e:	4090      	lslle	r0, r2
  405b10:	1ae4      	subs	r4, r4, r3
  405b12:	bfa2      	ittt	ge
  405b14:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405b18:	4329      	orrge	r1, r5
  405b1a:	bd30      	popge	{r4, r5, pc}
  405b1c:	ea6f 0404 	mvn.w	r4, r4
  405b20:	3c1f      	subs	r4, #31
  405b22:	da1c      	bge.n	405b5e <__adddf3+0x1d2>
  405b24:	340c      	adds	r4, #12
  405b26:	dc0e      	bgt.n	405b46 <__adddf3+0x1ba>
  405b28:	f104 0414 	add.w	r4, r4, #20
  405b2c:	f1c4 0220 	rsb	r2, r4, #32
  405b30:	fa20 f004 	lsr.w	r0, r0, r4
  405b34:	fa01 f302 	lsl.w	r3, r1, r2
  405b38:	ea40 0003 	orr.w	r0, r0, r3
  405b3c:	fa21 f304 	lsr.w	r3, r1, r4
  405b40:	ea45 0103 	orr.w	r1, r5, r3
  405b44:	bd30      	pop	{r4, r5, pc}
  405b46:	f1c4 040c 	rsb	r4, r4, #12
  405b4a:	f1c4 0220 	rsb	r2, r4, #32
  405b4e:	fa20 f002 	lsr.w	r0, r0, r2
  405b52:	fa01 f304 	lsl.w	r3, r1, r4
  405b56:	ea40 0003 	orr.w	r0, r0, r3
  405b5a:	4629      	mov	r1, r5
  405b5c:	bd30      	pop	{r4, r5, pc}
  405b5e:	fa21 f004 	lsr.w	r0, r1, r4
  405b62:	4629      	mov	r1, r5
  405b64:	bd30      	pop	{r4, r5, pc}
  405b66:	f094 0f00 	teq	r4, #0
  405b6a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405b6e:	bf06      	itte	eq
  405b70:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405b74:	3401      	addeq	r4, #1
  405b76:	3d01      	subne	r5, #1
  405b78:	e74e      	b.n	405a18 <__adddf3+0x8c>
  405b7a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405b7e:	bf18      	it	ne
  405b80:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405b84:	d029      	beq.n	405bda <__adddf3+0x24e>
  405b86:	ea94 0f05 	teq	r4, r5
  405b8a:	bf08      	it	eq
  405b8c:	ea90 0f02 	teqeq	r0, r2
  405b90:	d005      	beq.n	405b9e <__adddf3+0x212>
  405b92:	ea54 0c00 	orrs.w	ip, r4, r0
  405b96:	bf04      	itt	eq
  405b98:	4619      	moveq	r1, r3
  405b9a:	4610      	moveq	r0, r2
  405b9c:	bd30      	pop	{r4, r5, pc}
  405b9e:	ea91 0f03 	teq	r1, r3
  405ba2:	bf1e      	ittt	ne
  405ba4:	2100      	movne	r1, #0
  405ba6:	2000      	movne	r0, #0
  405ba8:	bd30      	popne	{r4, r5, pc}
  405baa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405bae:	d105      	bne.n	405bbc <__adddf3+0x230>
  405bb0:	0040      	lsls	r0, r0, #1
  405bb2:	4149      	adcs	r1, r1
  405bb4:	bf28      	it	cs
  405bb6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405bba:	bd30      	pop	{r4, r5, pc}
  405bbc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405bc0:	bf3c      	itt	cc
  405bc2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405bc6:	bd30      	popcc	{r4, r5, pc}
  405bc8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405bcc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405bd0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405bd4:	f04f 0000 	mov.w	r0, #0
  405bd8:	bd30      	pop	{r4, r5, pc}
  405bda:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405bde:	bf1a      	itte	ne
  405be0:	4619      	movne	r1, r3
  405be2:	4610      	movne	r0, r2
  405be4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405be8:	bf1c      	itt	ne
  405bea:	460b      	movne	r3, r1
  405bec:	4602      	movne	r2, r0
  405bee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405bf2:	bf06      	itte	eq
  405bf4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405bf8:	ea91 0f03 	teqeq	r1, r3
  405bfc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405c00:	bd30      	pop	{r4, r5, pc}
  405c02:	bf00      	nop

00405c04 <__aeabi_ui2d>:
  405c04:	f090 0f00 	teq	r0, #0
  405c08:	bf04      	itt	eq
  405c0a:	2100      	moveq	r1, #0
  405c0c:	4770      	bxeq	lr
  405c0e:	b530      	push	{r4, r5, lr}
  405c10:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405c14:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405c18:	f04f 0500 	mov.w	r5, #0
  405c1c:	f04f 0100 	mov.w	r1, #0
  405c20:	e750      	b.n	405ac4 <__adddf3+0x138>
  405c22:	bf00      	nop

00405c24 <__aeabi_i2d>:
  405c24:	f090 0f00 	teq	r0, #0
  405c28:	bf04      	itt	eq
  405c2a:	2100      	moveq	r1, #0
  405c2c:	4770      	bxeq	lr
  405c2e:	b530      	push	{r4, r5, lr}
  405c30:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405c34:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405c38:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405c3c:	bf48      	it	mi
  405c3e:	4240      	negmi	r0, r0
  405c40:	f04f 0100 	mov.w	r1, #0
  405c44:	e73e      	b.n	405ac4 <__adddf3+0x138>
  405c46:	bf00      	nop

00405c48 <__aeabi_f2d>:
  405c48:	0042      	lsls	r2, r0, #1
  405c4a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405c4e:	ea4f 0131 	mov.w	r1, r1, rrx
  405c52:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405c56:	bf1f      	itttt	ne
  405c58:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405c5c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405c60:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405c64:	4770      	bxne	lr
  405c66:	f092 0f00 	teq	r2, #0
  405c6a:	bf14      	ite	ne
  405c6c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405c70:	4770      	bxeq	lr
  405c72:	b530      	push	{r4, r5, lr}
  405c74:	f44f 7460 	mov.w	r4, #896	; 0x380
  405c78:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405c7c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405c80:	e720      	b.n	405ac4 <__adddf3+0x138>
  405c82:	bf00      	nop

00405c84 <__aeabi_ul2d>:
  405c84:	ea50 0201 	orrs.w	r2, r0, r1
  405c88:	bf08      	it	eq
  405c8a:	4770      	bxeq	lr
  405c8c:	b530      	push	{r4, r5, lr}
  405c8e:	f04f 0500 	mov.w	r5, #0
  405c92:	e00a      	b.n	405caa <__aeabi_l2d+0x16>

00405c94 <__aeabi_l2d>:
  405c94:	ea50 0201 	orrs.w	r2, r0, r1
  405c98:	bf08      	it	eq
  405c9a:	4770      	bxeq	lr
  405c9c:	b530      	push	{r4, r5, lr}
  405c9e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405ca2:	d502      	bpl.n	405caa <__aeabi_l2d+0x16>
  405ca4:	4240      	negs	r0, r0
  405ca6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405caa:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405cae:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405cb2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405cb6:	f43f aedc 	beq.w	405a72 <__adddf3+0xe6>
  405cba:	f04f 0203 	mov.w	r2, #3
  405cbe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405cc2:	bf18      	it	ne
  405cc4:	3203      	addne	r2, #3
  405cc6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405cca:	bf18      	it	ne
  405ccc:	3203      	addne	r2, #3
  405cce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405cd2:	f1c2 0320 	rsb	r3, r2, #32
  405cd6:	fa00 fc03 	lsl.w	ip, r0, r3
  405cda:	fa20 f002 	lsr.w	r0, r0, r2
  405cde:	fa01 fe03 	lsl.w	lr, r1, r3
  405ce2:	ea40 000e 	orr.w	r0, r0, lr
  405ce6:	fa21 f102 	lsr.w	r1, r1, r2
  405cea:	4414      	add	r4, r2
  405cec:	e6c1      	b.n	405a72 <__adddf3+0xe6>
  405cee:	bf00      	nop

00405cf0 <__aeabi_dmul>:
  405cf0:	b570      	push	{r4, r5, r6, lr}
  405cf2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405cf6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405cfa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405cfe:	bf1d      	ittte	ne
  405d00:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405d04:	ea94 0f0c 	teqne	r4, ip
  405d08:	ea95 0f0c 	teqne	r5, ip
  405d0c:	f000 f8de 	bleq	405ecc <__aeabi_dmul+0x1dc>
  405d10:	442c      	add	r4, r5
  405d12:	ea81 0603 	eor.w	r6, r1, r3
  405d16:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405d1a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405d1e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405d22:	bf18      	it	ne
  405d24:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405d28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405d2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405d30:	d038      	beq.n	405da4 <__aeabi_dmul+0xb4>
  405d32:	fba0 ce02 	umull	ip, lr, r0, r2
  405d36:	f04f 0500 	mov.w	r5, #0
  405d3a:	fbe1 e502 	umlal	lr, r5, r1, r2
  405d3e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405d42:	fbe0 e503 	umlal	lr, r5, r0, r3
  405d46:	f04f 0600 	mov.w	r6, #0
  405d4a:	fbe1 5603 	umlal	r5, r6, r1, r3
  405d4e:	f09c 0f00 	teq	ip, #0
  405d52:	bf18      	it	ne
  405d54:	f04e 0e01 	orrne.w	lr, lr, #1
  405d58:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405d5c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405d60:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405d64:	d204      	bcs.n	405d70 <__aeabi_dmul+0x80>
  405d66:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405d6a:	416d      	adcs	r5, r5
  405d6c:	eb46 0606 	adc.w	r6, r6, r6
  405d70:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405d74:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405d78:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405d7c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405d80:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405d84:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405d88:	bf88      	it	hi
  405d8a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405d8e:	d81e      	bhi.n	405dce <__aeabi_dmul+0xde>
  405d90:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405d94:	bf08      	it	eq
  405d96:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405d9a:	f150 0000 	adcs.w	r0, r0, #0
  405d9e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405da2:	bd70      	pop	{r4, r5, r6, pc}
  405da4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405da8:	ea46 0101 	orr.w	r1, r6, r1
  405dac:	ea40 0002 	orr.w	r0, r0, r2
  405db0:	ea81 0103 	eor.w	r1, r1, r3
  405db4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405db8:	bfc2      	ittt	gt
  405dba:	ebd4 050c 	rsbsgt	r5, r4, ip
  405dbe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405dc2:	bd70      	popgt	{r4, r5, r6, pc}
  405dc4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405dc8:	f04f 0e00 	mov.w	lr, #0
  405dcc:	3c01      	subs	r4, #1
  405dce:	f300 80ab 	bgt.w	405f28 <__aeabi_dmul+0x238>
  405dd2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405dd6:	bfde      	ittt	le
  405dd8:	2000      	movle	r0, #0
  405dda:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405dde:	bd70      	pople	{r4, r5, r6, pc}
  405de0:	f1c4 0400 	rsb	r4, r4, #0
  405de4:	3c20      	subs	r4, #32
  405de6:	da35      	bge.n	405e54 <__aeabi_dmul+0x164>
  405de8:	340c      	adds	r4, #12
  405dea:	dc1b      	bgt.n	405e24 <__aeabi_dmul+0x134>
  405dec:	f104 0414 	add.w	r4, r4, #20
  405df0:	f1c4 0520 	rsb	r5, r4, #32
  405df4:	fa00 f305 	lsl.w	r3, r0, r5
  405df8:	fa20 f004 	lsr.w	r0, r0, r4
  405dfc:	fa01 f205 	lsl.w	r2, r1, r5
  405e00:	ea40 0002 	orr.w	r0, r0, r2
  405e04:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405e08:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405e0c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405e10:	fa21 f604 	lsr.w	r6, r1, r4
  405e14:	eb42 0106 	adc.w	r1, r2, r6
  405e18:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405e1c:	bf08      	it	eq
  405e1e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405e22:	bd70      	pop	{r4, r5, r6, pc}
  405e24:	f1c4 040c 	rsb	r4, r4, #12
  405e28:	f1c4 0520 	rsb	r5, r4, #32
  405e2c:	fa00 f304 	lsl.w	r3, r0, r4
  405e30:	fa20 f005 	lsr.w	r0, r0, r5
  405e34:	fa01 f204 	lsl.w	r2, r1, r4
  405e38:	ea40 0002 	orr.w	r0, r0, r2
  405e3c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405e40:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405e44:	f141 0100 	adc.w	r1, r1, #0
  405e48:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405e4c:	bf08      	it	eq
  405e4e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405e52:	bd70      	pop	{r4, r5, r6, pc}
  405e54:	f1c4 0520 	rsb	r5, r4, #32
  405e58:	fa00 f205 	lsl.w	r2, r0, r5
  405e5c:	ea4e 0e02 	orr.w	lr, lr, r2
  405e60:	fa20 f304 	lsr.w	r3, r0, r4
  405e64:	fa01 f205 	lsl.w	r2, r1, r5
  405e68:	ea43 0302 	orr.w	r3, r3, r2
  405e6c:	fa21 f004 	lsr.w	r0, r1, r4
  405e70:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405e74:	fa21 f204 	lsr.w	r2, r1, r4
  405e78:	ea20 0002 	bic.w	r0, r0, r2
  405e7c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405e80:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405e84:	bf08      	it	eq
  405e86:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405e8a:	bd70      	pop	{r4, r5, r6, pc}
  405e8c:	f094 0f00 	teq	r4, #0
  405e90:	d10f      	bne.n	405eb2 <__aeabi_dmul+0x1c2>
  405e92:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405e96:	0040      	lsls	r0, r0, #1
  405e98:	eb41 0101 	adc.w	r1, r1, r1
  405e9c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405ea0:	bf08      	it	eq
  405ea2:	3c01      	subeq	r4, #1
  405ea4:	d0f7      	beq.n	405e96 <__aeabi_dmul+0x1a6>
  405ea6:	ea41 0106 	orr.w	r1, r1, r6
  405eaa:	f095 0f00 	teq	r5, #0
  405eae:	bf18      	it	ne
  405eb0:	4770      	bxne	lr
  405eb2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405eb6:	0052      	lsls	r2, r2, #1
  405eb8:	eb43 0303 	adc.w	r3, r3, r3
  405ebc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405ec0:	bf08      	it	eq
  405ec2:	3d01      	subeq	r5, #1
  405ec4:	d0f7      	beq.n	405eb6 <__aeabi_dmul+0x1c6>
  405ec6:	ea43 0306 	orr.w	r3, r3, r6
  405eca:	4770      	bx	lr
  405ecc:	ea94 0f0c 	teq	r4, ip
  405ed0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405ed4:	bf18      	it	ne
  405ed6:	ea95 0f0c 	teqne	r5, ip
  405eda:	d00c      	beq.n	405ef6 <__aeabi_dmul+0x206>
  405edc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405ee0:	bf18      	it	ne
  405ee2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405ee6:	d1d1      	bne.n	405e8c <__aeabi_dmul+0x19c>
  405ee8:	ea81 0103 	eor.w	r1, r1, r3
  405eec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405ef0:	f04f 0000 	mov.w	r0, #0
  405ef4:	bd70      	pop	{r4, r5, r6, pc}
  405ef6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405efa:	bf06      	itte	eq
  405efc:	4610      	moveq	r0, r2
  405efe:	4619      	moveq	r1, r3
  405f00:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405f04:	d019      	beq.n	405f3a <__aeabi_dmul+0x24a>
  405f06:	ea94 0f0c 	teq	r4, ip
  405f0a:	d102      	bne.n	405f12 <__aeabi_dmul+0x222>
  405f0c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405f10:	d113      	bne.n	405f3a <__aeabi_dmul+0x24a>
  405f12:	ea95 0f0c 	teq	r5, ip
  405f16:	d105      	bne.n	405f24 <__aeabi_dmul+0x234>
  405f18:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405f1c:	bf1c      	itt	ne
  405f1e:	4610      	movne	r0, r2
  405f20:	4619      	movne	r1, r3
  405f22:	d10a      	bne.n	405f3a <__aeabi_dmul+0x24a>
  405f24:	ea81 0103 	eor.w	r1, r1, r3
  405f28:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405f2c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405f30:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405f34:	f04f 0000 	mov.w	r0, #0
  405f38:	bd70      	pop	{r4, r5, r6, pc}
  405f3a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405f3e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405f42:	bd70      	pop	{r4, r5, r6, pc}

00405f44 <__aeabi_ddiv>:
  405f44:	b570      	push	{r4, r5, r6, lr}
  405f46:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405f4a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405f4e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405f52:	bf1d      	ittte	ne
  405f54:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405f58:	ea94 0f0c 	teqne	r4, ip
  405f5c:	ea95 0f0c 	teqne	r5, ip
  405f60:	f000 f8a7 	bleq	4060b2 <__aeabi_ddiv+0x16e>
  405f64:	eba4 0405 	sub.w	r4, r4, r5
  405f68:	ea81 0e03 	eor.w	lr, r1, r3
  405f6c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405f70:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405f74:	f000 8088 	beq.w	406088 <__aeabi_ddiv+0x144>
  405f78:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405f7c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405f80:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405f84:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405f88:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405f8c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405f90:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405f94:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405f98:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405f9c:	429d      	cmp	r5, r3
  405f9e:	bf08      	it	eq
  405fa0:	4296      	cmpeq	r6, r2
  405fa2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405fa6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405faa:	d202      	bcs.n	405fb2 <__aeabi_ddiv+0x6e>
  405fac:	085b      	lsrs	r3, r3, #1
  405fae:	ea4f 0232 	mov.w	r2, r2, rrx
  405fb2:	1ab6      	subs	r6, r6, r2
  405fb4:	eb65 0503 	sbc.w	r5, r5, r3
  405fb8:	085b      	lsrs	r3, r3, #1
  405fba:	ea4f 0232 	mov.w	r2, r2, rrx
  405fbe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405fc2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405fc6:	ebb6 0e02 	subs.w	lr, r6, r2
  405fca:	eb75 0e03 	sbcs.w	lr, r5, r3
  405fce:	bf22      	ittt	cs
  405fd0:	1ab6      	subcs	r6, r6, r2
  405fd2:	4675      	movcs	r5, lr
  405fd4:	ea40 000c 	orrcs.w	r0, r0, ip
  405fd8:	085b      	lsrs	r3, r3, #1
  405fda:	ea4f 0232 	mov.w	r2, r2, rrx
  405fde:	ebb6 0e02 	subs.w	lr, r6, r2
  405fe2:	eb75 0e03 	sbcs.w	lr, r5, r3
  405fe6:	bf22      	ittt	cs
  405fe8:	1ab6      	subcs	r6, r6, r2
  405fea:	4675      	movcs	r5, lr
  405fec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405ff0:	085b      	lsrs	r3, r3, #1
  405ff2:	ea4f 0232 	mov.w	r2, r2, rrx
  405ff6:	ebb6 0e02 	subs.w	lr, r6, r2
  405ffa:	eb75 0e03 	sbcs.w	lr, r5, r3
  405ffe:	bf22      	ittt	cs
  406000:	1ab6      	subcs	r6, r6, r2
  406002:	4675      	movcs	r5, lr
  406004:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406008:	085b      	lsrs	r3, r3, #1
  40600a:	ea4f 0232 	mov.w	r2, r2, rrx
  40600e:	ebb6 0e02 	subs.w	lr, r6, r2
  406012:	eb75 0e03 	sbcs.w	lr, r5, r3
  406016:	bf22      	ittt	cs
  406018:	1ab6      	subcs	r6, r6, r2
  40601a:	4675      	movcs	r5, lr
  40601c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406020:	ea55 0e06 	orrs.w	lr, r5, r6
  406024:	d018      	beq.n	406058 <__aeabi_ddiv+0x114>
  406026:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40602a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40602e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406032:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406036:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40603a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40603e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406042:	d1c0      	bne.n	405fc6 <__aeabi_ddiv+0x82>
  406044:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406048:	d10b      	bne.n	406062 <__aeabi_ddiv+0x11e>
  40604a:	ea41 0100 	orr.w	r1, r1, r0
  40604e:	f04f 0000 	mov.w	r0, #0
  406052:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  406056:	e7b6      	b.n	405fc6 <__aeabi_ddiv+0x82>
  406058:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40605c:	bf04      	itt	eq
  40605e:	4301      	orreq	r1, r0
  406060:	2000      	moveq	r0, #0
  406062:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406066:	bf88      	it	hi
  406068:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40606c:	f63f aeaf 	bhi.w	405dce <__aeabi_dmul+0xde>
  406070:	ebb5 0c03 	subs.w	ip, r5, r3
  406074:	bf04      	itt	eq
  406076:	ebb6 0c02 	subseq.w	ip, r6, r2
  40607a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40607e:	f150 0000 	adcs.w	r0, r0, #0
  406082:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406086:	bd70      	pop	{r4, r5, r6, pc}
  406088:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40608c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406090:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406094:	bfc2      	ittt	gt
  406096:	ebd4 050c 	rsbsgt	r5, r4, ip
  40609a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40609e:	bd70      	popgt	{r4, r5, r6, pc}
  4060a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4060a4:	f04f 0e00 	mov.w	lr, #0
  4060a8:	3c01      	subs	r4, #1
  4060aa:	e690      	b.n	405dce <__aeabi_dmul+0xde>
  4060ac:	ea45 0e06 	orr.w	lr, r5, r6
  4060b0:	e68d      	b.n	405dce <__aeabi_dmul+0xde>
  4060b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4060b6:	ea94 0f0c 	teq	r4, ip
  4060ba:	bf08      	it	eq
  4060bc:	ea95 0f0c 	teqeq	r5, ip
  4060c0:	f43f af3b 	beq.w	405f3a <__aeabi_dmul+0x24a>
  4060c4:	ea94 0f0c 	teq	r4, ip
  4060c8:	d10a      	bne.n	4060e0 <__aeabi_ddiv+0x19c>
  4060ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4060ce:	f47f af34 	bne.w	405f3a <__aeabi_dmul+0x24a>
  4060d2:	ea95 0f0c 	teq	r5, ip
  4060d6:	f47f af25 	bne.w	405f24 <__aeabi_dmul+0x234>
  4060da:	4610      	mov	r0, r2
  4060dc:	4619      	mov	r1, r3
  4060de:	e72c      	b.n	405f3a <__aeabi_dmul+0x24a>
  4060e0:	ea95 0f0c 	teq	r5, ip
  4060e4:	d106      	bne.n	4060f4 <__aeabi_ddiv+0x1b0>
  4060e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4060ea:	f43f aefd 	beq.w	405ee8 <__aeabi_dmul+0x1f8>
  4060ee:	4610      	mov	r0, r2
  4060f0:	4619      	mov	r1, r3
  4060f2:	e722      	b.n	405f3a <__aeabi_dmul+0x24a>
  4060f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4060f8:	bf18      	it	ne
  4060fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4060fe:	f47f aec5 	bne.w	405e8c <__aeabi_dmul+0x19c>
  406102:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  406106:	f47f af0d 	bne.w	405f24 <__aeabi_dmul+0x234>
  40610a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40610e:	f47f aeeb 	bne.w	405ee8 <__aeabi_dmul+0x1f8>
  406112:	e712      	b.n	405f3a <__aeabi_dmul+0x24a>

00406114 <__gedf2>:
  406114:	f04f 3cff 	mov.w	ip, #4294967295
  406118:	e006      	b.n	406128 <__cmpdf2+0x4>
  40611a:	bf00      	nop

0040611c <__ledf2>:
  40611c:	f04f 0c01 	mov.w	ip, #1
  406120:	e002      	b.n	406128 <__cmpdf2+0x4>
  406122:	bf00      	nop

00406124 <__cmpdf2>:
  406124:	f04f 0c01 	mov.w	ip, #1
  406128:	f84d cd04 	str.w	ip, [sp, #-4]!
  40612c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406130:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406134:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406138:	bf18      	it	ne
  40613a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40613e:	d01b      	beq.n	406178 <__cmpdf2+0x54>
  406140:	b001      	add	sp, #4
  406142:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406146:	bf0c      	ite	eq
  406148:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40614c:	ea91 0f03 	teqne	r1, r3
  406150:	bf02      	ittt	eq
  406152:	ea90 0f02 	teqeq	r0, r2
  406156:	2000      	moveq	r0, #0
  406158:	4770      	bxeq	lr
  40615a:	f110 0f00 	cmn.w	r0, #0
  40615e:	ea91 0f03 	teq	r1, r3
  406162:	bf58      	it	pl
  406164:	4299      	cmppl	r1, r3
  406166:	bf08      	it	eq
  406168:	4290      	cmpeq	r0, r2
  40616a:	bf2c      	ite	cs
  40616c:	17d8      	asrcs	r0, r3, #31
  40616e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406172:	f040 0001 	orr.w	r0, r0, #1
  406176:	4770      	bx	lr
  406178:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40617c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406180:	d102      	bne.n	406188 <__cmpdf2+0x64>
  406182:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406186:	d107      	bne.n	406198 <__cmpdf2+0x74>
  406188:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40618c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406190:	d1d6      	bne.n	406140 <__cmpdf2+0x1c>
  406192:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406196:	d0d3      	beq.n	406140 <__cmpdf2+0x1c>
  406198:	f85d 0b04 	ldr.w	r0, [sp], #4
  40619c:	4770      	bx	lr
  40619e:	bf00      	nop

004061a0 <__aeabi_cdrcmple>:
  4061a0:	4684      	mov	ip, r0
  4061a2:	4610      	mov	r0, r2
  4061a4:	4662      	mov	r2, ip
  4061a6:	468c      	mov	ip, r1
  4061a8:	4619      	mov	r1, r3
  4061aa:	4663      	mov	r3, ip
  4061ac:	e000      	b.n	4061b0 <__aeabi_cdcmpeq>
  4061ae:	bf00      	nop

004061b0 <__aeabi_cdcmpeq>:
  4061b0:	b501      	push	{r0, lr}
  4061b2:	f7ff ffb7 	bl	406124 <__cmpdf2>
  4061b6:	2800      	cmp	r0, #0
  4061b8:	bf48      	it	mi
  4061ba:	f110 0f00 	cmnmi.w	r0, #0
  4061be:	bd01      	pop	{r0, pc}

004061c0 <__aeabi_dcmpeq>:
  4061c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4061c4:	f7ff fff4 	bl	4061b0 <__aeabi_cdcmpeq>
  4061c8:	bf0c      	ite	eq
  4061ca:	2001      	moveq	r0, #1
  4061cc:	2000      	movne	r0, #0
  4061ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4061d2:	bf00      	nop

004061d4 <__aeabi_dcmplt>:
  4061d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4061d8:	f7ff ffea 	bl	4061b0 <__aeabi_cdcmpeq>
  4061dc:	bf34      	ite	cc
  4061de:	2001      	movcc	r0, #1
  4061e0:	2000      	movcs	r0, #0
  4061e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4061e6:	bf00      	nop

004061e8 <__aeabi_dcmple>:
  4061e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4061ec:	f7ff ffe0 	bl	4061b0 <__aeabi_cdcmpeq>
  4061f0:	bf94      	ite	ls
  4061f2:	2001      	movls	r0, #1
  4061f4:	2000      	movhi	r0, #0
  4061f6:	f85d fb08 	ldr.w	pc, [sp], #8
  4061fa:	bf00      	nop

004061fc <__aeabi_dcmpge>:
  4061fc:	f84d ed08 	str.w	lr, [sp, #-8]!
  406200:	f7ff ffce 	bl	4061a0 <__aeabi_cdrcmple>
  406204:	bf94      	ite	ls
  406206:	2001      	movls	r0, #1
  406208:	2000      	movhi	r0, #0
  40620a:	f85d fb08 	ldr.w	pc, [sp], #8
  40620e:	bf00      	nop

00406210 <__aeabi_dcmpgt>:
  406210:	f84d ed08 	str.w	lr, [sp, #-8]!
  406214:	f7ff ffc4 	bl	4061a0 <__aeabi_cdrcmple>
  406218:	bf34      	ite	cc
  40621a:	2001      	movcc	r0, #1
  40621c:	2000      	movcs	r0, #0
  40621e:	f85d fb08 	ldr.w	pc, [sp], #8
  406222:	bf00      	nop

00406224 <__aeabi_dcmpun>:
  406224:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406228:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40622c:	d102      	bne.n	406234 <__aeabi_dcmpun+0x10>
  40622e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406232:	d10a      	bne.n	40624a <__aeabi_dcmpun+0x26>
  406234:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406238:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40623c:	d102      	bne.n	406244 <__aeabi_dcmpun+0x20>
  40623e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406242:	d102      	bne.n	40624a <__aeabi_dcmpun+0x26>
  406244:	f04f 0000 	mov.w	r0, #0
  406248:	4770      	bx	lr
  40624a:	f04f 0001 	mov.w	r0, #1
  40624e:	4770      	bx	lr

00406250 <__aeabi_d2f>:
  406250:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406254:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  406258:	bf24      	itt	cs
  40625a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40625e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  406262:	d90d      	bls.n	406280 <__aeabi_d2f+0x30>
  406264:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  406268:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40626c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  406270:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  406274:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  406278:	bf08      	it	eq
  40627a:	f020 0001 	biceq.w	r0, r0, #1
  40627e:	4770      	bx	lr
  406280:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  406284:	d121      	bne.n	4062ca <__aeabi_d2f+0x7a>
  406286:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40628a:	bfbc      	itt	lt
  40628c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  406290:	4770      	bxlt	lr
  406292:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406296:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40629a:	f1c2 0218 	rsb	r2, r2, #24
  40629e:	f1c2 0c20 	rsb	ip, r2, #32
  4062a2:	fa10 f30c 	lsls.w	r3, r0, ip
  4062a6:	fa20 f002 	lsr.w	r0, r0, r2
  4062aa:	bf18      	it	ne
  4062ac:	f040 0001 	orrne.w	r0, r0, #1
  4062b0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4062b4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4062b8:	fa03 fc0c 	lsl.w	ip, r3, ip
  4062bc:	ea40 000c 	orr.w	r0, r0, ip
  4062c0:	fa23 f302 	lsr.w	r3, r3, r2
  4062c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4062c8:	e7cc      	b.n	406264 <__aeabi_d2f+0x14>
  4062ca:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4062ce:	d107      	bne.n	4062e0 <__aeabi_d2f+0x90>
  4062d0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4062d4:	bf1e      	ittt	ne
  4062d6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4062da:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4062de:	4770      	bxne	lr
  4062e0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4062e4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4062e8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4062ec:	4770      	bx	lr
  4062ee:	bf00      	nop

004062f0 <__aeabi_frsub>:
  4062f0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  4062f4:	e002      	b.n	4062fc <__addsf3>
  4062f6:	bf00      	nop

004062f8 <__aeabi_fsub>:
  4062f8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

004062fc <__addsf3>:
  4062fc:	0042      	lsls	r2, r0, #1
  4062fe:	bf1f      	itttt	ne
  406300:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  406304:	ea92 0f03 	teqne	r2, r3
  406308:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  40630c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  406310:	d06a      	beq.n	4063e8 <__addsf3+0xec>
  406312:	ea4f 6212 	mov.w	r2, r2, lsr #24
  406316:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40631a:	bfc1      	itttt	gt
  40631c:	18d2      	addgt	r2, r2, r3
  40631e:	4041      	eorgt	r1, r0
  406320:	4048      	eorgt	r0, r1
  406322:	4041      	eorgt	r1, r0
  406324:	bfb8      	it	lt
  406326:	425b      	neglt	r3, r3
  406328:	2b19      	cmp	r3, #25
  40632a:	bf88      	it	hi
  40632c:	4770      	bxhi	lr
  40632e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  406332:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406336:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40633a:	bf18      	it	ne
  40633c:	4240      	negne	r0, r0
  40633e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406342:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  406346:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40634a:	bf18      	it	ne
  40634c:	4249      	negne	r1, r1
  40634e:	ea92 0f03 	teq	r2, r3
  406352:	d03f      	beq.n	4063d4 <__addsf3+0xd8>
  406354:	f1a2 0201 	sub.w	r2, r2, #1
  406358:	fa41 fc03 	asr.w	ip, r1, r3
  40635c:	eb10 000c 	adds.w	r0, r0, ip
  406360:	f1c3 0320 	rsb	r3, r3, #32
  406364:	fa01 f103 	lsl.w	r1, r1, r3
  406368:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40636c:	d502      	bpl.n	406374 <__addsf3+0x78>
  40636e:	4249      	negs	r1, r1
  406370:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  406374:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  406378:	d313      	bcc.n	4063a2 <__addsf3+0xa6>
  40637a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40637e:	d306      	bcc.n	40638e <__addsf3+0x92>
  406380:	0840      	lsrs	r0, r0, #1
  406382:	ea4f 0131 	mov.w	r1, r1, rrx
  406386:	f102 0201 	add.w	r2, r2, #1
  40638a:	2afe      	cmp	r2, #254	; 0xfe
  40638c:	d251      	bcs.n	406432 <__addsf3+0x136>
  40638e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  406392:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406396:	bf08      	it	eq
  406398:	f020 0001 	biceq.w	r0, r0, #1
  40639c:	ea40 0003 	orr.w	r0, r0, r3
  4063a0:	4770      	bx	lr
  4063a2:	0049      	lsls	r1, r1, #1
  4063a4:	eb40 0000 	adc.w	r0, r0, r0
  4063a8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  4063ac:	f1a2 0201 	sub.w	r2, r2, #1
  4063b0:	d1ed      	bne.n	40638e <__addsf3+0x92>
  4063b2:	fab0 fc80 	clz	ip, r0
  4063b6:	f1ac 0c08 	sub.w	ip, ip, #8
  4063ba:	ebb2 020c 	subs.w	r2, r2, ip
  4063be:	fa00 f00c 	lsl.w	r0, r0, ip
  4063c2:	bfaa      	itet	ge
  4063c4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  4063c8:	4252      	neglt	r2, r2
  4063ca:	4318      	orrge	r0, r3
  4063cc:	bfbc      	itt	lt
  4063ce:	40d0      	lsrlt	r0, r2
  4063d0:	4318      	orrlt	r0, r3
  4063d2:	4770      	bx	lr
  4063d4:	f092 0f00 	teq	r2, #0
  4063d8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  4063dc:	bf06      	itte	eq
  4063de:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  4063e2:	3201      	addeq	r2, #1
  4063e4:	3b01      	subne	r3, #1
  4063e6:	e7b5      	b.n	406354 <__addsf3+0x58>
  4063e8:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4063ec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4063f0:	bf18      	it	ne
  4063f2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4063f6:	d021      	beq.n	40643c <__addsf3+0x140>
  4063f8:	ea92 0f03 	teq	r2, r3
  4063fc:	d004      	beq.n	406408 <__addsf3+0x10c>
  4063fe:	f092 0f00 	teq	r2, #0
  406402:	bf08      	it	eq
  406404:	4608      	moveq	r0, r1
  406406:	4770      	bx	lr
  406408:	ea90 0f01 	teq	r0, r1
  40640c:	bf1c      	itt	ne
  40640e:	2000      	movne	r0, #0
  406410:	4770      	bxne	lr
  406412:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  406416:	d104      	bne.n	406422 <__addsf3+0x126>
  406418:	0040      	lsls	r0, r0, #1
  40641a:	bf28      	it	cs
  40641c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  406420:	4770      	bx	lr
  406422:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  406426:	bf3c      	itt	cc
  406428:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  40642c:	4770      	bxcc	lr
  40642e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  406432:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  406436:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40643a:	4770      	bx	lr
  40643c:	ea7f 6222 	mvns.w	r2, r2, asr #24
  406440:	bf16      	itet	ne
  406442:	4608      	movne	r0, r1
  406444:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  406448:	4601      	movne	r1, r0
  40644a:	0242      	lsls	r2, r0, #9
  40644c:	bf06      	itte	eq
  40644e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  406452:	ea90 0f01 	teqeq	r0, r1
  406456:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40645a:	4770      	bx	lr

0040645c <__aeabi_ui2f>:
  40645c:	f04f 0300 	mov.w	r3, #0
  406460:	e004      	b.n	40646c <__aeabi_i2f+0x8>
  406462:	bf00      	nop

00406464 <__aeabi_i2f>:
  406464:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  406468:	bf48      	it	mi
  40646a:	4240      	negmi	r0, r0
  40646c:	ea5f 0c00 	movs.w	ip, r0
  406470:	bf08      	it	eq
  406472:	4770      	bxeq	lr
  406474:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  406478:	4601      	mov	r1, r0
  40647a:	f04f 0000 	mov.w	r0, #0
  40647e:	e01c      	b.n	4064ba <__aeabi_l2f+0x2a>

00406480 <__aeabi_ul2f>:
  406480:	ea50 0201 	orrs.w	r2, r0, r1
  406484:	bf08      	it	eq
  406486:	4770      	bxeq	lr
  406488:	f04f 0300 	mov.w	r3, #0
  40648c:	e00a      	b.n	4064a4 <__aeabi_l2f+0x14>
  40648e:	bf00      	nop

00406490 <__aeabi_l2f>:
  406490:	ea50 0201 	orrs.w	r2, r0, r1
  406494:	bf08      	it	eq
  406496:	4770      	bxeq	lr
  406498:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  40649c:	d502      	bpl.n	4064a4 <__aeabi_l2f+0x14>
  40649e:	4240      	negs	r0, r0
  4064a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4064a4:	ea5f 0c01 	movs.w	ip, r1
  4064a8:	bf02      	ittt	eq
  4064aa:	4684      	moveq	ip, r0
  4064ac:	4601      	moveq	r1, r0
  4064ae:	2000      	moveq	r0, #0
  4064b0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  4064b4:	bf08      	it	eq
  4064b6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  4064ba:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  4064be:	fabc f28c 	clz	r2, ip
  4064c2:	3a08      	subs	r2, #8
  4064c4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  4064c8:	db10      	blt.n	4064ec <__aeabi_l2f+0x5c>
  4064ca:	fa01 fc02 	lsl.w	ip, r1, r2
  4064ce:	4463      	add	r3, ip
  4064d0:	fa00 fc02 	lsl.w	ip, r0, r2
  4064d4:	f1c2 0220 	rsb	r2, r2, #32
  4064d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4064dc:	fa20 f202 	lsr.w	r2, r0, r2
  4064e0:	eb43 0002 	adc.w	r0, r3, r2
  4064e4:	bf08      	it	eq
  4064e6:	f020 0001 	biceq.w	r0, r0, #1
  4064ea:	4770      	bx	lr
  4064ec:	f102 0220 	add.w	r2, r2, #32
  4064f0:	fa01 fc02 	lsl.w	ip, r1, r2
  4064f4:	f1c2 0220 	rsb	r2, r2, #32
  4064f8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  4064fc:	fa21 f202 	lsr.w	r2, r1, r2
  406500:	eb43 0002 	adc.w	r0, r3, r2
  406504:	bf08      	it	eq
  406506:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40650a:	4770      	bx	lr

0040650c <__aeabi_fmul>:
  40650c:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406510:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  406514:	bf1e      	ittt	ne
  406516:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40651a:	ea92 0f0c 	teqne	r2, ip
  40651e:	ea93 0f0c 	teqne	r3, ip
  406522:	d06f      	beq.n	406604 <__aeabi_fmul+0xf8>
  406524:	441a      	add	r2, r3
  406526:	ea80 0c01 	eor.w	ip, r0, r1
  40652a:	0240      	lsls	r0, r0, #9
  40652c:	bf18      	it	ne
  40652e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  406532:	d01e      	beq.n	406572 <__aeabi_fmul+0x66>
  406534:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  406538:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  40653c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  406540:	fba0 3101 	umull	r3, r1, r0, r1
  406544:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  406548:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  40654c:	bf3e      	ittt	cc
  40654e:	0049      	lslcc	r1, r1, #1
  406550:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  406554:	005b      	lslcc	r3, r3, #1
  406556:	ea40 0001 	orr.w	r0, r0, r1
  40655a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40655e:	2afd      	cmp	r2, #253	; 0xfd
  406560:	d81d      	bhi.n	40659e <__aeabi_fmul+0x92>
  406562:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  406566:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40656a:	bf08      	it	eq
  40656c:	f020 0001 	biceq.w	r0, r0, #1
  406570:	4770      	bx	lr
  406572:	f090 0f00 	teq	r0, #0
  406576:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40657a:	bf08      	it	eq
  40657c:	0249      	lsleq	r1, r1, #9
  40657e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  406582:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  406586:	3a7f      	subs	r2, #127	; 0x7f
  406588:	bfc2      	ittt	gt
  40658a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40658e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  406592:	4770      	bxgt	lr
  406594:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406598:	f04f 0300 	mov.w	r3, #0
  40659c:	3a01      	subs	r2, #1
  40659e:	dc5d      	bgt.n	40665c <__aeabi_fmul+0x150>
  4065a0:	f112 0f19 	cmn.w	r2, #25
  4065a4:	bfdc      	itt	le
  4065a6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  4065aa:	4770      	bxle	lr
  4065ac:	f1c2 0200 	rsb	r2, r2, #0
  4065b0:	0041      	lsls	r1, r0, #1
  4065b2:	fa21 f102 	lsr.w	r1, r1, r2
  4065b6:	f1c2 0220 	rsb	r2, r2, #32
  4065ba:	fa00 fc02 	lsl.w	ip, r0, r2
  4065be:	ea5f 0031 	movs.w	r0, r1, rrx
  4065c2:	f140 0000 	adc.w	r0, r0, #0
  4065c6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  4065ca:	bf08      	it	eq
  4065cc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4065d0:	4770      	bx	lr
  4065d2:	f092 0f00 	teq	r2, #0
  4065d6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4065da:	bf02      	ittt	eq
  4065dc:	0040      	lsleq	r0, r0, #1
  4065de:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4065e2:	3a01      	subeq	r2, #1
  4065e4:	d0f9      	beq.n	4065da <__aeabi_fmul+0xce>
  4065e6:	ea40 000c 	orr.w	r0, r0, ip
  4065ea:	f093 0f00 	teq	r3, #0
  4065ee:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4065f2:	bf02      	ittt	eq
  4065f4:	0049      	lsleq	r1, r1, #1
  4065f6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4065fa:	3b01      	subeq	r3, #1
  4065fc:	d0f9      	beq.n	4065f2 <__aeabi_fmul+0xe6>
  4065fe:	ea41 010c 	orr.w	r1, r1, ip
  406602:	e78f      	b.n	406524 <__aeabi_fmul+0x18>
  406604:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  406608:	ea92 0f0c 	teq	r2, ip
  40660c:	bf18      	it	ne
  40660e:	ea93 0f0c 	teqne	r3, ip
  406612:	d00a      	beq.n	40662a <__aeabi_fmul+0x11e>
  406614:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  406618:	bf18      	it	ne
  40661a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40661e:	d1d8      	bne.n	4065d2 <__aeabi_fmul+0xc6>
  406620:	ea80 0001 	eor.w	r0, r0, r1
  406624:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  406628:	4770      	bx	lr
  40662a:	f090 0f00 	teq	r0, #0
  40662e:	bf17      	itett	ne
  406630:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  406634:	4608      	moveq	r0, r1
  406636:	f091 0f00 	teqne	r1, #0
  40663a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40663e:	d014      	beq.n	40666a <__aeabi_fmul+0x15e>
  406640:	ea92 0f0c 	teq	r2, ip
  406644:	d101      	bne.n	40664a <__aeabi_fmul+0x13e>
  406646:	0242      	lsls	r2, r0, #9
  406648:	d10f      	bne.n	40666a <__aeabi_fmul+0x15e>
  40664a:	ea93 0f0c 	teq	r3, ip
  40664e:	d103      	bne.n	406658 <__aeabi_fmul+0x14c>
  406650:	024b      	lsls	r3, r1, #9
  406652:	bf18      	it	ne
  406654:	4608      	movne	r0, r1
  406656:	d108      	bne.n	40666a <__aeabi_fmul+0x15e>
  406658:	ea80 0001 	eor.w	r0, r0, r1
  40665c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  406660:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  406664:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406668:	4770      	bx	lr
  40666a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40666e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  406672:	4770      	bx	lr

00406674 <__aeabi_fdiv>:
  406674:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406678:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40667c:	bf1e      	ittt	ne
  40667e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  406682:	ea92 0f0c 	teqne	r2, ip
  406686:	ea93 0f0c 	teqne	r3, ip
  40668a:	d069      	beq.n	406760 <__aeabi_fdiv+0xec>
  40668c:	eba2 0203 	sub.w	r2, r2, r3
  406690:	ea80 0c01 	eor.w	ip, r0, r1
  406694:	0249      	lsls	r1, r1, #9
  406696:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40669a:	d037      	beq.n	40670c <__aeabi_fdiv+0x98>
  40669c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4066a0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  4066a4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  4066a8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4066ac:	428b      	cmp	r3, r1
  4066ae:	bf38      	it	cc
  4066b0:	005b      	lslcc	r3, r3, #1
  4066b2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  4066b6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  4066ba:	428b      	cmp	r3, r1
  4066bc:	bf24      	itt	cs
  4066be:	1a5b      	subcs	r3, r3, r1
  4066c0:	ea40 000c 	orrcs.w	r0, r0, ip
  4066c4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  4066c8:	bf24      	itt	cs
  4066ca:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  4066ce:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4066d2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  4066d6:	bf24      	itt	cs
  4066d8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  4066dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4066e0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  4066e4:	bf24      	itt	cs
  4066e6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  4066ea:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4066ee:	011b      	lsls	r3, r3, #4
  4066f0:	bf18      	it	ne
  4066f2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  4066f6:	d1e0      	bne.n	4066ba <__aeabi_fdiv+0x46>
  4066f8:	2afd      	cmp	r2, #253	; 0xfd
  4066fa:	f63f af50 	bhi.w	40659e <__aeabi_fmul+0x92>
  4066fe:	428b      	cmp	r3, r1
  406700:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406704:	bf08      	it	eq
  406706:	f020 0001 	biceq.w	r0, r0, #1
  40670a:	4770      	bx	lr
  40670c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  406710:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  406714:	327f      	adds	r2, #127	; 0x7f
  406716:	bfc2      	ittt	gt
  406718:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40671c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  406720:	4770      	bxgt	lr
  406722:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406726:	f04f 0300 	mov.w	r3, #0
  40672a:	3a01      	subs	r2, #1
  40672c:	e737      	b.n	40659e <__aeabi_fmul+0x92>
  40672e:	f092 0f00 	teq	r2, #0
  406732:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  406736:	bf02      	ittt	eq
  406738:	0040      	lsleq	r0, r0, #1
  40673a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40673e:	3a01      	subeq	r2, #1
  406740:	d0f9      	beq.n	406736 <__aeabi_fdiv+0xc2>
  406742:	ea40 000c 	orr.w	r0, r0, ip
  406746:	f093 0f00 	teq	r3, #0
  40674a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40674e:	bf02      	ittt	eq
  406750:	0049      	lsleq	r1, r1, #1
  406752:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  406756:	3b01      	subeq	r3, #1
  406758:	d0f9      	beq.n	40674e <__aeabi_fdiv+0xda>
  40675a:	ea41 010c 	orr.w	r1, r1, ip
  40675e:	e795      	b.n	40668c <__aeabi_fdiv+0x18>
  406760:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  406764:	ea92 0f0c 	teq	r2, ip
  406768:	d108      	bne.n	40677c <__aeabi_fdiv+0x108>
  40676a:	0242      	lsls	r2, r0, #9
  40676c:	f47f af7d 	bne.w	40666a <__aeabi_fmul+0x15e>
  406770:	ea93 0f0c 	teq	r3, ip
  406774:	f47f af70 	bne.w	406658 <__aeabi_fmul+0x14c>
  406778:	4608      	mov	r0, r1
  40677a:	e776      	b.n	40666a <__aeabi_fmul+0x15e>
  40677c:	ea93 0f0c 	teq	r3, ip
  406780:	d104      	bne.n	40678c <__aeabi_fdiv+0x118>
  406782:	024b      	lsls	r3, r1, #9
  406784:	f43f af4c 	beq.w	406620 <__aeabi_fmul+0x114>
  406788:	4608      	mov	r0, r1
  40678a:	e76e      	b.n	40666a <__aeabi_fmul+0x15e>
  40678c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  406790:	bf18      	it	ne
  406792:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  406796:	d1ca      	bne.n	40672e <__aeabi_fdiv+0xba>
  406798:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  40679c:	f47f af5c 	bne.w	406658 <__aeabi_fmul+0x14c>
  4067a0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  4067a4:	f47f af3c 	bne.w	406620 <__aeabi_fmul+0x114>
  4067a8:	e75f      	b.n	40666a <__aeabi_fmul+0x15e>
  4067aa:	bf00      	nop

004067ac <__gesf2>:
  4067ac:	f04f 3cff 	mov.w	ip, #4294967295
  4067b0:	e006      	b.n	4067c0 <__cmpsf2+0x4>
  4067b2:	bf00      	nop

004067b4 <__lesf2>:
  4067b4:	f04f 0c01 	mov.w	ip, #1
  4067b8:	e002      	b.n	4067c0 <__cmpsf2+0x4>
  4067ba:	bf00      	nop

004067bc <__cmpsf2>:
  4067bc:	f04f 0c01 	mov.w	ip, #1
  4067c0:	f84d cd04 	str.w	ip, [sp, #-4]!
  4067c4:	ea4f 0240 	mov.w	r2, r0, lsl #1
  4067c8:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4067cc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4067d0:	bf18      	it	ne
  4067d2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4067d6:	d011      	beq.n	4067fc <__cmpsf2+0x40>
  4067d8:	b001      	add	sp, #4
  4067da:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  4067de:	bf18      	it	ne
  4067e0:	ea90 0f01 	teqne	r0, r1
  4067e4:	bf58      	it	pl
  4067e6:	ebb2 0003 	subspl.w	r0, r2, r3
  4067ea:	bf88      	it	hi
  4067ec:	17c8      	asrhi	r0, r1, #31
  4067ee:	bf38      	it	cc
  4067f0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  4067f4:	bf18      	it	ne
  4067f6:	f040 0001 	orrne.w	r0, r0, #1
  4067fa:	4770      	bx	lr
  4067fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  406800:	d102      	bne.n	406808 <__cmpsf2+0x4c>
  406802:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  406806:	d105      	bne.n	406814 <__cmpsf2+0x58>
  406808:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  40680c:	d1e4      	bne.n	4067d8 <__cmpsf2+0x1c>
  40680e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  406812:	d0e1      	beq.n	4067d8 <__cmpsf2+0x1c>
  406814:	f85d 0b04 	ldr.w	r0, [sp], #4
  406818:	4770      	bx	lr
  40681a:	bf00      	nop

0040681c <__aeabi_cfrcmple>:
  40681c:	4684      	mov	ip, r0
  40681e:	4608      	mov	r0, r1
  406820:	4661      	mov	r1, ip
  406822:	e7ff      	b.n	406824 <__aeabi_cfcmpeq>

00406824 <__aeabi_cfcmpeq>:
  406824:	b50f      	push	{r0, r1, r2, r3, lr}
  406826:	f7ff ffc9 	bl	4067bc <__cmpsf2>
  40682a:	2800      	cmp	r0, #0
  40682c:	bf48      	it	mi
  40682e:	f110 0f00 	cmnmi.w	r0, #0
  406832:	bd0f      	pop	{r0, r1, r2, r3, pc}

00406834 <__aeabi_fcmpeq>:
  406834:	f84d ed08 	str.w	lr, [sp, #-8]!
  406838:	f7ff fff4 	bl	406824 <__aeabi_cfcmpeq>
  40683c:	bf0c      	ite	eq
  40683e:	2001      	moveq	r0, #1
  406840:	2000      	movne	r0, #0
  406842:	f85d fb08 	ldr.w	pc, [sp], #8
  406846:	bf00      	nop

00406848 <__aeabi_fcmplt>:
  406848:	f84d ed08 	str.w	lr, [sp, #-8]!
  40684c:	f7ff ffea 	bl	406824 <__aeabi_cfcmpeq>
  406850:	bf34      	ite	cc
  406852:	2001      	movcc	r0, #1
  406854:	2000      	movcs	r0, #0
  406856:	f85d fb08 	ldr.w	pc, [sp], #8
  40685a:	bf00      	nop

0040685c <__aeabi_fcmple>:
  40685c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406860:	f7ff ffe0 	bl	406824 <__aeabi_cfcmpeq>
  406864:	bf94      	ite	ls
  406866:	2001      	movls	r0, #1
  406868:	2000      	movhi	r0, #0
  40686a:	f85d fb08 	ldr.w	pc, [sp], #8
  40686e:	bf00      	nop

00406870 <__aeabi_fcmpge>:
  406870:	f84d ed08 	str.w	lr, [sp, #-8]!
  406874:	f7ff ffd2 	bl	40681c <__aeabi_cfrcmple>
  406878:	bf94      	ite	ls
  40687a:	2001      	movls	r0, #1
  40687c:	2000      	movhi	r0, #0
  40687e:	f85d fb08 	ldr.w	pc, [sp], #8
  406882:	bf00      	nop

00406884 <__aeabi_fcmpgt>:
  406884:	f84d ed08 	str.w	lr, [sp, #-8]!
  406888:	f7ff ffc8 	bl	40681c <__aeabi_cfrcmple>
  40688c:	bf34      	ite	cc
  40688e:	2001      	movcc	r0, #1
  406890:	2000      	movcs	r0, #0
  406892:	f85d fb08 	ldr.w	pc, [sp], #8
  406896:	bf00      	nop

00406898 <__aeabi_fcmpun>:
  406898:	ea4f 0240 	mov.w	r2, r0, lsl #1
  40689c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4068a0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4068a4:	d102      	bne.n	4068ac <__aeabi_fcmpun+0x14>
  4068a6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  4068aa:	d108      	bne.n	4068be <__aeabi_fcmpun+0x26>
  4068ac:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  4068b0:	d102      	bne.n	4068b8 <__aeabi_fcmpun+0x20>
  4068b2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  4068b6:	d102      	bne.n	4068be <__aeabi_fcmpun+0x26>
  4068b8:	f04f 0000 	mov.w	r0, #0
  4068bc:	4770      	bx	lr
  4068be:	f04f 0001 	mov.w	r0, #1
  4068c2:	4770      	bx	lr

004068c4 <__aeabi_f2iz>:
  4068c4:	ea4f 0240 	mov.w	r2, r0, lsl #1
  4068c8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  4068cc:	d30f      	bcc.n	4068ee <__aeabi_f2iz+0x2a>
  4068ce:	f04f 039e 	mov.w	r3, #158	; 0x9e
  4068d2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  4068d6:	d90d      	bls.n	4068f4 <__aeabi_f2iz+0x30>
  4068d8:	ea4f 2300 	mov.w	r3, r0, lsl #8
  4068dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4068e0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4068e4:	fa23 f002 	lsr.w	r0, r3, r2
  4068e8:	bf18      	it	ne
  4068ea:	4240      	negne	r0, r0
  4068ec:	4770      	bx	lr
  4068ee:	f04f 0000 	mov.w	r0, #0
  4068f2:	4770      	bx	lr
  4068f4:	f112 0f61 	cmn.w	r2, #97	; 0x61
  4068f8:	d101      	bne.n	4068fe <__aeabi_f2iz+0x3a>
  4068fa:	0242      	lsls	r2, r0, #9
  4068fc:	d105      	bne.n	40690a <__aeabi_f2iz+0x46>
  4068fe:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  406902:	bf08      	it	eq
  406904:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406908:	4770      	bx	lr
  40690a:	f04f 0000 	mov.w	r0, #0
  40690e:	4770      	bx	lr

00406910 <__aeabi_uldivmod>:
  406910:	b953      	cbnz	r3, 406928 <__aeabi_uldivmod+0x18>
  406912:	b94a      	cbnz	r2, 406928 <__aeabi_uldivmod+0x18>
  406914:	2900      	cmp	r1, #0
  406916:	bf08      	it	eq
  406918:	2800      	cmpeq	r0, #0
  40691a:	bf1c      	itt	ne
  40691c:	f04f 31ff 	movne.w	r1, #4294967295
  406920:	f04f 30ff 	movne.w	r0, #4294967295
  406924:	f000 b97a 	b.w	406c1c <__aeabi_idiv0>
  406928:	f1ad 0c08 	sub.w	ip, sp, #8
  40692c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406930:	f000 f806 	bl	406940 <__udivmoddi4>
  406934:	f8dd e004 	ldr.w	lr, [sp, #4]
  406938:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40693c:	b004      	add	sp, #16
  40693e:	4770      	bx	lr

00406940 <__udivmoddi4>:
  406940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406944:	468c      	mov	ip, r1
  406946:	460d      	mov	r5, r1
  406948:	4604      	mov	r4, r0
  40694a:	9e08      	ldr	r6, [sp, #32]
  40694c:	2b00      	cmp	r3, #0
  40694e:	d151      	bne.n	4069f4 <__udivmoddi4+0xb4>
  406950:	428a      	cmp	r2, r1
  406952:	4617      	mov	r7, r2
  406954:	d96d      	bls.n	406a32 <__udivmoddi4+0xf2>
  406956:	fab2 fe82 	clz	lr, r2
  40695a:	f1be 0f00 	cmp.w	lr, #0
  40695e:	d00b      	beq.n	406978 <__udivmoddi4+0x38>
  406960:	f1ce 0c20 	rsb	ip, lr, #32
  406964:	fa01 f50e 	lsl.w	r5, r1, lr
  406968:	fa20 fc0c 	lsr.w	ip, r0, ip
  40696c:	fa02 f70e 	lsl.w	r7, r2, lr
  406970:	ea4c 0c05 	orr.w	ip, ip, r5
  406974:	fa00 f40e 	lsl.w	r4, r0, lr
  406978:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40697c:	0c25      	lsrs	r5, r4, #16
  40697e:	fbbc f8fa 	udiv	r8, ip, sl
  406982:	fa1f f987 	uxth.w	r9, r7
  406986:	fb0a cc18 	mls	ip, sl, r8, ip
  40698a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40698e:	fb08 f309 	mul.w	r3, r8, r9
  406992:	42ab      	cmp	r3, r5
  406994:	d90a      	bls.n	4069ac <__udivmoddi4+0x6c>
  406996:	19ed      	adds	r5, r5, r7
  406998:	f108 32ff 	add.w	r2, r8, #4294967295
  40699c:	f080 8123 	bcs.w	406be6 <__udivmoddi4+0x2a6>
  4069a0:	42ab      	cmp	r3, r5
  4069a2:	f240 8120 	bls.w	406be6 <__udivmoddi4+0x2a6>
  4069a6:	f1a8 0802 	sub.w	r8, r8, #2
  4069aa:	443d      	add	r5, r7
  4069ac:	1aed      	subs	r5, r5, r3
  4069ae:	b2a4      	uxth	r4, r4
  4069b0:	fbb5 f0fa 	udiv	r0, r5, sl
  4069b4:	fb0a 5510 	mls	r5, sl, r0, r5
  4069b8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4069bc:	fb00 f909 	mul.w	r9, r0, r9
  4069c0:	45a1      	cmp	r9, r4
  4069c2:	d909      	bls.n	4069d8 <__udivmoddi4+0x98>
  4069c4:	19e4      	adds	r4, r4, r7
  4069c6:	f100 33ff 	add.w	r3, r0, #4294967295
  4069ca:	f080 810a 	bcs.w	406be2 <__udivmoddi4+0x2a2>
  4069ce:	45a1      	cmp	r9, r4
  4069d0:	f240 8107 	bls.w	406be2 <__udivmoddi4+0x2a2>
  4069d4:	3802      	subs	r0, #2
  4069d6:	443c      	add	r4, r7
  4069d8:	eba4 0409 	sub.w	r4, r4, r9
  4069dc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4069e0:	2100      	movs	r1, #0
  4069e2:	2e00      	cmp	r6, #0
  4069e4:	d061      	beq.n	406aaa <__udivmoddi4+0x16a>
  4069e6:	fa24 f40e 	lsr.w	r4, r4, lr
  4069ea:	2300      	movs	r3, #0
  4069ec:	6034      	str	r4, [r6, #0]
  4069ee:	6073      	str	r3, [r6, #4]
  4069f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4069f4:	428b      	cmp	r3, r1
  4069f6:	d907      	bls.n	406a08 <__udivmoddi4+0xc8>
  4069f8:	2e00      	cmp	r6, #0
  4069fa:	d054      	beq.n	406aa6 <__udivmoddi4+0x166>
  4069fc:	2100      	movs	r1, #0
  4069fe:	e886 0021 	stmia.w	r6, {r0, r5}
  406a02:	4608      	mov	r0, r1
  406a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406a08:	fab3 f183 	clz	r1, r3
  406a0c:	2900      	cmp	r1, #0
  406a0e:	f040 808e 	bne.w	406b2e <__udivmoddi4+0x1ee>
  406a12:	42ab      	cmp	r3, r5
  406a14:	d302      	bcc.n	406a1c <__udivmoddi4+0xdc>
  406a16:	4282      	cmp	r2, r0
  406a18:	f200 80fa 	bhi.w	406c10 <__udivmoddi4+0x2d0>
  406a1c:	1a84      	subs	r4, r0, r2
  406a1e:	eb65 0503 	sbc.w	r5, r5, r3
  406a22:	2001      	movs	r0, #1
  406a24:	46ac      	mov	ip, r5
  406a26:	2e00      	cmp	r6, #0
  406a28:	d03f      	beq.n	406aaa <__udivmoddi4+0x16a>
  406a2a:	e886 1010 	stmia.w	r6, {r4, ip}
  406a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406a32:	b912      	cbnz	r2, 406a3a <__udivmoddi4+0xfa>
  406a34:	2701      	movs	r7, #1
  406a36:	fbb7 f7f2 	udiv	r7, r7, r2
  406a3a:	fab7 fe87 	clz	lr, r7
  406a3e:	f1be 0f00 	cmp.w	lr, #0
  406a42:	d134      	bne.n	406aae <__udivmoddi4+0x16e>
  406a44:	1beb      	subs	r3, r5, r7
  406a46:	0c3a      	lsrs	r2, r7, #16
  406a48:	fa1f fc87 	uxth.w	ip, r7
  406a4c:	2101      	movs	r1, #1
  406a4e:	fbb3 f8f2 	udiv	r8, r3, r2
  406a52:	0c25      	lsrs	r5, r4, #16
  406a54:	fb02 3318 	mls	r3, r2, r8, r3
  406a58:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406a5c:	fb0c f308 	mul.w	r3, ip, r8
  406a60:	42ab      	cmp	r3, r5
  406a62:	d907      	bls.n	406a74 <__udivmoddi4+0x134>
  406a64:	19ed      	adds	r5, r5, r7
  406a66:	f108 30ff 	add.w	r0, r8, #4294967295
  406a6a:	d202      	bcs.n	406a72 <__udivmoddi4+0x132>
  406a6c:	42ab      	cmp	r3, r5
  406a6e:	f200 80d1 	bhi.w	406c14 <__udivmoddi4+0x2d4>
  406a72:	4680      	mov	r8, r0
  406a74:	1aed      	subs	r5, r5, r3
  406a76:	b2a3      	uxth	r3, r4
  406a78:	fbb5 f0f2 	udiv	r0, r5, r2
  406a7c:	fb02 5510 	mls	r5, r2, r0, r5
  406a80:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406a84:	fb0c fc00 	mul.w	ip, ip, r0
  406a88:	45a4      	cmp	ip, r4
  406a8a:	d907      	bls.n	406a9c <__udivmoddi4+0x15c>
  406a8c:	19e4      	adds	r4, r4, r7
  406a8e:	f100 33ff 	add.w	r3, r0, #4294967295
  406a92:	d202      	bcs.n	406a9a <__udivmoddi4+0x15a>
  406a94:	45a4      	cmp	ip, r4
  406a96:	f200 80b8 	bhi.w	406c0a <__udivmoddi4+0x2ca>
  406a9a:	4618      	mov	r0, r3
  406a9c:	eba4 040c 	sub.w	r4, r4, ip
  406aa0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406aa4:	e79d      	b.n	4069e2 <__udivmoddi4+0xa2>
  406aa6:	4631      	mov	r1, r6
  406aa8:	4630      	mov	r0, r6
  406aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406aae:	f1ce 0420 	rsb	r4, lr, #32
  406ab2:	fa05 f30e 	lsl.w	r3, r5, lr
  406ab6:	fa07 f70e 	lsl.w	r7, r7, lr
  406aba:	fa20 f804 	lsr.w	r8, r0, r4
  406abe:	0c3a      	lsrs	r2, r7, #16
  406ac0:	fa25 f404 	lsr.w	r4, r5, r4
  406ac4:	ea48 0803 	orr.w	r8, r8, r3
  406ac8:	fbb4 f1f2 	udiv	r1, r4, r2
  406acc:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406ad0:	fb02 4411 	mls	r4, r2, r1, r4
  406ad4:	fa1f fc87 	uxth.w	ip, r7
  406ad8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406adc:	fb01 f30c 	mul.w	r3, r1, ip
  406ae0:	42ab      	cmp	r3, r5
  406ae2:	fa00 f40e 	lsl.w	r4, r0, lr
  406ae6:	d909      	bls.n	406afc <__udivmoddi4+0x1bc>
  406ae8:	19ed      	adds	r5, r5, r7
  406aea:	f101 30ff 	add.w	r0, r1, #4294967295
  406aee:	f080 808a 	bcs.w	406c06 <__udivmoddi4+0x2c6>
  406af2:	42ab      	cmp	r3, r5
  406af4:	f240 8087 	bls.w	406c06 <__udivmoddi4+0x2c6>
  406af8:	3902      	subs	r1, #2
  406afa:	443d      	add	r5, r7
  406afc:	1aeb      	subs	r3, r5, r3
  406afe:	fa1f f588 	uxth.w	r5, r8
  406b02:	fbb3 f0f2 	udiv	r0, r3, r2
  406b06:	fb02 3310 	mls	r3, r2, r0, r3
  406b0a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406b0e:	fb00 f30c 	mul.w	r3, r0, ip
  406b12:	42ab      	cmp	r3, r5
  406b14:	d907      	bls.n	406b26 <__udivmoddi4+0x1e6>
  406b16:	19ed      	adds	r5, r5, r7
  406b18:	f100 38ff 	add.w	r8, r0, #4294967295
  406b1c:	d26f      	bcs.n	406bfe <__udivmoddi4+0x2be>
  406b1e:	42ab      	cmp	r3, r5
  406b20:	d96d      	bls.n	406bfe <__udivmoddi4+0x2be>
  406b22:	3802      	subs	r0, #2
  406b24:	443d      	add	r5, r7
  406b26:	1aeb      	subs	r3, r5, r3
  406b28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406b2c:	e78f      	b.n	406a4e <__udivmoddi4+0x10e>
  406b2e:	f1c1 0720 	rsb	r7, r1, #32
  406b32:	fa22 f807 	lsr.w	r8, r2, r7
  406b36:	408b      	lsls	r3, r1
  406b38:	fa05 f401 	lsl.w	r4, r5, r1
  406b3c:	ea48 0303 	orr.w	r3, r8, r3
  406b40:	fa20 fe07 	lsr.w	lr, r0, r7
  406b44:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406b48:	40fd      	lsrs	r5, r7
  406b4a:	ea4e 0e04 	orr.w	lr, lr, r4
  406b4e:	fbb5 f9fc 	udiv	r9, r5, ip
  406b52:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406b56:	fb0c 5519 	mls	r5, ip, r9, r5
  406b5a:	fa1f f883 	uxth.w	r8, r3
  406b5e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406b62:	fb09 f408 	mul.w	r4, r9, r8
  406b66:	42ac      	cmp	r4, r5
  406b68:	fa02 f201 	lsl.w	r2, r2, r1
  406b6c:	fa00 fa01 	lsl.w	sl, r0, r1
  406b70:	d908      	bls.n	406b84 <__udivmoddi4+0x244>
  406b72:	18ed      	adds	r5, r5, r3
  406b74:	f109 30ff 	add.w	r0, r9, #4294967295
  406b78:	d243      	bcs.n	406c02 <__udivmoddi4+0x2c2>
  406b7a:	42ac      	cmp	r4, r5
  406b7c:	d941      	bls.n	406c02 <__udivmoddi4+0x2c2>
  406b7e:	f1a9 0902 	sub.w	r9, r9, #2
  406b82:	441d      	add	r5, r3
  406b84:	1b2d      	subs	r5, r5, r4
  406b86:	fa1f fe8e 	uxth.w	lr, lr
  406b8a:	fbb5 f0fc 	udiv	r0, r5, ip
  406b8e:	fb0c 5510 	mls	r5, ip, r0, r5
  406b92:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406b96:	fb00 f808 	mul.w	r8, r0, r8
  406b9a:	45a0      	cmp	r8, r4
  406b9c:	d907      	bls.n	406bae <__udivmoddi4+0x26e>
  406b9e:	18e4      	adds	r4, r4, r3
  406ba0:	f100 35ff 	add.w	r5, r0, #4294967295
  406ba4:	d229      	bcs.n	406bfa <__udivmoddi4+0x2ba>
  406ba6:	45a0      	cmp	r8, r4
  406ba8:	d927      	bls.n	406bfa <__udivmoddi4+0x2ba>
  406baa:	3802      	subs	r0, #2
  406bac:	441c      	add	r4, r3
  406bae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406bb2:	eba4 0408 	sub.w	r4, r4, r8
  406bb6:	fba0 8902 	umull	r8, r9, r0, r2
  406bba:	454c      	cmp	r4, r9
  406bbc:	46c6      	mov	lr, r8
  406bbe:	464d      	mov	r5, r9
  406bc0:	d315      	bcc.n	406bee <__udivmoddi4+0x2ae>
  406bc2:	d012      	beq.n	406bea <__udivmoddi4+0x2aa>
  406bc4:	b156      	cbz	r6, 406bdc <__udivmoddi4+0x29c>
  406bc6:	ebba 030e 	subs.w	r3, sl, lr
  406bca:	eb64 0405 	sbc.w	r4, r4, r5
  406bce:	fa04 f707 	lsl.w	r7, r4, r7
  406bd2:	40cb      	lsrs	r3, r1
  406bd4:	431f      	orrs	r7, r3
  406bd6:	40cc      	lsrs	r4, r1
  406bd8:	6037      	str	r7, [r6, #0]
  406bda:	6074      	str	r4, [r6, #4]
  406bdc:	2100      	movs	r1, #0
  406bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406be2:	4618      	mov	r0, r3
  406be4:	e6f8      	b.n	4069d8 <__udivmoddi4+0x98>
  406be6:	4690      	mov	r8, r2
  406be8:	e6e0      	b.n	4069ac <__udivmoddi4+0x6c>
  406bea:	45c2      	cmp	sl, r8
  406bec:	d2ea      	bcs.n	406bc4 <__udivmoddi4+0x284>
  406bee:	ebb8 0e02 	subs.w	lr, r8, r2
  406bf2:	eb69 0503 	sbc.w	r5, r9, r3
  406bf6:	3801      	subs	r0, #1
  406bf8:	e7e4      	b.n	406bc4 <__udivmoddi4+0x284>
  406bfa:	4628      	mov	r0, r5
  406bfc:	e7d7      	b.n	406bae <__udivmoddi4+0x26e>
  406bfe:	4640      	mov	r0, r8
  406c00:	e791      	b.n	406b26 <__udivmoddi4+0x1e6>
  406c02:	4681      	mov	r9, r0
  406c04:	e7be      	b.n	406b84 <__udivmoddi4+0x244>
  406c06:	4601      	mov	r1, r0
  406c08:	e778      	b.n	406afc <__udivmoddi4+0x1bc>
  406c0a:	3802      	subs	r0, #2
  406c0c:	443c      	add	r4, r7
  406c0e:	e745      	b.n	406a9c <__udivmoddi4+0x15c>
  406c10:	4608      	mov	r0, r1
  406c12:	e708      	b.n	406a26 <__udivmoddi4+0xe6>
  406c14:	f1a8 0802 	sub.w	r8, r8, #2
  406c18:	443d      	add	r5, r7
  406c1a:	e72b      	b.n	406a74 <__udivmoddi4+0x134>

00406c1c <__aeabi_idiv0>:
  406c1c:	4770      	bx	lr
  406c1e:	bf00      	nop

00406c20 <__errno>:
  406c20:	4b01      	ldr	r3, [pc, #4]	; (406c28 <__errno+0x8>)
  406c22:	6818      	ldr	r0, [r3, #0]
  406c24:	4770      	bx	lr
  406c26:	bf00      	nop
  406c28:	20400018 	.word	0x20400018

00406c2c <__libc_init_array>:
  406c2c:	b570      	push	{r4, r5, r6, lr}
  406c2e:	4e0f      	ldr	r6, [pc, #60]	; (406c6c <__libc_init_array+0x40>)
  406c30:	4d0f      	ldr	r5, [pc, #60]	; (406c70 <__libc_init_array+0x44>)
  406c32:	1b76      	subs	r6, r6, r5
  406c34:	10b6      	asrs	r6, r6, #2
  406c36:	bf18      	it	ne
  406c38:	2400      	movne	r4, #0
  406c3a:	d005      	beq.n	406c48 <__libc_init_array+0x1c>
  406c3c:	3401      	adds	r4, #1
  406c3e:	f855 3b04 	ldr.w	r3, [r5], #4
  406c42:	4798      	blx	r3
  406c44:	42a6      	cmp	r6, r4
  406c46:	d1f9      	bne.n	406c3c <__libc_init_array+0x10>
  406c48:	4e0a      	ldr	r6, [pc, #40]	; (406c74 <__libc_init_array+0x48>)
  406c4a:	4d0b      	ldr	r5, [pc, #44]	; (406c78 <__libc_init_array+0x4c>)
  406c4c:	1b76      	subs	r6, r6, r5
  406c4e:	f005 fa2b 	bl	40c0a8 <_init>
  406c52:	10b6      	asrs	r6, r6, #2
  406c54:	bf18      	it	ne
  406c56:	2400      	movne	r4, #0
  406c58:	d006      	beq.n	406c68 <__libc_init_array+0x3c>
  406c5a:	3401      	adds	r4, #1
  406c5c:	f855 3b04 	ldr.w	r3, [r5], #4
  406c60:	4798      	blx	r3
  406c62:	42a6      	cmp	r6, r4
  406c64:	d1f9      	bne.n	406c5a <__libc_init_array+0x2e>
  406c66:	bd70      	pop	{r4, r5, r6, pc}
  406c68:	bd70      	pop	{r4, r5, r6, pc}
  406c6a:	bf00      	nop
  406c6c:	0040c0b4 	.word	0x0040c0b4
  406c70:	0040c0b4 	.word	0x0040c0b4
  406c74:	0040c0bc 	.word	0x0040c0bc
  406c78:	0040c0b4 	.word	0x0040c0b4

00406c7c <malloc>:
  406c7c:	4b02      	ldr	r3, [pc, #8]	; (406c88 <malloc+0xc>)
  406c7e:	4601      	mov	r1, r0
  406c80:	6818      	ldr	r0, [r3, #0]
  406c82:	f000 b80b 	b.w	406c9c <_malloc_r>
  406c86:	bf00      	nop
  406c88:	20400018 	.word	0x20400018

00406c8c <free>:
  406c8c:	4b02      	ldr	r3, [pc, #8]	; (406c98 <free+0xc>)
  406c8e:	4601      	mov	r1, r0
  406c90:	6818      	ldr	r0, [r3, #0]
  406c92:	f003 ba1d 	b.w	40a0d0 <_free_r>
  406c96:	bf00      	nop
  406c98:	20400018 	.word	0x20400018

00406c9c <_malloc_r>:
  406c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406ca0:	f101 060b 	add.w	r6, r1, #11
  406ca4:	2e16      	cmp	r6, #22
  406ca6:	b083      	sub	sp, #12
  406ca8:	4605      	mov	r5, r0
  406caa:	f240 809e 	bls.w	406dea <_malloc_r+0x14e>
  406cae:	f036 0607 	bics.w	r6, r6, #7
  406cb2:	f100 80bd 	bmi.w	406e30 <_malloc_r+0x194>
  406cb6:	42b1      	cmp	r1, r6
  406cb8:	f200 80ba 	bhi.w	406e30 <_malloc_r+0x194>
  406cbc:	f000 fb86 	bl	4073cc <__malloc_lock>
  406cc0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406cc4:	f0c0 8293 	bcc.w	4071ee <_malloc_r+0x552>
  406cc8:	0a73      	lsrs	r3, r6, #9
  406cca:	f000 80b8 	beq.w	406e3e <_malloc_r+0x1a2>
  406cce:	2b04      	cmp	r3, #4
  406cd0:	f200 8179 	bhi.w	406fc6 <_malloc_r+0x32a>
  406cd4:	09b3      	lsrs	r3, r6, #6
  406cd6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  406cda:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  406cde:	00c3      	lsls	r3, r0, #3
  406ce0:	4fbf      	ldr	r7, [pc, #764]	; (406fe0 <_malloc_r+0x344>)
  406ce2:	443b      	add	r3, r7
  406ce4:	f1a3 0108 	sub.w	r1, r3, #8
  406ce8:	685c      	ldr	r4, [r3, #4]
  406cea:	42a1      	cmp	r1, r4
  406cec:	d106      	bne.n	406cfc <_malloc_r+0x60>
  406cee:	e00c      	b.n	406d0a <_malloc_r+0x6e>
  406cf0:	2a00      	cmp	r2, #0
  406cf2:	f280 80aa 	bge.w	406e4a <_malloc_r+0x1ae>
  406cf6:	68e4      	ldr	r4, [r4, #12]
  406cf8:	42a1      	cmp	r1, r4
  406cfa:	d006      	beq.n	406d0a <_malloc_r+0x6e>
  406cfc:	6863      	ldr	r3, [r4, #4]
  406cfe:	f023 0303 	bic.w	r3, r3, #3
  406d02:	1b9a      	subs	r2, r3, r6
  406d04:	2a0f      	cmp	r2, #15
  406d06:	ddf3      	ble.n	406cf0 <_malloc_r+0x54>
  406d08:	4670      	mov	r0, lr
  406d0a:	693c      	ldr	r4, [r7, #16]
  406d0c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 406ff4 <_malloc_r+0x358>
  406d10:	4574      	cmp	r4, lr
  406d12:	f000 81ab 	beq.w	40706c <_malloc_r+0x3d0>
  406d16:	6863      	ldr	r3, [r4, #4]
  406d18:	f023 0303 	bic.w	r3, r3, #3
  406d1c:	1b9a      	subs	r2, r3, r6
  406d1e:	2a0f      	cmp	r2, #15
  406d20:	f300 8190 	bgt.w	407044 <_malloc_r+0x3a8>
  406d24:	2a00      	cmp	r2, #0
  406d26:	f8c7 e014 	str.w	lr, [r7, #20]
  406d2a:	f8c7 e010 	str.w	lr, [r7, #16]
  406d2e:	f280 809d 	bge.w	406e6c <_malloc_r+0x1d0>
  406d32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406d36:	f080 8161 	bcs.w	406ffc <_malloc_r+0x360>
  406d3a:	08db      	lsrs	r3, r3, #3
  406d3c:	f103 0c01 	add.w	ip, r3, #1
  406d40:	1099      	asrs	r1, r3, #2
  406d42:	687a      	ldr	r2, [r7, #4]
  406d44:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406d48:	f8c4 8008 	str.w	r8, [r4, #8]
  406d4c:	2301      	movs	r3, #1
  406d4e:	408b      	lsls	r3, r1
  406d50:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406d54:	4313      	orrs	r3, r2
  406d56:	3908      	subs	r1, #8
  406d58:	60e1      	str	r1, [r4, #12]
  406d5a:	607b      	str	r3, [r7, #4]
  406d5c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406d60:	f8c8 400c 	str.w	r4, [r8, #12]
  406d64:	1082      	asrs	r2, r0, #2
  406d66:	2401      	movs	r4, #1
  406d68:	4094      	lsls	r4, r2
  406d6a:	429c      	cmp	r4, r3
  406d6c:	f200 808b 	bhi.w	406e86 <_malloc_r+0x1ea>
  406d70:	421c      	tst	r4, r3
  406d72:	d106      	bne.n	406d82 <_malloc_r+0xe6>
  406d74:	f020 0003 	bic.w	r0, r0, #3
  406d78:	0064      	lsls	r4, r4, #1
  406d7a:	421c      	tst	r4, r3
  406d7c:	f100 0004 	add.w	r0, r0, #4
  406d80:	d0fa      	beq.n	406d78 <_malloc_r+0xdc>
  406d82:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406d86:	46cc      	mov	ip, r9
  406d88:	4680      	mov	r8, r0
  406d8a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406d8e:	459c      	cmp	ip, r3
  406d90:	d107      	bne.n	406da2 <_malloc_r+0x106>
  406d92:	e16d      	b.n	407070 <_malloc_r+0x3d4>
  406d94:	2a00      	cmp	r2, #0
  406d96:	f280 817b 	bge.w	407090 <_malloc_r+0x3f4>
  406d9a:	68db      	ldr	r3, [r3, #12]
  406d9c:	459c      	cmp	ip, r3
  406d9e:	f000 8167 	beq.w	407070 <_malloc_r+0x3d4>
  406da2:	6859      	ldr	r1, [r3, #4]
  406da4:	f021 0103 	bic.w	r1, r1, #3
  406da8:	1b8a      	subs	r2, r1, r6
  406daa:	2a0f      	cmp	r2, #15
  406dac:	ddf2      	ble.n	406d94 <_malloc_r+0xf8>
  406dae:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406db2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  406db6:	9300      	str	r3, [sp, #0]
  406db8:	199c      	adds	r4, r3, r6
  406dba:	4628      	mov	r0, r5
  406dbc:	f046 0601 	orr.w	r6, r6, #1
  406dc0:	f042 0501 	orr.w	r5, r2, #1
  406dc4:	605e      	str	r6, [r3, #4]
  406dc6:	f8c8 c00c 	str.w	ip, [r8, #12]
  406dca:	f8cc 8008 	str.w	r8, [ip, #8]
  406dce:	617c      	str	r4, [r7, #20]
  406dd0:	613c      	str	r4, [r7, #16]
  406dd2:	f8c4 e00c 	str.w	lr, [r4, #12]
  406dd6:	f8c4 e008 	str.w	lr, [r4, #8]
  406dda:	6065      	str	r5, [r4, #4]
  406ddc:	505a      	str	r2, [r3, r1]
  406dde:	f000 fafb 	bl	4073d8 <__malloc_unlock>
  406de2:	9b00      	ldr	r3, [sp, #0]
  406de4:	f103 0408 	add.w	r4, r3, #8
  406de8:	e01e      	b.n	406e28 <_malloc_r+0x18c>
  406dea:	2910      	cmp	r1, #16
  406dec:	d820      	bhi.n	406e30 <_malloc_r+0x194>
  406dee:	f000 faed 	bl	4073cc <__malloc_lock>
  406df2:	2610      	movs	r6, #16
  406df4:	2318      	movs	r3, #24
  406df6:	2002      	movs	r0, #2
  406df8:	4f79      	ldr	r7, [pc, #484]	; (406fe0 <_malloc_r+0x344>)
  406dfa:	443b      	add	r3, r7
  406dfc:	f1a3 0208 	sub.w	r2, r3, #8
  406e00:	685c      	ldr	r4, [r3, #4]
  406e02:	4294      	cmp	r4, r2
  406e04:	f000 813d 	beq.w	407082 <_malloc_r+0x3e6>
  406e08:	6863      	ldr	r3, [r4, #4]
  406e0a:	68e1      	ldr	r1, [r4, #12]
  406e0c:	68a6      	ldr	r6, [r4, #8]
  406e0e:	f023 0303 	bic.w	r3, r3, #3
  406e12:	4423      	add	r3, r4
  406e14:	4628      	mov	r0, r5
  406e16:	685a      	ldr	r2, [r3, #4]
  406e18:	60f1      	str	r1, [r6, #12]
  406e1a:	f042 0201 	orr.w	r2, r2, #1
  406e1e:	608e      	str	r6, [r1, #8]
  406e20:	605a      	str	r2, [r3, #4]
  406e22:	f000 fad9 	bl	4073d8 <__malloc_unlock>
  406e26:	3408      	adds	r4, #8
  406e28:	4620      	mov	r0, r4
  406e2a:	b003      	add	sp, #12
  406e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e30:	2400      	movs	r4, #0
  406e32:	230c      	movs	r3, #12
  406e34:	4620      	mov	r0, r4
  406e36:	602b      	str	r3, [r5, #0]
  406e38:	b003      	add	sp, #12
  406e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e3e:	2040      	movs	r0, #64	; 0x40
  406e40:	f44f 7300 	mov.w	r3, #512	; 0x200
  406e44:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406e48:	e74a      	b.n	406ce0 <_malloc_r+0x44>
  406e4a:	4423      	add	r3, r4
  406e4c:	68e1      	ldr	r1, [r4, #12]
  406e4e:	685a      	ldr	r2, [r3, #4]
  406e50:	68a6      	ldr	r6, [r4, #8]
  406e52:	f042 0201 	orr.w	r2, r2, #1
  406e56:	60f1      	str	r1, [r6, #12]
  406e58:	4628      	mov	r0, r5
  406e5a:	608e      	str	r6, [r1, #8]
  406e5c:	605a      	str	r2, [r3, #4]
  406e5e:	f000 fabb 	bl	4073d8 <__malloc_unlock>
  406e62:	3408      	adds	r4, #8
  406e64:	4620      	mov	r0, r4
  406e66:	b003      	add	sp, #12
  406e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e6c:	4423      	add	r3, r4
  406e6e:	4628      	mov	r0, r5
  406e70:	685a      	ldr	r2, [r3, #4]
  406e72:	f042 0201 	orr.w	r2, r2, #1
  406e76:	605a      	str	r2, [r3, #4]
  406e78:	f000 faae 	bl	4073d8 <__malloc_unlock>
  406e7c:	3408      	adds	r4, #8
  406e7e:	4620      	mov	r0, r4
  406e80:	b003      	add	sp, #12
  406e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e86:	68bc      	ldr	r4, [r7, #8]
  406e88:	6863      	ldr	r3, [r4, #4]
  406e8a:	f023 0803 	bic.w	r8, r3, #3
  406e8e:	45b0      	cmp	r8, r6
  406e90:	d304      	bcc.n	406e9c <_malloc_r+0x200>
  406e92:	eba8 0306 	sub.w	r3, r8, r6
  406e96:	2b0f      	cmp	r3, #15
  406e98:	f300 8085 	bgt.w	406fa6 <_malloc_r+0x30a>
  406e9c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 406ff8 <_malloc_r+0x35c>
  406ea0:	4b50      	ldr	r3, [pc, #320]	; (406fe4 <_malloc_r+0x348>)
  406ea2:	f8d9 2000 	ldr.w	r2, [r9]
  406ea6:	681b      	ldr	r3, [r3, #0]
  406ea8:	3201      	adds	r2, #1
  406eaa:	4433      	add	r3, r6
  406eac:	eb04 0a08 	add.w	sl, r4, r8
  406eb0:	f000 8155 	beq.w	40715e <_malloc_r+0x4c2>
  406eb4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406eb8:	330f      	adds	r3, #15
  406eba:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  406ebe:	f02b 0b0f 	bic.w	fp, fp, #15
  406ec2:	4659      	mov	r1, fp
  406ec4:	4628      	mov	r0, r5
  406ec6:	f000 faf7 	bl	4074b8 <_sbrk_r>
  406eca:	1c41      	adds	r1, r0, #1
  406ecc:	4602      	mov	r2, r0
  406ece:	f000 80fc 	beq.w	4070ca <_malloc_r+0x42e>
  406ed2:	4582      	cmp	sl, r0
  406ed4:	f200 80f7 	bhi.w	4070c6 <_malloc_r+0x42a>
  406ed8:	4b43      	ldr	r3, [pc, #268]	; (406fe8 <_malloc_r+0x34c>)
  406eda:	6819      	ldr	r1, [r3, #0]
  406edc:	4459      	add	r1, fp
  406ede:	6019      	str	r1, [r3, #0]
  406ee0:	f000 814d 	beq.w	40717e <_malloc_r+0x4e2>
  406ee4:	f8d9 0000 	ldr.w	r0, [r9]
  406ee8:	3001      	adds	r0, #1
  406eea:	bf1b      	ittet	ne
  406eec:	eba2 0a0a 	subne.w	sl, r2, sl
  406ef0:	4451      	addne	r1, sl
  406ef2:	f8c9 2000 	streq.w	r2, [r9]
  406ef6:	6019      	strne	r1, [r3, #0]
  406ef8:	f012 0107 	ands.w	r1, r2, #7
  406efc:	f000 8115 	beq.w	40712a <_malloc_r+0x48e>
  406f00:	f1c1 0008 	rsb	r0, r1, #8
  406f04:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406f08:	4402      	add	r2, r0
  406f0a:	3108      	adds	r1, #8
  406f0c:	eb02 090b 	add.w	r9, r2, fp
  406f10:	f3c9 090b 	ubfx	r9, r9, #0, #12
  406f14:	eba1 0909 	sub.w	r9, r1, r9
  406f18:	4649      	mov	r1, r9
  406f1a:	4628      	mov	r0, r5
  406f1c:	9301      	str	r3, [sp, #4]
  406f1e:	9200      	str	r2, [sp, #0]
  406f20:	f000 faca 	bl	4074b8 <_sbrk_r>
  406f24:	1c43      	adds	r3, r0, #1
  406f26:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406f2a:	f000 8143 	beq.w	4071b4 <_malloc_r+0x518>
  406f2e:	1a80      	subs	r0, r0, r2
  406f30:	4448      	add	r0, r9
  406f32:	f040 0001 	orr.w	r0, r0, #1
  406f36:	6819      	ldr	r1, [r3, #0]
  406f38:	60ba      	str	r2, [r7, #8]
  406f3a:	4449      	add	r1, r9
  406f3c:	42bc      	cmp	r4, r7
  406f3e:	6050      	str	r0, [r2, #4]
  406f40:	6019      	str	r1, [r3, #0]
  406f42:	d017      	beq.n	406f74 <_malloc_r+0x2d8>
  406f44:	f1b8 0f0f 	cmp.w	r8, #15
  406f48:	f240 80fb 	bls.w	407142 <_malloc_r+0x4a6>
  406f4c:	6860      	ldr	r0, [r4, #4]
  406f4e:	f1a8 020c 	sub.w	r2, r8, #12
  406f52:	f022 0207 	bic.w	r2, r2, #7
  406f56:	eb04 0e02 	add.w	lr, r4, r2
  406f5a:	f000 0001 	and.w	r0, r0, #1
  406f5e:	f04f 0c05 	mov.w	ip, #5
  406f62:	4310      	orrs	r0, r2
  406f64:	2a0f      	cmp	r2, #15
  406f66:	6060      	str	r0, [r4, #4]
  406f68:	f8ce c004 	str.w	ip, [lr, #4]
  406f6c:	f8ce c008 	str.w	ip, [lr, #8]
  406f70:	f200 8117 	bhi.w	4071a2 <_malloc_r+0x506>
  406f74:	4b1d      	ldr	r3, [pc, #116]	; (406fec <_malloc_r+0x350>)
  406f76:	68bc      	ldr	r4, [r7, #8]
  406f78:	681a      	ldr	r2, [r3, #0]
  406f7a:	4291      	cmp	r1, r2
  406f7c:	bf88      	it	hi
  406f7e:	6019      	strhi	r1, [r3, #0]
  406f80:	4b1b      	ldr	r3, [pc, #108]	; (406ff0 <_malloc_r+0x354>)
  406f82:	681a      	ldr	r2, [r3, #0]
  406f84:	4291      	cmp	r1, r2
  406f86:	6862      	ldr	r2, [r4, #4]
  406f88:	bf88      	it	hi
  406f8a:	6019      	strhi	r1, [r3, #0]
  406f8c:	f022 0203 	bic.w	r2, r2, #3
  406f90:	4296      	cmp	r6, r2
  406f92:	eba2 0306 	sub.w	r3, r2, r6
  406f96:	d801      	bhi.n	406f9c <_malloc_r+0x300>
  406f98:	2b0f      	cmp	r3, #15
  406f9a:	dc04      	bgt.n	406fa6 <_malloc_r+0x30a>
  406f9c:	4628      	mov	r0, r5
  406f9e:	f000 fa1b 	bl	4073d8 <__malloc_unlock>
  406fa2:	2400      	movs	r4, #0
  406fa4:	e740      	b.n	406e28 <_malloc_r+0x18c>
  406fa6:	19a2      	adds	r2, r4, r6
  406fa8:	f043 0301 	orr.w	r3, r3, #1
  406fac:	f046 0601 	orr.w	r6, r6, #1
  406fb0:	6066      	str	r6, [r4, #4]
  406fb2:	4628      	mov	r0, r5
  406fb4:	60ba      	str	r2, [r7, #8]
  406fb6:	6053      	str	r3, [r2, #4]
  406fb8:	f000 fa0e 	bl	4073d8 <__malloc_unlock>
  406fbc:	3408      	adds	r4, #8
  406fbe:	4620      	mov	r0, r4
  406fc0:	b003      	add	sp, #12
  406fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406fc6:	2b14      	cmp	r3, #20
  406fc8:	d971      	bls.n	4070ae <_malloc_r+0x412>
  406fca:	2b54      	cmp	r3, #84	; 0x54
  406fcc:	f200 80a3 	bhi.w	407116 <_malloc_r+0x47a>
  406fd0:	0b33      	lsrs	r3, r6, #12
  406fd2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  406fd6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  406fda:	00c3      	lsls	r3, r0, #3
  406fdc:	e680      	b.n	406ce0 <_malloc_r+0x44>
  406fde:	bf00      	nop
  406fe0:	20400448 	.word	0x20400448
  406fe4:	20400bcc 	.word	0x20400bcc
  406fe8:	20400b9c 	.word	0x20400b9c
  406fec:	20400bc4 	.word	0x20400bc4
  406ff0:	20400bc8 	.word	0x20400bc8
  406ff4:	20400450 	.word	0x20400450
  406ff8:	20400850 	.word	0x20400850
  406ffc:	0a5a      	lsrs	r2, r3, #9
  406ffe:	2a04      	cmp	r2, #4
  407000:	d95b      	bls.n	4070ba <_malloc_r+0x41e>
  407002:	2a14      	cmp	r2, #20
  407004:	f200 80ae 	bhi.w	407164 <_malloc_r+0x4c8>
  407008:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40700c:	00c9      	lsls	r1, r1, #3
  40700e:	325b      	adds	r2, #91	; 0x5b
  407010:	eb07 0c01 	add.w	ip, r7, r1
  407014:	5879      	ldr	r1, [r7, r1]
  407016:	f1ac 0c08 	sub.w	ip, ip, #8
  40701a:	458c      	cmp	ip, r1
  40701c:	f000 8088 	beq.w	407130 <_malloc_r+0x494>
  407020:	684a      	ldr	r2, [r1, #4]
  407022:	f022 0203 	bic.w	r2, r2, #3
  407026:	4293      	cmp	r3, r2
  407028:	d273      	bcs.n	407112 <_malloc_r+0x476>
  40702a:	6889      	ldr	r1, [r1, #8]
  40702c:	458c      	cmp	ip, r1
  40702e:	d1f7      	bne.n	407020 <_malloc_r+0x384>
  407030:	f8dc 200c 	ldr.w	r2, [ip, #12]
  407034:	687b      	ldr	r3, [r7, #4]
  407036:	60e2      	str	r2, [r4, #12]
  407038:	f8c4 c008 	str.w	ip, [r4, #8]
  40703c:	6094      	str	r4, [r2, #8]
  40703e:	f8cc 400c 	str.w	r4, [ip, #12]
  407042:	e68f      	b.n	406d64 <_malloc_r+0xc8>
  407044:	19a1      	adds	r1, r4, r6
  407046:	f046 0c01 	orr.w	ip, r6, #1
  40704a:	f042 0601 	orr.w	r6, r2, #1
  40704e:	f8c4 c004 	str.w	ip, [r4, #4]
  407052:	4628      	mov	r0, r5
  407054:	6179      	str	r1, [r7, #20]
  407056:	6139      	str	r1, [r7, #16]
  407058:	f8c1 e00c 	str.w	lr, [r1, #12]
  40705c:	f8c1 e008 	str.w	lr, [r1, #8]
  407060:	604e      	str	r6, [r1, #4]
  407062:	50e2      	str	r2, [r4, r3]
  407064:	f000 f9b8 	bl	4073d8 <__malloc_unlock>
  407068:	3408      	adds	r4, #8
  40706a:	e6dd      	b.n	406e28 <_malloc_r+0x18c>
  40706c:	687b      	ldr	r3, [r7, #4]
  40706e:	e679      	b.n	406d64 <_malloc_r+0xc8>
  407070:	f108 0801 	add.w	r8, r8, #1
  407074:	f018 0f03 	tst.w	r8, #3
  407078:	f10c 0c08 	add.w	ip, ip, #8
  40707c:	f47f ae85 	bne.w	406d8a <_malloc_r+0xee>
  407080:	e02d      	b.n	4070de <_malloc_r+0x442>
  407082:	68dc      	ldr	r4, [r3, #12]
  407084:	42a3      	cmp	r3, r4
  407086:	bf08      	it	eq
  407088:	3002      	addeq	r0, #2
  40708a:	f43f ae3e 	beq.w	406d0a <_malloc_r+0x6e>
  40708e:	e6bb      	b.n	406e08 <_malloc_r+0x16c>
  407090:	4419      	add	r1, r3
  407092:	461c      	mov	r4, r3
  407094:	684a      	ldr	r2, [r1, #4]
  407096:	68db      	ldr	r3, [r3, #12]
  407098:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40709c:	f042 0201 	orr.w	r2, r2, #1
  4070a0:	604a      	str	r2, [r1, #4]
  4070a2:	4628      	mov	r0, r5
  4070a4:	60f3      	str	r3, [r6, #12]
  4070a6:	609e      	str	r6, [r3, #8]
  4070a8:	f000 f996 	bl	4073d8 <__malloc_unlock>
  4070ac:	e6bc      	b.n	406e28 <_malloc_r+0x18c>
  4070ae:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4070b2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4070b6:	00c3      	lsls	r3, r0, #3
  4070b8:	e612      	b.n	406ce0 <_malloc_r+0x44>
  4070ba:	099a      	lsrs	r2, r3, #6
  4070bc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4070c0:	00c9      	lsls	r1, r1, #3
  4070c2:	3238      	adds	r2, #56	; 0x38
  4070c4:	e7a4      	b.n	407010 <_malloc_r+0x374>
  4070c6:	42bc      	cmp	r4, r7
  4070c8:	d054      	beq.n	407174 <_malloc_r+0x4d8>
  4070ca:	68bc      	ldr	r4, [r7, #8]
  4070cc:	6862      	ldr	r2, [r4, #4]
  4070ce:	f022 0203 	bic.w	r2, r2, #3
  4070d2:	e75d      	b.n	406f90 <_malloc_r+0x2f4>
  4070d4:	f859 3908 	ldr.w	r3, [r9], #-8
  4070d8:	4599      	cmp	r9, r3
  4070da:	f040 8086 	bne.w	4071ea <_malloc_r+0x54e>
  4070de:	f010 0f03 	tst.w	r0, #3
  4070e2:	f100 30ff 	add.w	r0, r0, #4294967295
  4070e6:	d1f5      	bne.n	4070d4 <_malloc_r+0x438>
  4070e8:	687b      	ldr	r3, [r7, #4]
  4070ea:	ea23 0304 	bic.w	r3, r3, r4
  4070ee:	607b      	str	r3, [r7, #4]
  4070f0:	0064      	lsls	r4, r4, #1
  4070f2:	429c      	cmp	r4, r3
  4070f4:	f63f aec7 	bhi.w	406e86 <_malloc_r+0x1ea>
  4070f8:	2c00      	cmp	r4, #0
  4070fa:	f43f aec4 	beq.w	406e86 <_malloc_r+0x1ea>
  4070fe:	421c      	tst	r4, r3
  407100:	4640      	mov	r0, r8
  407102:	f47f ae3e 	bne.w	406d82 <_malloc_r+0xe6>
  407106:	0064      	lsls	r4, r4, #1
  407108:	421c      	tst	r4, r3
  40710a:	f100 0004 	add.w	r0, r0, #4
  40710e:	d0fa      	beq.n	407106 <_malloc_r+0x46a>
  407110:	e637      	b.n	406d82 <_malloc_r+0xe6>
  407112:	468c      	mov	ip, r1
  407114:	e78c      	b.n	407030 <_malloc_r+0x394>
  407116:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40711a:	d815      	bhi.n	407148 <_malloc_r+0x4ac>
  40711c:	0bf3      	lsrs	r3, r6, #15
  40711e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  407122:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  407126:	00c3      	lsls	r3, r0, #3
  407128:	e5da      	b.n	406ce0 <_malloc_r+0x44>
  40712a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40712e:	e6ed      	b.n	406f0c <_malloc_r+0x270>
  407130:	687b      	ldr	r3, [r7, #4]
  407132:	1092      	asrs	r2, r2, #2
  407134:	2101      	movs	r1, #1
  407136:	fa01 f202 	lsl.w	r2, r1, r2
  40713a:	4313      	orrs	r3, r2
  40713c:	607b      	str	r3, [r7, #4]
  40713e:	4662      	mov	r2, ip
  407140:	e779      	b.n	407036 <_malloc_r+0x39a>
  407142:	2301      	movs	r3, #1
  407144:	6053      	str	r3, [r2, #4]
  407146:	e729      	b.n	406f9c <_malloc_r+0x300>
  407148:	f240 5254 	movw	r2, #1364	; 0x554
  40714c:	4293      	cmp	r3, r2
  40714e:	d822      	bhi.n	407196 <_malloc_r+0x4fa>
  407150:	0cb3      	lsrs	r3, r6, #18
  407152:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  407156:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40715a:	00c3      	lsls	r3, r0, #3
  40715c:	e5c0      	b.n	406ce0 <_malloc_r+0x44>
  40715e:	f103 0b10 	add.w	fp, r3, #16
  407162:	e6ae      	b.n	406ec2 <_malloc_r+0x226>
  407164:	2a54      	cmp	r2, #84	; 0x54
  407166:	d829      	bhi.n	4071bc <_malloc_r+0x520>
  407168:	0b1a      	lsrs	r2, r3, #12
  40716a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40716e:	00c9      	lsls	r1, r1, #3
  407170:	326e      	adds	r2, #110	; 0x6e
  407172:	e74d      	b.n	407010 <_malloc_r+0x374>
  407174:	4b20      	ldr	r3, [pc, #128]	; (4071f8 <_malloc_r+0x55c>)
  407176:	6819      	ldr	r1, [r3, #0]
  407178:	4459      	add	r1, fp
  40717a:	6019      	str	r1, [r3, #0]
  40717c:	e6b2      	b.n	406ee4 <_malloc_r+0x248>
  40717e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  407182:	2800      	cmp	r0, #0
  407184:	f47f aeae 	bne.w	406ee4 <_malloc_r+0x248>
  407188:	eb08 030b 	add.w	r3, r8, fp
  40718c:	68ba      	ldr	r2, [r7, #8]
  40718e:	f043 0301 	orr.w	r3, r3, #1
  407192:	6053      	str	r3, [r2, #4]
  407194:	e6ee      	b.n	406f74 <_malloc_r+0x2d8>
  407196:	207f      	movs	r0, #127	; 0x7f
  407198:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40719c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4071a0:	e59e      	b.n	406ce0 <_malloc_r+0x44>
  4071a2:	f104 0108 	add.w	r1, r4, #8
  4071a6:	4628      	mov	r0, r5
  4071a8:	9300      	str	r3, [sp, #0]
  4071aa:	f002 ff91 	bl	40a0d0 <_free_r>
  4071ae:	9b00      	ldr	r3, [sp, #0]
  4071b0:	6819      	ldr	r1, [r3, #0]
  4071b2:	e6df      	b.n	406f74 <_malloc_r+0x2d8>
  4071b4:	2001      	movs	r0, #1
  4071b6:	f04f 0900 	mov.w	r9, #0
  4071ba:	e6bc      	b.n	406f36 <_malloc_r+0x29a>
  4071bc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4071c0:	d805      	bhi.n	4071ce <_malloc_r+0x532>
  4071c2:	0bda      	lsrs	r2, r3, #15
  4071c4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4071c8:	00c9      	lsls	r1, r1, #3
  4071ca:	3277      	adds	r2, #119	; 0x77
  4071cc:	e720      	b.n	407010 <_malloc_r+0x374>
  4071ce:	f240 5154 	movw	r1, #1364	; 0x554
  4071d2:	428a      	cmp	r2, r1
  4071d4:	d805      	bhi.n	4071e2 <_malloc_r+0x546>
  4071d6:	0c9a      	lsrs	r2, r3, #18
  4071d8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4071dc:	00c9      	lsls	r1, r1, #3
  4071de:	327c      	adds	r2, #124	; 0x7c
  4071e0:	e716      	b.n	407010 <_malloc_r+0x374>
  4071e2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4071e6:	227e      	movs	r2, #126	; 0x7e
  4071e8:	e712      	b.n	407010 <_malloc_r+0x374>
  4071ea:	687b      	ldr	r3, [r7, #4]
  4071ec:	e780      	b.n	4070f0 <_malloc_r+0x454>
  4071ee:	08f0      	lsrs	r0, r6, #3
  4071f0:	f106 0308 	add.w	r3, r6, #8
  4071f4:	e600      	b.n	406df8 <_malloc_r+0x15c>
  4071f6:	bf00      	nop
  4071f8:	20400b9c 	.word	0x20400b9c

004071fc <memcpy>:
  4071fc:	4684      	mov	ip, r0
  4071fe:	ea41 0300 	orr.w	r3, r1, r0
  407202:	f013 0303 	ands.w	r3, r3, #3
  407206:	d16d      	bne.n	4072e4 <memcpy+0xe8>
  407208:	3a40      	subs	r2, #64	; 0x40
  40720a:	d341      	bcc.n	407290 <memcpy+0x94>
  40720c:	f851 3b04 	ldr.w	r3, [r1], #4
  407210:	f840 3b04 	str.w	r3, [r0], #4
  407214:	f851 3b04 	ldr.w	r3, [r1], #4
  407218:	f840 3b04 	str.w	r3, [r0], #4
  40721c:	f851 3b04 	ldr.w	r3, [r1], #4
  407220:	f840 3b04 	str.w	r3, [r0], #4
  407224:	f851 3b04 	ldr.w	r3, [r1], #4
  407228:	f840 3b04 	str.w	r3, [r0], #4
  40722c:	f851 3b04 	ldr.w	r3, [r1], #4
  407230:	f840 3b04 	str.w	r3, [r0], #4
  407234:	f851 3b04 	ldr.w	r3, [r1], #4
  407238:	f840 3b04 	str.w	r3, [r0], #4
  40723c:	f851 3b04 	ldr.w	r3, [r1], #4
  407240:	f840 3b04 	str.w	r3, [r0], #4
  407244:	f851 3b04 	ldr.w	r3, [r1], #4
  407248:	f840 3b04 	str.w	r3, [r0], #4
  40724c:	f851 3b04 	ldr.w	r3, [r1], #4
  407250:	f840 3b04 	str.w	r3, [r0], #4
  407254:	f851 3b04 	ldr.w	r3, [r1], #4
  407258:	f840 3b04 	str.w	r3, [r0], #4
  40725c:	f851 3b04 	ldr.w	r3, [r1], #4
  407260:	f840 3b04 	str.w	r3, [r0], #4
  407264:	f851 3b04 	ldr.w	r3, [r1], #4
  407268:	f840 3b04 	str.w	r3, [r0], #4
  40726c:	f851 3b04 	ldr.w	r3, [r1], #4
  407270:	f840 3b04 	str.w	r3, [r0], #4
  407274:	f851 3b04 	ldr.w	r3, [r1], #4
  407278:	f840 3b04 	str.w	r3, [r0], #4
  40727c:	f851 3b04 	ldr.w	r3, [r1], #4
  407280:	f840 3b04 	str.w	r3, [r0], #4
  407284:	f851 3b04 	ldr.w	r3, [r1], #4
  407288:	f840 3b04 	str.w	r3, [r0], #4
  40728c:	3a40      	subs	r2, #64	; 0x40
  40728e:	d2bd      	bcs.n	40720c <memcpy+0x10>
  407290:	3230      	adds	r2, #48	; 0x30
  407292:	d311      	bcc.n	4072b8 <memcpy+0xbc>
  407294:	f851 3b04 	ldr.w	r3, [r1], #4
  407298:	f840 3b04 	str.w	r3, [r0], #4
  40729c:	f851 3b04 	ldr.w	r3, [r1], #4
  4072a0:	f840 3b04 	str.w	r3, [r0], #4
  4072a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4072a8:	f840 3b04 	str.w	r3, [r0], #4
  4072ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4072b0:	f840 3b04 	str.w	r3, [r0], #4
  4072b4:	3a10      	subs	r2, #16
  4072b6:	d2ed      	bcs.n	407294 <memcpy+0x98>
  4072b8:	320c      	adds	r2, #12
  4072ba:	d305      	bcc.n	4072c8 <memcpy+0xcc>
  4072bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4072c0:	f840 3b04 	str.w	r3, [r0], #4
  4072c4:	3a04      	subs	r2, #4
  4072c6:	d2f9      	bcs.n	4072bc <memcpy+0xc0>
  4072c8:	3204      	adds	r2, #4
  4072ca:	d008      	beq.n	4072de <memcpy+0xe2>
  4072cc:	07d2      	lsls	r2, r2, #31
  4072ce:	bf1c      	itt	ne
  4072d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4072d4:	f800 3b01 	strbne.w	r3, [r0], #1
  4072d8:	d301      	bcc.n	4072de <memcpy+0xe2>
  4072da:	880b      	ldrh	r3, [r1, #0]
  4072dc:	8003      	strh	r3, [r0, #0]
  4072de:	4660      	mov	r0, ip
  4072e0:	4770      	bx	lr
  4072e2:	bf00      	nop
  4072e4:	2a08      	cmp	r2, #8
  4072e6:	d313      	bcc.n	407310 <memcpy+0x114>
  4072e8:	078b      	lsls	r3, r1, #30
  4072ea:	d08d      	beq.n	407208 <memcpy+0xc>
  4072ec:	f010 0303 	ands.w	r3, r0, #3
  4072f0:	d08a      	beq.n	407208 <memcpy+0xc>
  4072f2:	f1c3 0304 	rsb	r3, r3, #4
  4072f6:	1ad2      	subs	r2, r2, r3
  4072f8:	07db      	lsls	r3, r3, #31
  4072fa:	bf1c      	itt	ne
  4072fc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407300:	f800 3b01 	strbne.w	r3, [r0], #1
  407304:	d380      	bcc.n	407208 <memcpy+0xc>
  407306:	f831 3b02 	ldrh.w	r3, [r1], #2
  40730a:	f820 3b02 	strh.w	r3, [r0], #2
  40730e:	e77b      	b.n	407208 <memcpy+0xc>
  407310:	3a04      	subs	r2, #4
  407312:	d3d9      	bcc.n	4072c8 <memcpy+0xcc>
  407314:	3a01      	subs	r2, #1
  407316:	f811 3b01 	ldrb.w	r3, [r1], #1
  40731a:	f800 3b01 	strb.w	r3, [r0], #1
  40731e:	d2f9      	bcs.n	407314 <memcpy+0x118>
  407320:	780b      	ldrb	r3, [r1, #0]
  407322:	7003      	strb	r3, [r0, #0]
  407324:	784b      	ldrb	r3, [r1, #1]
  407326:	7043      	strb	r3, [r0, #1]
  407328:	788b      	ldrb	r3, [r1, #2]
  40732a:	7083      	strb	r3, [r0, #2]
  40732c:	4660      	mov	r0, ip
  40732e:	4770      	bx	lr

00407330 <memset>:
  407330:	b470      	push	{r4, r5, r6}
  407332:	0786      	lsls	r6, r0, #30
  407334:	d046      	beq.n	4073c4 <memset+0x94>
  407336:	1e54      	subs	r4, r2, #1
  407338:	2a00      	cmp	r2, #0
  40733a:	d041      	beq.n	4073c0 <memset+0x90>
  40733c:	b2ca      	uxtb	r2, r1
  40733e:	4603      	mov	r3, r0
  407340:	e002      	b.n	407348 <memset+0x18>
  407342:	f114 34ff 	adds.w	r4, r4, #4294967295
  407346:	d33b      	bcc.n	4073c0 <memset+0x90>
  407348:	f803 2b01 	strb.w	r2, [r3], #1
  40734c:	079d      	lsls	r5, r3, #30
  40734e:	d1f8      	bne.n	407342 <memset+0x12>
  407350:	2c03      	cmp	r4, #3
  407352:	d92e      	bls.n	4073b2 <memset+0x82>
  407354:	b2cd      	uxtb	r5, r1
  407356:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40735a:	2c0f      	cmp	r4, #15
  40735c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  407360:	d919      	bls.n	407396 <memset+0x66>
  407362:	f103 0210 	add.w	r2, r3, #16
  407366:	4626      	mov	r6, r4
  407368:	3e10      	subs	r6, #16
  40736a:	2e0f      	cmp	r6, #15
  40736c:	f842 5c10 	str.w	r5, [r2, #-16]
  407370:	f842 5c0c 	str.w	r5, [r2, #-12]
  407374:	f842 5c08 	str.w	r5, [r2, #-8]
  407378:	f842 5c04 	str.w	r5, [r2, #-4]
  40737c:	f102 0210 	add.w	r2, r2, #16
  407380:	d8f2      	bhi.n	407368 <memset+0x38>
  407382:	f1a4 0210 	sub.w	r2, r4, #16
  407386:	f022 020f 	bic.w	r2, r2, #15
  40738a:	f004 040f 	and.w	r4, r4, #15
  40738e:	3210      	adds	r2, #16
  407390:	2c03      	cmp	r4, #3
  407392:	4413      	add	r3, r2
  407394:	d90d      	bls.n	4073b2 <memset+0x82>
  407396:	461e      	mov	r6, r3
  407398:	4622      	mov	r2, r4
  40739a:	3a04      	subs	r2, #4
  40739c:	2a03      	cmp	r2, #3
  40739e:	f846 5b04 	str.w	r5, [r6], #4
  4073a2:	d8fa      	bhi.n	40739a <memset+0x6a>
  4073a4:	1f22      	subs	r2, r4, #4
  4073a6:	f022 0203 	bic.w	r2, r2, #3
  4073aa:	3204      	adds	r2, #4
  4073ac:	4413      	add	r3, r2
  4073ae:	f004 0403 	and.w	r4, r4, #3
  4073b2:	b12c      	cbz	r4, 4073c0 <memset+0x90>
  4073b4:	b2c9      	uxtb	r1, r1
  4073b6:	441c      	add	r4, r3
  4073b8:	f803 1b01 	strb.w	r1, [r3], #1
  4073bc:	429c      	cmp	r4, r3
  4073be:	d1fb      	bne.n	4073b8 <memset+0x88>
  4073c0:	bc70      	pop	{r4, r5, r6}
  4073c2:	4770      	bx	lr
  4073c4:	4614      	mov	r4, r2
  4073c6:	4603      	mov	r3, r0
  4073c8:	e7c2      	b.n	407350 <memset+0x20>
  4073ca:	bf00      	nop

004073cc <__malloc_lock>:
  4073cc:	4801      	ldr	r0, [pc, #4]	; (4073d4 <__malloc_lock+0x8>)
  4073ce:	f003 b919 	b.w	40a604 <__retarget_lock_acquire_recursive>
  4073d2:	bf00      	nop
  4073d4:	20400c34 	.word	0x20400c34

004073d8 <__malloc_unlock>:
  4073d8:	4801      	ldr	r0, [pc, #4]	; (4073e0 <__malloc_unlock+0x8>)
  4073da:	f003 b915 	b.w	40a608 <__retarget_lock_release_recursive>
  4073de:	bf00      	nop
  4073e0:	20400c34 	.word	0x20400c34

004073e4 <printf>:
  4073e4:	b40f      	push	{r0, r1, r2, r3}
  4073e6:	b500      	push	{lr}
  4073e8:	4907      	ldr	r1, [pc, #28]	; (407408 <printf+0x24>)
  4073ea:	b083      	sub	sp, #12
  4073ec:	ab04      	add	r3, sp, #16
  4073ee:	6808      	ldr	r0, [r1, #0]
  4073f0:	f853 2b04 	ldr.w	r2, [r3], #4
  4073f4:	6881      	ldr	r1, [r0, #8]
  4073f6:	9301      	str	r3, [sp, #4]
  4073f8:	f000 f9b0 	bl	40775c <_vfprintf_r>
  4073fc:	b003      	add	sp, #12
  4073fe:	f85d eb04 	ldr.w	lr, [sp], #4
  407402:	b004      	add	sp, #16
  407404:	4770      	bx	lr
  407406:	bf00      	nop
  407408:	20400018 	.word	0x20400018

0040740c <_puts_r>:
  40740c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40740e:	4605      	mov	r5, r0
  407410:	b089      	sub	sp, #36	; 0x24
  407412:	4608      	mov	r0, r1
  407414:	460c      	mov	r4, r1
  407416:	f000 f933 	bl	407680 <strlen>
  40741a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40741c:	4f21      	ldr	r7, [pc, #132]	; (4074a4 <_puts_r+0x98>)
  40741e:	9404      	str	r4, [sp, #16]
  407420:	2601      	movs	r6, #1
  407422:	1c44      	adds	r4, r0, #1
  407424:	a904      	add	r1, sp, #16
  407426:	2202      	movs	r2, #2
  407428:	9403      	str	r4, [sp, #12]
  40742a:	9005      	str	r0, [sp, #20]
  40742c:	68ac      	ldr	r4, [r5, #8]
  40742e:	9706      	str	r7, [sp, #24]
  407430:	9607      	str	r6, [sp, #28]
  407432:	9101      	str	r1, [sp, #4]
  407434:	9202      	str	r2, [sp, #8]
  407436:	b353      	cbz	r3, 40748e <_puts_r+0x82>
  407438:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40743a:	f013 0f01 	tst.w	r3, #1
  40743e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407442:	b29a      	uxth	r2, r3
  407444:	d101      	bne.n	40744a <_puts_r+0x3e>
  407446:	0590      	lsls	r0, r2, #22
  407448:	d525      	bpl.n	407496 <_puts_r+0x8a>
  40744a:	0491      	lsls	r1, r2, #18
  40744c:	d406      	bmi.n	40745c <_puts_r+0x50>
  40744e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  407450:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  407454:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  407458:	81a3      	strh	r3, [r4, #12]
  40745a:	6662      	str	r2, [r4, #100]	; 0x64
  40745c:	4628      	mov	r0, r5
  40745e:	aa01      	add	r2, sp, #4
  407460:	4621      	mov	r1, r4
  407462:	f002 ff1b 	bl	40a29c <__sfvwrite_r>
  407466:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407468:	2800      	cmp	r0, #0
  40746a:	bf0c      	ite	eq
  40746c:	250a      	moveq	r5, #10
  40746e:	f04f 35ff 	movne.w	r5, #4294967295
  407472:	07da      	lsls	r2, r3, #31
  407474:	d402      	bmi.n	40747c <_puts_r+0x70>
  407476:	89a3      	ldrh	r3, [r4, #12]
  407478:	059b      	lsls	r3, r3, #22
  40747a:	d502      	bpl.n	407482 <_puts_r+0x76>
  40747c:	4628      	mov	r0, r5
  40747e:	b009      	add	sp, #36	; 0x24
  407480:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407482:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407484:	f003 f8c0 	bl	40a608 <__retarget_lock_release_recursive>
  407488:	4628      	mov	r0, r5
  40748a:	b009      	add	sp, #36	; 0x24
  40748c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40748e:	4628      	mov	r0, r5
  407490:	f002 fd7c 	bl	409f8c <__sinit>
  407494:	e7d0      	b.n	407438 <_puts_r+0x2c>
  407496:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407498:	f003 f8b4 	bl	40a604 <__retarget_lock_acquire_recursive>
  40749c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4074a0:	b29a      	uxth	r2, r3
  4074a2:	e7d2      	b.n	40744a <_puts_r+0x3e>
  4074a4:	0040be1c 	.word	0x0040be1c

004074a8 <puts>:
  4074a8:	4b02      	ldr	r3, [pc, #8]	; (4074b4 <puts+0xc>)
  4074aa:	4601      	mov	r1, r0
  4074ac:	6818      	ldr	r0, [r3, #0]
  4074ae:	f7ff bfad 	b.w	40740c <_puts_r>
  4074b2:	bf00      	nop
  4074b4:	20400018 	.word	0x20400018

004074b8 <_sbrk_r>:
  4074b8:	b538      	push	{r3, r4, r5, lr}
  4074ba:	4c07      	ldr	r4, [pc, #28]	; (4074d8 <_sbrk_r+0x20>)
  4074bc:	2300      	movs	r3, #0
  4074be:	4605      	mov	r5, r0
  4074c0:	4608      	mov	r0, r1
  4074c2:	6023      	str	r3, [r4, #0]
  4074c4:	f7fa fa74 	bl	4019b0 <_sbrk>
  4074c8:	1c43      	adds	r3, r0, #1
  4074ca:	d000      	beq.n	4074ce <_sbrk_r+0x16>
  4074cc:	bd38      	pop	{r3, r4, r5, pc}
  4074ce:	6823      	ldr	r3, [r4, #0]
  4074d0:	2b00      	cmp	r3, #0
  4074d2:	d0fb      	beq.n	4074cc <_sbrk_r+0x14>
  4074d4:	602b      	str	r3, [r5, #0]
  4074d6:	bd38      	pop	{r3, r4, r5, pc}
  4074d8:	20400c48 	.word	0x20400c48

004074dc <setbuf>:
  4074dc:	2900      	cmp	r1, #0
  4074de:	bf0c      	ite	eq
  4074e0:	2202      	moveq	r2, #2
  4074e2:	2200      	movne	r2, #0
  4074e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4074e8:	f000 b800 	b.w	4074ec <setvbuf>

004074ec <setvbuf>:
  4074ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4074f0:	4c61      	ldr	r4, [pc, #388]	; (407678 <setvbuf+0x18c>)
  4074f2:	6825      	ldr	r5, [r4, #0]
  4074f4:	b083      	sub	sp, #12
  4074f6:	4604      	mov	r4, r0
  4074f8:	460f      	mov	r7, r1
  4074fa:	4690      	mov	r8, r2
  4074fc:	461e      	mov	r6, r3
  4074fe:	b115      	cbz	r5, 407506 <setvbuf+0x1a>
  407500:	6bab      	ldr	r3, [r5, #56]	; 0x38
  407502:	2b00      	cmp	r3, #0
  407504:	d064      	beq.n	4075d0 <setvbuf+0xe4>
  407506:	f1b8 0f02 	cmp.w	r8, #2
  40750a:	d006      	beq.n	40751a <setvbuf+0x2e>
  40750c:	f1b8 0f01 	cmp.w	r8, #1
  407510:	f200 809f 	bhi.w	407652 <setvbuf+0x166>
  407514:	2e00      	cmp	r6, #0
  407516:	f2c0 809c 	blt.w	407652 <setvbuf+0x166>
  40751a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40751c:	07d8      	lsls	r0, r3, #31
  40751e:	d534      	bpl.n	40758a <setvbuf+0x9e>
  407520:	4621      	mov	r1, r4
  407522:	4628      	mov	r0, r5
  407524:	f002 fcda 	bl	409edc <_fflush_r>
  407528:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40752a:	b141      	cbz	r1, 40753e <setvbuf+0x52>
  40752c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407530:	4299      	cmp	r1, r3
  407532:	d002      	beq.n	40753a <setvbuf+0x4e>
  407534:	4628      	mov	r0, r5
  407536:	f002 fdcb 	bl	40a0d0 <_free_r>
  40753a:	2300      	movs	r3, #0
  40753c:	6323      	str	r3, [r4, #48]	; 0x30
  40753e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407542:	2200      	movs	r2, #0
  407544:	61a2      	str	r2, [r4, #24]
  407546:	6062      	str	r2, [r4, #4]
  407548:	061a      	lsls	r2, r3, #24
  40754a:	d43a      	bmi.n	4075c2 <setvbuf+0xd6>
  40754c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  407550:	f023 0303 	bic.w	r3, r3, #3
  407554:	f1b8 0f02 	cmp.w	r8, #2
  407558:	81a3      	strh	r3, [r4, #12]
  40755a:	d01d      	beq.n	407598 <setvbuf+0xac>
  40755c:	ab01      	add	r3, sp, #4
  40755e:	466a      	mov	r2, sp
  407560:	4621      	mov	r1, r4
  407562:	4628      	mov	r0, r5
  407564:	f003 f852 	bl	40a60c <__swhatbuf_r>
  407568:	89a3      	ldrh	r3, [r4, #12]
  40756a:	4318      	orrs	r0, r3
  40756c:	81a0      	strh	r0, [r4, #12]
  40756e:	2e00      	cmp	r6, #0
  407570:	d132      	bne.n	4075d8 <setvbuf+0xec>
  407572:	9e00      	ldr	r6, [sp, #0]
  407574:	4630      	mov	r0, r6
  407576:	f7ff fb81 	bl	406c7c <malloc>
  40757a:	4607      	mov	r7, r0
  40757c:	2800      	cmp	r0, #0
  40757e:	d06b      	beq.n	407658 <setvbuf+0x16c>
  407580:	89a3      	ldrh	r3, [r4, #12]
  407582:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407586:	81a3      	strh	r3, [r4, #12]
  407588:	e028      	b.n	4075dc <setvbuf+0xf0>
  40758a:	89a3      	ldrh	r3, [r4, #12]
  40758c:	0599      	lsls	r1, r3, #22
  40758e:	d4c7      	bmi.n	407520 <setvbuf+0x34>
  407590:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407592:	f003 f837 	bl	40a604 <__retarget_lock_acquire_recursive>
  407596:	e7c3      	b.n	407520 <setvbuf+0x34>
  407598:	2500      	movs	r5, #0
  40759a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40759c:	2600      	movs	r6, #0
  40759e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4075a2:	f043 0302 	orr.w	r3, r3, #2
  4075a6:	2001      	movs	r0, #1
  4075a8:	60a6      	str	r6, [r4, #8]
  4075aa:	07ce      	lsls	r6, r1, #31
  4075ac:	81a3      	strh	r3, [r4, #12]
  4075ae:	6022      	str	r2, [r4, #0]
  4075b0:	6122      	str	r2, [r4, #16]
  4075b2:	6160      	str	r0, [r4, #20]
  4075b4:	d401      	bmi.n	4075ba <setvbuf+0xce>
  4075b6:	0598      	lsls	r0, r3, #22
  4075b8:	d53e      	bpl.n	407638 <setvbuf+0x14c>
  4075ba:	4628      	mov	r0, r5
  4075bc:	b003      	add	sp, #12
  4075be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4075c2:	6921      	ldr	r1, [r4, #16]
  4075c4:	4628      	mov	r0, r5
  4075c6:	f002 fd83 	bl	40a0d0 <_free_r>
  4075ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4075ce:	e7bd      	b.n	40754c <setvbuf+0x60>
  4075d0:	4628      	mov	r0, r5
  4075d2:	f002 fcdb 	bl	409f8c <__sinit>
  4075d6:	e796      	b.n	407506 <setvbuf+0x1a>
  4075d8:	2f00      	cmp	r7, #0
  4075da:	d0cb      	beq.n	407574 <setvbuf+0x88>
  4075dc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4075de:	2b00      	cmp	r3, #0
  4075e0:	d033      	beq.n	40764a <setvbuf+0x15e>
  4075e2:	9b00      	ldr	r3, [sp, #0]
  4075e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4075e8:	6027      	str	r7, [r4, #0]
  4075ea:	429e      	cmp	r6, r3
  4075ec:	bf1c      	itt	ne
  4075ee:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4075f2:	81a2      	strhne	r2, [r4, #12]
  4075f4:	f1b8 0f01 	cmp.w	r8, #1
  4075f8:	bf04      	itt	eq
  4075fa:	f042 0201 	orreq.w	r2, r2, #1
  4075fe:	81a2      	strheq	r2, [r4, #12]
  407600:	b292      	uxth	r2, r2
  407602:	f012 0308 	ands.w	r3, r2, #8
  407606:	6127      	str	r7, [r4, #16]
  407608:	6166      	str	r6, [r4, #20]
  40760a:	d00e      	beq.n	40762a <setvbuf+0x13e>
  40760c:	07d1      	lsls	r1, r2, #31
  40760e:	d51a      	bpl.n	407646 <setvbuf+0x15a>
  407610:	6e65      	ldr	r5, [r4, #100]	; 0x64
  407612:	4276      	negs	r6, r6
  407614:	2300      	movs	r3, #0
  407616:	f015 0501 	ands.w	r5, r5, #1
  40761a:	61a6      	str	r6, [r4, #24]
  40761c:	60a3      	str	r3, [r4, #8]
  40761e:	d009      	beq.n	407634 <setvbuf+0x148>
  407620:	2500      	movs	r5, #0
  407622:	4628      	mov	r0, r5
  407624:	b003      	add	sp, #12
  407626:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40762a:	60a3      	str	r3, [r4, #8]
  40762c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40762e:	f015 0501 	ands.w	r5, r5, #1
  407632:	d1f5      	bne.n	407620 <setvbuf+0x134>
  407634:	0593      	lsls	r3, r2, #22
  407636:	d4c0      	bmi.n	4075ba <setvbuf+0xce>
  407638:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40763a:	f002 ffe5 	bl	40a608 <__retarget_lock_release_recursive>
  40763e:	4628      	mov	r0, r5
  407640:	b003      	add	sp, #12
  407642:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407646:	60a6      	str	r6, [r4, #8]
  407648:	e7f0      	b.n	40762c <setvbuf+0x140>
  40764a:	4628      	mov	r0, r5
  40764c:	f002 fc9e 	bl	409f8c <__sinit>
  407650:	e7c7      	b.n	4075e2 <setvbuf+0xf6>
  407652:	f04f 35ff 	mov.w	r5, #4294967295
  407656:	e7b0      	b.n	4075ba <setvbuf+0xce>
  407658:	f8dd 9000 	ldr.w	r9, [sp]
  40765c:	45b1      	cmp	r9, r6
  40765e:	d004      	beq.n	40766a <setvbuf+0x17e>
  407660:	4648      	mov	r0, r9
  407662:	f7ff fb0b 	bl	406c7c <malloc>
  407666:	4607      	mov	r7, r0
  407668:	b920      	cbnz	r0, 407674 <setvbuf+0x188>
  40766a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40766e:	f04f 35ff 	mov.w	r5, #4294967295
  407672:	e792      	b.n	40759a <setvbuf+0xae>
  407674:	464e      	mov	r6, r9
  407676:	e783      	b.n	407580 <setvbuf+0x94>
  407678:	20400018 	.word	0x20400018
  40767c:	00000000 	.word	0x00000000

00407680 <strlen>:
  407680:	f890 f000 	pld	[r0]
  407684:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407688:	f020 0107 	bic.w	r1, r0, #7
  40768c:	f06f 0c00 	mvn.w	ip, #0
  407690:	f010 0407 	ands.w	r4, r0, #7
  407694:	f891 f020 	pld	[r1, #32]
  407698:	f040 8049 	bne.w	40772e <strlen+0xae>
  40769c:	f04f 0400 	mov.w	r4, #0
  4076a0:	f06f 0007 	mvn.w	r0, #7
  4076a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4076a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4076ac:	f100 0008 	add.w	r0, r0, #8
  4076b0:	fa82 f24c 	uadd8	r2, r2, ip
  4076b4:	faa4 f28c 	sel	r2, r4, ip
  4076b8:	fa83 f34c 	uadd8	r3, r3, ip
  4076bc:	faa2 f38c 	sel	r3, r2, ip
  4076c0:	bb4b      	cbnz	r3, 407716 <strlen+0x96>
  4076c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4076c6:	fa82 f24c 	uadd8	r2, r2, ip
  4076ca:	f100 0008 	add.w	r0, r0, #8
  4076ce:	faa4 f28c 	sel	r2, r4, ip
  4076d2:	fa83 f34c 	uadd8	r3, r3, ip
  4076d6:	faa2 f38c 	sel	r3, r2, ip
  4076da:	b9e3      	cbnz	r3, 407716 <strlen+0x96>
  4076dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4076e0:	fa82 f24c 	uadd8	r2, r2, ip
  4076e4:	f100 0008 	add.w	r0, r0, #8
  4076e8:	faa4 f28c 	sel	r2, r4, ip
  4076ec:	fa83 f34c 	uadd8	r3, r3, ip
  4076f0:	faa2 f38c 	sel	r3, r2, ip
  4076f4:	b97b      	cbnz	r3, 407716 <strlen+0x96>
  4076f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4076fa:	f101 0120 	add.w	r1, r1, #32
  4076fe:	fa82 f24c 	uadd8	r2, r2, ip
  407702:	f100 0008 	add.w	r0, r0, #8
  407706:	faa4 f28c 	sel	r2, r4, ip
  40770a:	fa83 f34c 	uadd8	r3, r3, ip
  40770e:	faa2 f38c 	sel	r3, r2, ip
  407712:	2b00      	cmp	r3, #0
  407714:	d0c6      	beq.n	4076a4 <strlen+0x24>
  407716:	2a00      	cmp	r2, #0
  407718:	bf04      	itt	eq
  40771a:	3004      	addeq	r0, #4
  40771c:	461a      	moveq	r2, r3
  40771e:	ba12      	rev	r2, r2
  407720:	fab2 f282 	clz	r2, r2
  407724:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  407728:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40772c:	4770      	bx	lr
  40772e:	e9d1 2300 	ldrd	r2, r3, [r1]
  407732:	f004 0503 	and.w	r5, r4, #3
  407736:	f1c4 0000 	rsb	r0, r4, #0
  40773a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40773e:	f014 0f04 	tst.w	r4, #4
  407742:	f891 f040 	pld	[r1, #64]	; 0x40
  407746:	fa0c f505 	lsl.w	r5, ip, r5
  40774a:	ea62 0205 	orn	r2, r2, r5
  40774e:	bf1c      	itt	ne
  407750:	ea63 0305 	ornne	r3, r3, r5
  407754:	4662      	movne	r2, ip
  407756:	f04f 0400 	mov.w	r4, #0
  40775a:	e7a9      	b.n	4076b0 <strlen+0x30>

0040775c <_vfprintf_r>:
  40775c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407760:	b0c1      	sub	sp, #260	; 0x104
  407762:	461d      	mov	r5, r3
  407764:	468a      	mov	sl, r1
  407766:	4691      	mov	r9, r2
  407768:	4604      	mov	r4, r0
  40776a:	9008      	str	r0, [sp, #32]
  40776c:	f002 ff38 	bl	40a5e0 <_localeconv_r>
  407770:	6803      	ldr	r3, [r0, #0]
  407772:	9315      	str	r3, [sp, #84]	; 0x54
  407774:	4618      	mov	r0, r3
  407776:	f7ff ff83 	bl	407680 <strlen>
  40777a:	950e      	str	r5, [sp, #56]	; 0x38
  40777c:	9014      	str	r0, [sp, #80]	; 0x50
  40777e:	b11c      	cbz	r4, 407788 <_vfprintf_r+0x2c>
  407780:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  407782:	2b00      	cmp	r3, #0
  407784:	f000 825f 	beq.w	407c46 <_vfprintf_r+0x4ea>
  407788:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  40778c:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  407790:	f013 0f01 	tst.w	r3, #1
  407794:	b293      	uxth	r3, r2
  407796:	d102      	bne.n	40779e <_vfprintf_r+0x42>
  407798:	0599      	lsls	r1, r3, #22
  40779a:	f140 8275 	bpl.w	407c88 <_vfprintf_r+0x52c>
  40779e:	049f      	lsls	r7, r3, #18
  4077a0:	d40a      	bmi.n	4077b8 <_vfprintf_r+0x5c>
  4077a2:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  4077a6:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  4077aa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4077ae:	f8aa 300c 	strh.w	r3, [sl, #12]
  4077b2:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  4077b6:	b29b      	uxth	r3, r3
  4077b8:	071e      	lsls	r6, r3, #28
  4077ba:	f140 8223 	bpl.w	407c04 <_vfprintf_r+0x4a8>
  4077be:	f8da 2010 	ldr.w	r2, [sl, #16]
  4077c2:	2a00      	cmp	r2, #0
  4077c4:	f000 821e 	beq.w	407c04 <_vfprintf_r+0x4a8>
  4077c8:	f003 021a 	and.w	r2, r3, #26
  4077cc:	2a0a      	cmp	r2, #10
  4077ce:	f000 823e 	beq.w	407c4e <_vfprintf_r+0x4f2>
  4077d2:	2300      	movs	r3, #0
  4077d4:	4618      	mov	r0, r3
  4077d6:	9311      	str	r3, [sp, #68]	; 0x44
  4077d8:	9313      	str	r3, [sp, #76]	; 0x4c
  4077da:	9312      	str	r3, [sp, #72]	; 0x48
  4077dc:	9325      	str	r3, [sp, #148]	; 0x94
  4077de:	9324      	str	r3, [sp, #144]	; 0x90
  4077e0:	9318      	str	r3, [sp, #96]	; 0x60
  4077e2:	9319      	str	r3, [sp, #100]	; 0x64
  4077e4:	930b      	str	r3, [sp, #44]	; 0x2c
  4077e6:	ab30      	add	r3, sp, #192	; 0xc0
  4077e8:	9323      	str	r3, [sp, #140]	; 0x8c
  4077ea:	4698      	mov	r8, r3
  4077ec:	9016      	str	r0, [sp, #88]	; 0x58
  4077ee:	9017      	str	r0, [sp, #92]	; 0x5c
  4077f0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  4077f4:	f899 3000 	ldrb.w	r3, [r9]
  4077f8:	464c      	mov	r4, r9
  4077fa:	b1eb      	cbz	r3, 407838 <_vfprintf_r+0xdc>
  4077fc:	2b25      	cmp	r3, #37	; 0x25
  4077fe:	d102      	bne.n	407806 <_vfprintf_r+0xaa>
  407800:	e01a      	b.n	407838 <_vfprintf_r+0xdc>
  407802:	2b25      	cmp	r3, #37	; 0x25
  407804:	d003      	beq.n	40780e <_vfprintf_r+0xb2>
  407806:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40780a:	2b00      	cmp	r3, #0
  40780c:	d1f9      	bne.n	407802 <_vfprintf_r+0xa6>
  40780e:	eba4 0509 	sub.w	r5, r4, r9
  407812:	b18d      	cbz	r5, 407838 <_vfprintf_r+0xdc>
  407814:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407816:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407818:	f8c8 9000 	str.w	r9, [r8]
  40781c:	3301      	adds	r3, #1
  40781e:	442a      	add	r2, r5
  407820:	2b07      	cmp	r3, #7
  407822:	f8c8 5004 	str.w	r5, [r8, #4]
  407826:	9225      	str	r2, [sp, #148]	; 0x94
  407828:	9324      	str	r3, [sp, #144]	; 0x90
  40782a:	f300 8201 	bgt.w	407c30 <_vfprintf_r+0x4d4>
  40782e:	f108 0808 	add.w	r8, r8, #8
  407832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407834:	442b      	add	r3, r5
  407836:	930b      	str	r3, [sp, #44]	; 0x2c
  407838:	7823      	ldrb	r3, [r4, #0]
  40783a:	2b00      	cmp	r3, #0
  40783c:	f000 83f0 	beq.w	408020 <_vfprintf_r+0x8c4>
  407840:	2300      	movs	r3, #0
  407842:	461a      	mov	r2, r3
  407844:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  407848:	4619      	mov	r1, r3
  40784a:	930c      	str	r3, [sp, #48]	; 0x30
  40784c:	469b      	mov	fp, r3
  40784e:	7866      	ldrb	r6, [r4, #1]
  407850:	f04f 33ff 	mov.w	r3, #4294967295
  407854:	f104 0901 	add.w	r9, r4, #1
  407858:	9309      	str	r3, [sp, #36]	; 0x24
  40785a:	f109 0901 	add.w	r9, r9, #1
  40785e:	f1a6 0320 	sub.w	r3, r6, #32
  407862:	2b58      	cmp	r3, #88	; 0x58
  407864:	f200 83bf 	bhi.w	407fe6 <_vfprintf_r+0x88a>
  407868:	e8df f013 	tbh	[pc, r3, lsl #1]
  40786c:	03bd02e0 	.word	0x03bd02e0
  407870:	034f03bd 	.word	0x034f03bd
  407874:	03bd03bd 	.word	0x03bd03bd
  407878:	03bd03bd 	.word	0x03bd03bd
  40787c:	03bd03bd 	.word	0x03bd03bd
  407880:	03080354 	.word	0x03080354
  407884:	021a03bd 	.word	0x021a03bd
  407888:	03bd02e8 	.word	0x03bd02e8
  40788c:	033a0303 	.word	0x033a0303
  407890:	033a033a 	.word	0x033a033a
  407894:	033a033a 	.word	0x033a033a
  407898:	033a033a 	.word	0x033a033a
  40789c:	033a033a 	.word	0x033a033a
  4078a0:	03bd03bd 	.word	0x03bd03bd
  4078a4:	03bd03bd 	.word	0x03bd03bd
  4078a8:	03bd03bd 	.word	0x03bd03bd
  4078ac:	03bd03bd 	.word	0x03bd03bd
  4078b0:	03bd03bd 	.word	0x03bd03bd
  4078b4:	03620349 	.word	0x03620349
  4078b8:	036203bd 	.word	0x036203bd
  4078bc:	03bd03bd 	.word	0x03bd03bd
  4078c0:	03bd03bd 	.word	0x03bd03bd
  4078c4:	03bd03a2 	.word	0x03bd03a2
  4078c8:	006f03bd 	.word	0x006f03bd
  4078cc:	03bd03bd 	.word	0x03bd03bd
  4078d0:	03bd03bd 	.word	0x03bd03bd
  4078d4:	005903bd 	.word	0x005903bd
  4078d8:	03bd03bd 	.word	0x03bd03bd
  4078dc:	03bd031e 	.word	0x03bd031e
  4078e0:	03bd03bd 	.word	0x03bd03bd
  4078e4:	03bd03bd 	.word	0x03bd03bd
  4078e8:	03bd03bd 	.word	0x03bd03bd
  4078ec:	03bd03bd 	.word	0x03bd03bd
  4078f0:	032403bd 	.word	0x032403bd
  4078f4:	03620273 	.word	0x03620273
  4078f8:	03620362 	.word	0x03620362
  4078fc:	027302b7 	.word	0x027302b7
  407900:	03bd03bd 	.word	0x03bd03bd
  407904:	03bd02bc 	.word	0x03bd02bc
  407908:	007102c9 	.word	0x007102c9
  40790c:	0247030d 	.word	0x0247030d
  407910:	025203bd 	.word	0x025203bd
  407914:	005b03bd 	.word	0x005b03bd
  407918:	03bd03bd 	.word	0x03bd03bd
  40791c:	021f      	.short	0x021f
  40791e:	f04b 0b10 	orr.w	fp, fp, #16
  407922:	f01b 0f20 	tst.w	fp, #32
  407926:	f040 8353 	bne.w	407fd0 <_vfprintf_r+0x874>
  40792a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40792c:	f01b 0f10 	tst.w	fp, #16
  407930:	4613      	mov	r3, r2
  407932:	f040 85b4 	bne.w	40849e <_vfprintf_r+0xd42>
  407936:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40793a:	f000 85b0 	beq.w	40849e <_vfprintf_r+0xd42>
  40793e:	8814      	ldrh	r4, [r2, #0]
  407940:	3204      	adds	r2, #4
  407942:	2500      	movs	r5, #0
  407944:	2301      	movs	r3, #1
  407946:	920e      	str	r2, [sp, #56]	; 0x38
  407948:	e014      	b.n	407974 <_vfprintf_r+0x218>
  40794a:	f04b 0b10 	orr.w	fp, fp, #16
  40794e:	f01b 0320 	ands.w	r3, fp, #32
  407952:	f040 8332 	bne.w	407fba <_vfprintf_r+0x85e>
  407956:	f01b 0210 	ands.w	r2, fp, #16
  40795a:	f040 8589 	bne.w	408470 <_vfprintf_r+0xd14>
  40795e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  407962:	f000 8585 	beq.w	408470 <_vfprintf_r+0xd14>
  407966:	990e      	ldr	r1, [sp, #56]	; 0x38
  407968:	4613      	mov	r3, r2
  40796a:	460a      	mov	r2, r1
  40796c:	3204      	adds	r2, #4
  40796e:	880c      	ldrh	r4, [r1, #0]
  407970:	920e      	str	r2, [sp, #56]	; 0x38
  407972:	2500      	movs	r5, #0
  407974:	f04f 0a00 	mov.w	sl, #0
  407978:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  40797c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40797e:	1c4a      	adds	r2, r1, #1
  407980:	f000 820b 	beq.w	407d9a <_vfprintf_r+0x63e>
  407984:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  407988:	9206      	str	r2, [sp, #24]
  40798a:	ea54 0205 	orrs.w	r2, r4, r5
  40798e:	f040 820a 	bne.w	407da6 <_vfprintf_r+0x64a>
  407992:	2900      	cmp	r1, #0
  407994:	f040 846f 	bne.w	408276 <_vfprintf_r+0xb1a>
  407998:	2b00      	cmp	r3, #0
  40799a:	f040 852d 	bne.w	4083f8 <_vfprintf_r+0xc9c>
  40799e:	f01b 0301 	ands.w	r3, fp, #1
  4079a2:	930d      	str	r3, [sp, #52]	; 0x34
  4079a4:	f000 8668 	beq.w	408678 <_vfprintf_r+0xf1c>
  4079a8:	af40      	add	r7, sp, #256	; 0x100
  4079aa:	2330      	movs	r3, #48	; 0x30
  4079ac:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4079b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4079b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4079b4:	4293      	cmp	r3, r2
  4079b6:	bfb8      	it	lt
  4079b8:	4613      	movlt	r3, r2
  4079ba:	9307      	str	r3, [sp, #28]
  4079bc:	2300      	movs	r3, #0
  4079be:	9310      	str	r3, [sp, #64]	; 0x40
  4079c0:	f1ba 0f00 	cmp.w	sl, #0
  4079c4:	d002      	beq.n	4079cc <_vfprintf_r+0x270>
  4079c6:	9b07      	ldr	r3, [sp, #28]
  4079c8:	3301      	adds	r3, #1
  4079ca:	9307      	str	r3, [sp, #28]
  4079cc:	9b06      	ldr	r3, [sp, #24]
  4079ce:	f013 0302 	ands.w	r3, r3, #2
  4079d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4079d4:	d002      	beq.n	4079dc <_vfprintf_r+0x280>
  4079d6:	9b07      	ldr	r3, [sp, #28]
  4079d8:	3302      	adds	r3, #2
  4079da:	9307      	str	r3, [sp, #28]
  4079dc:	9b06      	ldr	r3, [sp, #24]
  4079de:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4079e2:	f040 831b 	bne.w	40801c <_vfprintf_r+0x8c0>
  4079e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4079e8:	9a07      	ldr	r2, [sp, #28]
  4079ea:	eba3 0b02 	sub.w	fp, r3, r2
  4079ee:	f1bb 0f00 	cmp.w	fp, #0
  4079f2:	f340 8313 	ble.w	40801c <_vfprintf_r+0x8c0>
  4079f6:	f1bb 0f10 	cmp.w	fp, #16
  4079fa:	9925      	ldr	r1, [sp, #148]	; 0x94
  4079fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4079fe:	dd28      	ble.n	407a52 <_vfprintf_r+0x2f6>
  407a00:	4643      	mov	r3, r8
  407a02:	2410      	movs	r4, #16
  407a04:	46a8      	mov	r8, r5
  407a06:	f8dd a020 	ldr.w	sl, [sp, #32]
  407a0a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  407a0c:	e006      	b.n	407a1c <_vfprintf_r+0x2c0>
  407a0e:	f1ab 0b10 	sub.w	fp, fp, #16
  407a12:	f1bb 0f10 	cmp.w	fp, #16
  407a16:	f103 0308 	add.w	r3, r3, #8
  407a1a:	dd18      	ble.n	407a4e <_vfprintf_r+0x2f2>
  407a1c:	3201      	adds	r2, #1
  407a1e:	48b9      	ldr	r0, [pc, #740]	; (407d04 <_vfprintf_r+0x5a8>)
  407a20:	9224      	str	r2, [sp, #144]	; 0x90
  407a22:	3110      	adds	r1, #16
  407a24:	2a07      	cmp	r2, #7
  407a26:	9125      	str	r1, [sp, #148]	; 0x94
  407a28:	e883 0011 	stmia.w	r3, {r0, r4}
  407a2c:	ddef      	ble.n	407a0e <_vfprintf_r+0x2b2>
  407a2e:	aa23      	add	r2, sp, #140	; 0x8c
  407a30:	4629      	mov	r1, r5
  407a32:	4650      	mov	r0, sl
  407a34:	f003 fc3c 	bl	40b2b0 <__sprint_r>
  407a38:	2800      	cmp	r0, #0
  407a3a:	f040 836a 	bne.w	408112 <_vfprintf_r+0x9b6>
  407a3e:	f1ab 0b10 	sub.w	fp, fp, #16
  407a42:	f1bb 0f10 	cmp.w	fp, #16
  407a46:	9925      	ldr	r1, [sp, #148]	; 0x94
  407a48:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407a4a:	ab30      	add	r3, sp, #192	; 0xc0
  407a4c:	dce6      	bgt.n	407a1c <_vfprintf_r+0x2c0>
  407a4e:	4645      	mov	r5, r8
  407a50:	4698      	mov	r8, r3
  407a52:	3201      	adds	r2, #1
  407a54:	4bab      	ldr	r3, [pc, #684]	; (407d04 <_vfprintf_r+0x5a8>)
  407a56:	9224      	str	r2, [sp, #144]	; 0x90
  407a58:	eb0b 0401 	add.w	r4, fp, r1
  407a5c:	2a07      	cmp	r2, #7
  407a5e:	9425      	str	r4, [sp, #148]	; 0x94
  407a60:	e888 0808 	stmia.w	r8, {r3, fp}
  407a64:	f300 84cd 	bgt.w	408402 <_vfprintf_r+0xca6>
  407a68:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407a6c:	f108 0808 	add.w	r8, r8, #8
  407a70:	f1ba 0f00 	cmp.w	sl, #0
  407a74:	d00e      	beq.n	407a94 <_vfprintf_r+0x338>
  407a76:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407a78:	3301      	adds	r3, #1
  407a7a:	3401      	adds	r4, #1
  407a7c:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  407a80:	2201      	movs	r2, #1
  407a82:	2b07      	cmp	r3, #7
  407a84:	9425      	str	r4, [sp, #148]	; 0x94
  407a86:	9324      	str	r3, [sp, #144]	; 0x90
  407a88:	e888 0006 	stmia.w	r8, {r1, r2}
  407a8c:	f300 840a 	bgt.w	4082a4 <_vfprintf_r+0xb48>
  407a90:	f108 0808 	add.w	r8, r8, #8
  407a94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407a96:	b16b      	cbz	r3, 407ab4 <_vfprintf_r+0x358>
  407a98:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407a9a:	3301      	adds	r3, #1
  407a9c:	3402      	adds	r4, #2
  407a9e:	a91c      	add	r1, sp, #112	; 0x70
  407aa0:	2202      	movs	r2, #2
  407aa2:	2b07      	cmp	r3, #7
  407aa4:	9425      	str	r4, [sp, #148]	; 0x94
  407aa6:	9324      	str	r3, [sp, #144]	; 0x90
  407aa8:	e888 0006 	stmia.w	r8, {r1, r2}
  407aac:	f300 8406 	bgt.w	4082bc <_vfprintf_r+0xb60>
  407ab0:	f108 0808 	add.w	r8, r8, #8
  407ab4:	2d80      	cmp	r5, #128	; 0x80
  407ab6:	f000 832e 	beq.w	408116 <_vfprintf_r+0x9ba>
  407aba:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407abc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  407abe:	eba3 0a02 	sub.w	sl, r3, r2
  407ac2:	f1ba 0f00 	cmp.w	sl, #0
  407ac6:	dd3b      	ble.n	407b40 <_vfprintf_r+0x3e4>
  407ac8:	f1ba 0f10 	cmp.w	sl, #16
  407acc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407ace:	4d8e      	ldr	r5, [pc, #568]	; (407d08 <_vfprintf_r+0x5ac>)
  407ad0:	dd2b      	ble.n	407b2a <_vfprintf_r+0x3ce>
  407ad2:	4642      	mov	r2, r8
  407ad4:	4621      	mov	r1, r4
  407ad6:	46b0      	mov	r8, r6
  407ad8:	f04f 0b10 	mov.w	fp, #16
  407adc:	462e      	mov	r6, r5
  407ade:	9c08      	ldr	r4, [sp, #32]
  407ae0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  407ae2:	e006      	b.n	407af2 <_vfprintf_r+0x396>
  407ae4:	f1aa 0a10 	sub.w	sl, sl, #16
  407ae8:	f1ba 0f10 	cmp.w	sl, #16
  407aec:	f102 0208 	add.w	r2, r2, #8
  407af0:	dd17      	ble.n	407b22 <_vfprintf_r+0x3c6>
  407af2:	3301      	adds	r3, #1
  407af4:	3110      	adds	r1, #16
  407af6:	2b07      	cmp	r3, #7
  407af8:	9125      	str	r1, [sp, #148]	; 0x94
  407afa:	9324      	str	r3, [sp, #144]	; 0x90
  407afc:	e882 0840 	stmia.w	r2, {r6, fp}
  407b00:	ddf0      	ble.n	407ae4 <_vfprintf_r+0x388>
  407b02:	aa23      	add	r2, sp, #140	; 0x8c
  407b04:	4629      	mov	r1, r5
  407b06:	4620      	mov	r0, r4
  407b08:	f003 fbd2 	bl	40b2b0 <__sprint_r>
  407b0c:	2800      	cmp	r0, #0
  407b0e:	f040 8300 	bne.w	408112 <_vfprintf_r+0x9b6>
  407b12:	f1aa 0a10 	sub.w	sl, sl, #16
  407b16:	f1ba 0f10 	cmp.w	sl, #16
  407b1a:	9925      	ldr	r1, [sp, #148]	; 0x94
  407b1c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407b1e:	aa30      	add	r2, sp, #192	; 0xc0
  407b20:	dce7      	bgt.n	407af2 <_vfprintf_r+0x396>
  407b22:	4635      	mov	r5, r6
  407b24:	460c      	mov	r4, r1
  407b26:	4646      	mov	r6, r8
  407b28:	4690      	mov	r8, r2
  407b2a:	3301      	adds	r3, #1
  407b2c:	4454      	add	r4, sl
  407b2e:	2b07      	cmp	r3, #7
  407b30:	9425      	str	r4, [sp, #148]	; 0x94
  407b32:	9324      	str	r3, [sp, #144]	; 0x90
  407b34:	e888 0420 	stmia.w	r8, {r5, sl}
  407b38:	f300 83a9 	bgt.w	40828e <_vfprintf_r+0xb32>
  407b3c:	f108 0808 	add.w	r8, r8, #8
  407b40:	9b06      	ldr	r3, [sp, #24]
  407b42:	05db      	lsls	r3, r3, #23
  407b44:	f100 8285 	bmi.w	408052 <_vfprintf_r+0x8f6>
  407b48:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407b4a:	990d      	ldr	r1, [sp, #52]	; 0x34
  407b4c:	f8c8 7000 	str.w	r7, [r8]
  407b50:	3301      	adds	r3, #1
  407b52:	440c      	add	r4, r1
  407b54:	2b07      	cmp	r3, #7
  407b56:	9425      	str	r4, [sp, #148]	; 0x94
  407b58:	f8c8 1004 	str.w	r1, [r8, #4]
  407b5c:	9324      	str	r3, [sp, #144]	; 0x90
  407b5e:	f300 8375 	bgt.w	40824c <_vfprintf_r+0xaf0>
  407b62:	f108 0808 	add.w	r8, r8, #8
  407b66:	9b06      	ldr	r3, [sp, #24]
  407b68:	0759      	lsls	r1, r3, #29
  407b6a:	d53b      	bpl.n	407be4 <_vfprintf_r+0x488>
  407b6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407b6e:	9a07      	ldr	r2, [sp, #28]
  407b70:	1a9d      	subs	r5, r3, r2
  407b72:	2d00      	cmp	r5, #0
  407b74:	dd36      	ble.n	407be4 <_vfprintf_r+0x488>
  407b76:	2d10      	cmp	r5, #16
  407b78:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407b7a:	dd21      	ble.n	407bc0 <_vfprintf_r+0x464>
  407b7c:	2610      	movs	r6, #16
  407b7e:	9f08      	ldr	r7, [sp, #32]
  407b80:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  407b84:	e004      	b.n	407b90 <_vfprintf_r+0x434>
  407b86:	3d10      	subs	r5, #16
  407b88:	2d10      	cmp	r5, #16
  407b8a:	f108 0808 	add.w	r8, r8, #8
  407b8e:	dd17      	ble.n	407bc0 <_vfprintf_r+0x464>
  407b90:	3301      	adds	r3, #1
  407b92:	4a5c      	ldr	r2, [pc, #368]	; (407d04 <_vfprintf_r+0x5a8>)
  407b94:	9324      	str	r3, [sp, #144]	; 0x90
  407b96:	3410      	adds	r4, #16
  407b98:	2b07      	cmp	r3, #7
  407b9a:	9425      	str	r4, [sp, #148]	; 0x94
  407b9c:	e888 0044 	stmia.w	r8, {r2, r6}
  407ba0:	ddf1      	ble.n	407b86 <_vfprintf_r+0x42a>
  407ba2:	aa23      	add	r2, sp, #140	; 0x8c
  407ba4:	4651      	mov	r1, sl
  407ba6:	4638      	mov	r0, r7
  407ba8:	f003 fb82 	bl	40b2b0 <__sprint_r>
  407bac:	2800      	cmp	r0, #0
  407bae:	f040 823f 	bne.w	408030 <_vfprintf_r+0x8d4>
  407bb2:	3d10      	subs	r5, #16
  407bb4:	2d10      	cmp	r5, #16
  407bb6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407bb8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407bba:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407bbe:	dce7      	bgt.n	407b90 <_vfprintf_r+0x434>
  407bc0:	3301      	adds	r3, #1
  407bc2:	4a50      	ldr	r2, [pc, #320]	; (407d04 <_vfprintf_r+0x5a8>)
  407bc4:	9324      	str	r3, [sp, #144]	; 0x90
  407bc6:	442c      	add	r4, r5
  407bc8:	2b07      	cmp	r3, #7
  407bca:	9425      	str	r4, [sp, #148]	; 0x94
  407bcc:	e888 0024 	stmia.w	r8, {r2, r5}
  407bd0:	dd08      	ble.n	407be4 <_vfprintf_r+0x488>
  407bd2:	aa23      	add	r2, sp, #140	; 0x8c
  407bd4:	990a      	ldr	r1, [sp, #40]	; 0x28
  407bd6:	9808      	ldr	r0, [sp, #32]
  407bd8:	f003 fb6a 	bl	40b2b0 <__sprint_r>
  407bdc:	2800      	cmp	r0, #0
  407bde:	f040 8347 	bne.w	408270 <_vfprintf_r+0xb14>
  407be2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407be4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407be6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407be8:	9907      	ldr	r1, [sp, #28]
  407bea:	428a      	cmp	r2, r1
  407bec:	bfac      	ite	ge
  407bee:	189b      	addge	r3, r3, r2
  407bf0:	185b      	addlt	r3, r3, r1
  407bf2:	930b      	str	r3, [sp, #44]	; 0x2c
  407bf4:	2c00      	cmp	r4, #0
  407bf6:	f040 8333 	bne.w	408260 <_vfprintf_r+0xb04>
  407bfa:	2300      	movs	r3, #0
  407bfc:	9324      	str	r3, [sp, #144]	; 0x90
  407bfe:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407c02:	e5f7      	b.n	4077f4 <_vfprintf_r+0x98>
  407c04:	4651      	mov	r1, sl
  407c06:	9808      	ldr	r0, [sp, #32]
  407c08:	f001 f896 	bl	408d38 <__swsetup_r>
  407c0c:	2800      	cmp	r0, #0
  407c0e:	d038      	beq.n	407c82 <_vfprintf_r+0x526>
  407c10:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  407c14:	07dd      	lsls	r5, r3, #31
  407c16:	d404      	bmi.n	407c22 <_vfprintf_r+0x4c6>
  407c18:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  407c1c:	059c      	lsls	r4, r3, #22
  407c1e:	f140 85ca 	bpl.w	4087b6 <_vfprintf_r+0x105a>
  407c22:	f04f 33ff 	mov.w	r3, #4294967295
  407c26:	930b      	str	r3, [sp, #44]	; 0x2c
  407c28:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407c2a:	b041      	add	sp, #260	; 0x104
  407c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c30:	aa23      	add	r2, sp, #140	; 0x8c
  407c32:	990a      	ldr	r1, [sp, #40]	; 0x28
  407c34:	9808      	ldr	r0, [sp, #32]
  407c36:	f003 fb3b 	bl	40b2b0 <__sprint_r>
  407c3a:	2800      	cmp	r0, #0
  407c3c:	f040 8318 	bne.w	408270 <_vfprintf_r+0xb14>
  407c40:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407c44:	e5f5      	b.n	407832 <_vfprintf_r+0xd6>
  407c46:	9808      	ldr	r0, [sp, #32]
  407c48:	f002 f9a0 	bl	409f8c <__sinit>
  407c4c:	e59c      	b.n	407788 <_vfprintf_r+0x2c>
  407c4e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  407c52:	2a00      	cmp	r2, #0
  407c54:	f6ff adbd 	blt.w	4077d2 <_vfprintf_r+0x76>
  407c58:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  407c5c:	07d0      	lsls	r0, r2, #31
  407c5e:	d405      	bmi.n	407c6c <_vfprintf_r+0x510>
  407c60:	0599      	lsls	r1, r3, #22
  407c62:	d403      	bmi.n	407c6c <_vfprintf_r+0x510>
  407c64:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  407c68:	f002 fcce 	bl	40a608 <__retarget_lock_release_recursive>
  407c6c:	462b      	mov	r3, r5
  407c6e:	464a      	mov	r2, r9
  407c70:	4651      	mov	r1, sl
  407c72:	9808      	ldr	r0, [sp, #32]
  407c74:	f001 f81e 	bl	408cb4 <__sbprintf>
  407c78:	900b      	str	r0, [sp, #44]	; 0x2c
  407c7a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407c7c:	b041      	add	sp, #260	; 0x104
  407c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c82:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  407c86:	e59f      	b.n	4077c8 <_vfprintf_r+0x6c>
  407c88:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  407c8c:	f002 fcba 	bl	40a604 <__retarget_lock_acquire_recursive>
  407c90:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  407c94:	b293      	uxth	r3, r2
  407c96:	e582      	b.n	40779e <_vfprintf_r+0x42>
  407c98:	980c      	ldr	r0, [sp, #48]	; 0x30
  407c9a:	930e      	str	r3, [sp, #56]	; 0x38
  407c9c:	4240      	negs	r0, r0
  407c9e:	900c      	str	r0, [sp, #48]	; 0x30
  407ca0:	f04b 0b04 	orr.w	fp, fp, #4
  407ca4:	f899 6000 	ldrb.w	r6, [r9]
  407ca8:	e5d7      	b.n	40785a <_vfprintf_r+0xfe>
  407caa:	2a00      	cmp	r2, #0
  407cac:	f040 87df 	bne.w	408c6e <_vfprintf_r+0x1512>
  407cb0:	4b16      	ldr	r3, [pc, #88]	; (407d0c <_vfprintf_r+0x5b0>)
  407cb2:	9318      	str	r3, [sp, #96]	; 0x60
  407cb4:	f01b 0f20 	tst.w	fp, #32
  407cb8:	f040 84b9 	bne.w	40862e <_vfprintf_r+0xed2>
  407cbc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407cbe:	f01b 0f10 	tst.w	fp, #16
  407cc2:	4613      	mov	r3, r2
  407cc4:	f040 83dc 	bne.w	408480 <_vfprintf_r+0xd24>
  407cc8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  407ccc:	f000 83d8 	beq.w	408480 <_vfprintf_r+0xd24>
  407cd0:	3304      	adds	r3, #4
  407cd2:	8814      	ldrh	r4, [r2, #0]
  407cd4:	930e      	str	r3, [sp, #56]	; 0x38
  407cd6:	2500      	movs	r5, #0
  407cd8:	f01b 0f01 	tst.w	fp, #1
  407cdc:	f000 8322 	beq.w	408324 <_vfprintf_r+0xbc8>
  407ce0:	ea54 0305 	orrs.w	r3, r4, r5
  407ce4:	f000 831e 	beq.w	408324 <_vfprintf_r+0xbc8>
  407ce8:	2330      	movs	r3, #48	; 0x30
  407cea:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  407cee:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  407cf2:	f04b 0b02 	orr.w	fp, fp, #2
  407cf6:	2302      	movs	r3, #2
  407cf8:	e63c      	b.n	407974 <_vfprintf_r+0x218>
  407cfa:	f04b 0b20 	orr.w	fp, fp, #32
  407cfe:	f899 6000 	ldrb.w	r6, [r9]
  407d02:	e5aa      	b.n	40785a <_vfprintf_r+0xfe>
  407d04:	0040be64 	.word	0x0040be64
  407d08:	0040be74 	.word	0x0040be74
  407d0c:	0040be44 	.word	0x0040be44
  407d10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407d12:	6817      	ldr	r7, [r2, #0]
  407d14:	2400      	movs	r4, #0
  407d16:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  407d1a:	1d15      	adds	r5, r2, #4
  407d1c:	2f00      	cmp	r7, #0
  407d1e:	f000 864e 	beq.w	4089be <_vfprintf_r+0x1262>
  407d22:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407d24:	1c53      	adds	r3, r2, #1
  407d26:	f000 85cc 	beq.w	4088c2 <_vfprintf_r+0x1166>
  407d2a:	4621      	mov	r1, r4
  407d2c:	4638      	mov	r0, r7
  407d2e:	f002 fce7 	bl	40a700 <memchr>
  407d32:	2800      	cmp	r0, #0
  407d34:	f000 8697 	beq.w	408a66 <_vfprintf_r+0x130a>
  407d38:	1bc3      	subs	r3, r0, r7
  407d3a:	930d      	str	r3, [sp, #52]	; 0x34
  407d3c:	9409      	str	r4, [sp, #36]	; 0x24
  407d3e:	950e      	str	r5, [sp, #56]	; 0x38
  407d40:	f8cd b018 	str.w	fp, [sp, #24]
  407d44:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407d48:	9307      	str	r3, [sp, #28]
  407d4a:	9410      	str	r4, [sp, #64]	; 0x40
  407d4c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407d50:	e636      	b.n	4079c0 <_vfprintf_r+0x264>
  407d52:	2a00      	cmp	r2, #0
  407d54:	f040 8796 	bne.w	408c84 <_vfprintf_r+0x1528>
  407d58:	f01b 0f20 	tst.w	fp, #32
  407d5c:	f040 845a 	bne.w	408614 <_vfprintf_r+0xeb8>
  407d60:	f01b 0f10 	tst.w	fp, #16
  407d64:	f040 83a2 	bne.w	4084ac <_vfprintf_r+0xd50>
  407d68:	f01b 0f40 	tst.w	fp, #64	; 0x40
  407d6c:	f000 839e 	beq.w	4084ac <_vfprintf_r+0xd50>
  407d70:	990e      	ldr	r1, [sp, #56]	; 0x38
  407d72:	f9b1 4000 	ldrsh.w	r4, [r1]
  407d76:	3104      	adds	r1, #4
  407d78:	17e5      	asrs	r5, r4, #31
  407d7a:	4622      	mov	r2, r4
  407d7c:	462b      	mov	r3, r5
  407d7e:	910e      	str	r1, [sp, #56]	; 0x38
  407d80:	2a00      	cmp	r2, #0
  407d82:	f173 0300 	sbcs.w	r3, r3, #0
  407d86:	f2c0 8487 	blt.w	408698 <_vfprintf_r+0xf3c>
  407d8a:	9909      	ldr	r1, [sp, #36]	; 0x24
  407d8c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407d90:	1c4a      	adds	r2, r1, #1
  407d92:	f04f 0301 	mov.w	r3, #1
  407d96:	f47f adf5 	bne.w	407984 <_vfprintf_r+0x228>
  407d9a:	ea54 0205 	orrs.w	r2, r4, r5
  407d9e:	f000 826c 	beq.w	40827a <_vfprintf_r+0xb1e>
  407da2:	f8cd b018 	str.w	fp, [sp, #24]
  407da6:	2b01      	cmp	r3, #1
  407da8:	f000 8308 	beq.w	4083bc <_vfprintf_r+0xc60>
  407dac:	2b02      	cmp	r3, #2
  407dae:	f040 8295 	bne.w	4082dc <_vfprintf_r+0xb80>
  407db2:	9818      	ldr	r0, [sp, #96]	; 0x60
  407db4:	af30      	add	r7, sp, #192	; 0xc0
  407db6:	0923      	lsrs	r3, r4, #4
  407db8:	f004 010f 	and.w	r1, r4, #15
  407dbc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  407dc0:	092a      	lsrs	r2, r5, #4
  407dc2:	461c      	mov	r4, r3
  407dc4:	4615      	mov	r5, r2
  407dc6:	5c43      	ldrb	r3, [r0, r1]
  407dc8:	f807 3d01 	strb.w	r3, [r7, #-1]!
  407dcc:	ea54 0305 	orrs.w	r3, r4, r5
  407dd0:	d1f1      	bne.n	407db6 <_vfprintf_r+0x65a>
  407dd2:	ab30      	add	r3, sp, #192	; 0xc0
  407dd4:	1bdb      	subs	r3, r3, r7
  407dd6:	930d      	str	r3, [sp, #52]	; 0x34
  407dd8:	e5ea      	b.n	4079b0 <_vfprintf_r+0x254>
  407dda:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  407dde:	f899 6000 	ldrb.w	r6, [r9]
  407de2:	e53a      	b.n	40785a <_vfprintf_r+0xfe>
  407de4:	f899 6000 	ldrb.w	r6, [r9]
  407de8:	2e6c      	cmp	r6, #108	; 0x6c
  407dea:	bf03      	ittte	eq
  407dec:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  407df0:	f04b 0b20 	orreq.w	fp, fp, #32
  407df4:	f109 0901 	addeq.w	r9, r9, #1
  407df8:	f04b 0b10 	orrne.w	fp, fp, #16
  407dfc:	e52d      	b.n	40785a <_vfprintf_r+0xfe>
  407dfe:	2a00      	cmp	r2, #0
  407e00:	f040 874c 	bne.w	408c9c <_vfprintf_r+0x1540>
  407e04:	f01b 0f20 	tst.w	fp, #32
  407e08:	f040 853f 	bne.w	40888a <_vfprintf_r+0x112e>
  407e0c:	f01b 0f10 	tst.w	fp, #16
  407e10:	f040 80fc 	bne.w	40800c <_vfprintf_r+0x8b0>
  407e14:	f01b 0f40 	tst.w	fp, #64	; 0x40
  407e18:	f000 80f8 	beq.w	40800c <_vfprintf_r+0x8b0>
  407e1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407e1e:	6813      	ldr	r3, [r2, #0]
  407e20:	3204      	adds	r2, #4
  407e22:	920e      	str	r2, [sp, #56]	; 0x38
  407e24:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  407e28:	801a      	strh	r2, [r3, #0]
  407e2a:	e4e3      	b.n	4077f4 <_vfprintf_r+0x98>
  407e2c:	f899 6000 	ldrb.w	r6, [r9]
  407e30:	2900      	cmp	r1, #0
  407e32:	f47f ad12 	bne.w	40785a <_vfprintf_r+0xfe>
  407e36:	2201      	movs	r2, #1
  407e38:	2120      	movs	r1, #32
  407e3a:	e50e      	b.n	40785a <_vfprintf_r+0xfe>
  407e3c:	f899 6000 	ldrb.w	r6, [r9]
  407e40:	2e2a      	cmp	r6, #42	; 0x2a
  407e42:	f109 0001 	add.w	r0, r9, #1
  407e46:	f000 86f1 	beq.w	408c2c <_vfprintf_r+0x14d0>
  407e4a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407e4e:	2b09      	cmp	r3, #9
  407e50:	4681      	mov	r9, r0
  407e52:	bf98      	it	ls
  407e54:	2000      	movls	r0, #0
  407e56:	f200 863d 	bhi.w	408ad4 <_vfprintf_r+0x1378>
  407e5a:	f819 6b01 	ldrb.w	r6, [r9], #1
  407e5e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  407e62:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  407e66:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407e6a:	2b09      	cmp	r3, #9
  407e6c:	d9f5      	bls.n	407e5a <_vfprintf_r+0x6fe>
  407e6e:	9009      	str	r0, [sp, #36]	; 0x24
  407e70:	e4f5      	b.n	40785e <_vfprintf_r+0x102>
  407e72:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  407e76:	f899 6000 	ldrb.w	r6, [r9]
  407e7a:	e4ee      	b.n	40785a <_vfprintf_r+0xfe>
  407e7c:	f899 6000 	ldrb.w	r6, [r9]
  407e80:	2201      	movs	r2, #1
  407e82:	212b      	movs	r1, #43	; 0x2b
  407e84:	e4e9      	b.n	40785a <_vfprintf_r+0xfe>
  407e86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407e88:	4bae      	ldr	r3, [pc, #696]	; (408144 <_vfprintf_r+0x9e8>)
  407e8a:	6814      	ldr	r4, [r2, #0]
  407e8c:	9318      	str	r3, [sp, #96]	; 0x60
  407e8e:	2678      	movs	r6, #120	; 0x78
  407e90:	2330      	movs	r3, #48	; 0x30
  407e92:	3204      	adds	r2, #4
  407e94:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  407e98:	f04b 0b02 	orr.w	fp, fp, #2
  407e9c:	920e      	str	r2, [sp, #56]	; 0x38
  407e9e:	2500      	movs	r5, #0
  407ea0:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  407ea4:	2302      	movs	r3, #2
  407ea6:	e565      	b.n	407974 <_vfprintf_r+0x218>
  407ea8:	2a00      	cmp	r2, #0
  407eaa:	f040 86e4 	bne.w	408c76 <_vfprintf_r+0x151a>
  407eae:	4ba6      	ldr	r3, [pc, #664]	; (408148 <_vfprintf_r+0x9ec>)
  407eb0:	9318      	str	r3, [sp, #96]	; 0x60
  407eb2:	e6ff      	b.n	407cb4 <_vfprintf_r+0x558>
  407eb4:	990e      	ldr	r1, [sp, #56]	; 0x38
  407eb6:	f8cd b018 	str.w	fp, [sp, #24]
  407eba:	680a      	ldr	r2, [r1, #0]
  407ebc:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  407ec0:	2300      	movs	r3, #0
  407ec2:	460a      	mov	r2, r1
  407ec4:	469a      	mov	sl, r3
  407ec6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  407eca:	3204      	adds	r2, #4
  407ecc:	2301      	movs	r3, #1
  407ece:	9307      	str	r3, [sp, #28]
  407ed0:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  407ed4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  407ed8:	920e      	str	r2, [sp, #56]	; 0x38
  407eda:	930d      	str	r3, [sp, #52]	; 0x34
  407edc:	af26      	add	r7, sp, #152	; 0x98
  407ede:	e575      	b.n	4079cc <_vfprintf_r+0x270>
  407ee0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407ee4:	2000      	movs	r0, #0
  407ee6:	f819 6b01 	ldrb.w	r6, [r9], #1
  407eea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  407eee:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  407ef2:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407ef6:	2b09      	cmp	r3, #9
  407ef8:	d9f5      	bls.n	407ee6 <_vfprintf_r+0x78a>
  407efa:	900c      	str	r0, [sp, #48]	; 0x30
  407efc:	e4af      	b.n	40785e <_vfprintf_r+0x102>
  407efe:	2a00      	cmp	r2, #0
  407f00:	f040 86c8 	bne.w	408c94 <_vfprintf_r+0x1538>
  407f04:	f04b 0b10 	orr.w	fp, fp, #16
  407f08:	e726      	b.n	407d58 <_vfprintf_r+0x5fc>
  407f0a:	f04b 0b01 	orr.w	fp, fp, #1
  407f0e:	f899 6000 	ldrb.w	r6, [r9]
  407f12:	e4a2      	b.n	40785a <_vfprintf_r+0xfe>
  407f14:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  407f16:	6823      	ldr	r3, [r4, #0]
  407f18:	930c      	str	r3, [sp, #48]	; 0x30
  407f1a:	4618      	mov	r0, r3
  407f1c:	2800      	cmp	r0, #0
  407f1e:	4623      	mov	r3, r4
  407f20:	f103 0304 	add.w	r3, r3, #4
  407f24:	f6ff aeb8 	blt.w	407c98 <_vfprintf_r+0x53c>
  407f28:	930e      	str	r3, [sp, #56]	; 0x38
  407f2a:	f899 6000 	ldrb.w	r6, [r9]
  407f2e:	e494      	b.n	40785a <_vfprintf_r+0xfe>
  407f30:	2a00      	cmp	r2, #0
  407f32:	f040 86b7 	bne.w	408ca4 <_vfprintf_r+0x1548>
  407f36:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407f38:	3507      	adds	r5, #7
  407f3a:	f025 0307 	bic.w	r3, r5, #7
  407f3e:	f103 0208 	add.w	r2, r3, #8
  407f42:	920e      	str	r2, [sp, #56]	; 0x38
  407f44:	681a      	ldr	r2, [r3, #0]
  407f46:	9213      	str	r2, [sp, #76]	; 0x4c
  407f48:	685b      	ldr	r3, [r3, #4]
  407f4a:	9312      	str	r3, [sp, #72]	; 0x48
  407f4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407f4e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  407f50:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  407f54:	4628      	mov	r0, r5
  407f56:	4621      	mov	r1, r4
  407f58:	f04f 32ff 	mov.w	r2, #4294967295
  407f5c:	4b7b      	ldr	r3, [pc, #492]	; (40814c <_vfprintf_r+0x9f0>)
  407f5e:	f7fe f961 	bl	406224 <__aeabi_dcmpun>
  407f62:	2800      	cmp	r0, #0
  407f64:	f040 83a2 	bne.w	4086ac <_vfprintf_r+0xf50>
  407f68:	4628      	mov	r0, r5
  407f6a:	4621      	mov	r1, r4
  407f6c:	f04f 32ff 	mov.w	r2, #4294967295
  407f70:	4b76      	ldr	r3, [pc, #472]	; (40814c <_vfprintf_r+0x9f0>)
  407f72:	f7fe f939 	bl	4061e8 <__aeabi_dcmple>
  407f76:	2800      	cmp	r0, #0
  407f78:	f040 8398 	bne.w	4086ac <_vfprintf_r+0xf50>
  407f7c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  407f7e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  407f80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  407f82:	9912      	ldr	r1, [sp, #72]	; 0x48
  407f84:	f7fe f926 	bl	4061d4 <__aeabi_dcmplt>
  407f88:	2800      	cmp	r0, #0
  407f8a:	f040 8435 	bne.w	4087f8 <_vfprintf_r+0x109c>
  407f8e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407f92:	4f6f      	ldr	r7, [pc, #444]	; (408150 <_vfprintf_r+0x9f4>)
  407f94:	4b6f      	ldr	r3, [pc, #444]	; (408154 <_vfprintf_r+0x9f8>)
  407f96:	2203      	movs	r2, #3
  407f98:	2100      	movs	r1, #0
  407f9a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  407f9e:	9207      	str	r2, [sp, #28]
  407fa0:	9109      	str	r1, [sp, #36]	; 0x24
  407fa2:	9006      	str	r0, [sp, #24]
  407fa4:	2e47      	cmp	r6, #71	; 0x47
  407fa6:	bfd8      	it	le
  407fa8:	461f      	movle	r7, r3
  407faa:	920d      	str	r2, [sp, #52]	; 0x34
  407fac:	9110      	str	r1, [sp, #64]	; 0x40
  407fae:	e507      	b.n	4079c0 <_vfprintf_r+0x264>
  407fb0:	f04b 0b08 	orr.w	fp, fp, #8
  407fb4:	f899 6000 	ldrb.w	r6, [r9]
  407fb8:	e44f      	b.n	40785a <_vfprintf_r+0xfe>
  407fba:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407fbc:	3507      	adds	r5, #7
  407fbe:	f025 0307 	bic.w	r3, r5, #7
  407fc2:	f103 0208 	add.w	r2, r3, #8
  407fc6:	e9d3 4500 	ldrd	r4, r5, [r3]
  407fca:	920e      	str	r2, [sp, #56]	; 0x38
  407fcc:	2300      	movs	r3, #0
  407fce:	e4d1      	b.n	407974 <_vfprintf_r+0x218>
  407fd0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407fd2:	3507      	adds	r5, #7
  407fd4:	f025 0307 	bic.w	r3, r5, #7
  407fd8:	f103 0208 	add.w	r2, r3, #8
  407fdc:	e9d3 4500 	ldrd	r4, r5, [r3]
  407fe0:	920e      	str	r2, [sp, #56]	; 0x38
  407fe2:	2301      	movs	r3, #1
  407fe4:	e4c6      	b.n	407974 <_vfprintf_r+0x218>
  407fe6:	2a00      	cmp	r2, #0
  407fe8:	f040 8650 	bne.w	408c8c <_vfprintf_r+0x1530>
  407fec:	b1c6      	cbz	r6, 408020 <_vfprintf_r+0x8c4>
  407fee:	2300      	movs	r3, #0
  407ff0:	2201      	movs	r2, #1
  407ff2:	469a      	mov	sl, r3
  407ff4:	9207      	str	r2, [sp, #28]
  407ff6:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  407ffa:	f8cd b018 	str.w	fp, [sp, #24]
  407ffe:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  408002:	9309      	str	r3, [sp, #36]	; 0x24
  408004:	9310      	str	r3, [sp, #64]	; 0x40
  408006:	920d      	str	r2, [sp, #52]	; 0x34
  408008:	af26      	add	r7, sp, #152	; 0x98
  40800a:	e4df      	b.n	4079cc <_vfprintf_r+0x270>
  40800c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40800e:	6813      	ldr	r3, [r2, #0]
  408010:	3204      	adds	r2, #4
  408012:	920e      	str	r2, [sp, #56]	; 0x38
  408014:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  408016:	601a      	str	r2, [r3, #0]
  408018:	f7ff bbec 	b.w	4077f4 <_vfprintf_r+0x98>
  40801c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40801e:	e527      	b.n	407a70 <_vfprintf_r+0x314>
  408020:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408022:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  408026:	2b00      	cmp	r3, #0
  408028:	f040 8594 	bne.w	408b54 <_vfprintf_r+0x13f8>
  40802c:	2300      	movs	r3, #0
  40802e:	9324      	str	r3, [sp, #144]	; 0x90
  408030:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  408034:	f013 0f01 	tst.w	r3, #1
  408038:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  40803c:	d102      	bne.n	408044 <_vfprintf_r+0x8e8>
  40803e:	059a      	lsls	r2, r3, #22
  408040:	f140 8249 	bpl.w	4084d6 <_vfprintf_r+0xd7a>
  408044:	065b      	lsls	r3, r3, #25
  408046:	f53f adec 	bmi.w	407c22 <_vfprintf_r+0x4c6>
  40804a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40804c:	b041      	add	sp, #260	; 0x104
  40804e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408052:	2e65      	cmp	r6, #101	; 0x65
  408054:	f340 80b2 	ble.w	4081bc <_vfprintf_r+0xa60>
  408058:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40805a:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40805c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40805e:	9912      	ldr	r1, [sp, #72]	; 0x48
  408060:	f7fe f8ae 	bl	4061c0 <__aeabi_dcmpeq>
  408064:	2800      	cmp	r0, #0
  408066:	f000 8160 	beq.w	40832a <_vfprintf_r+0xbce>
  40806a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40806c:	4a3a      	ldr	r2, [pc, #232]	; (408158 <_vfprintf_r+0x9fc>)
  40806e:	f8c8 2000 	str.w	r2, [r8]
  408072:	3301      	adds	r3, #1
  408074:	3401      	adds	r4, #1
  408076:	2201      	movs	r2, #1
  408078:	2b07      	cmp	r3, #7
  40807a:	9425      	str	r4, [sp, #148]	; 0x94
  40807c:	9324      	str	r3, [sp, #144]	; 0x90
  40807e:	f8c8 2004 	str.w	r2, [r8, #4]
  408082:	f300 83bf 	bgt.w	408804 <_vfprintf_r+0x10a8>
  408086:	f108 0808 	add.w	r8, r8, #8
  40808a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40808c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40808e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408090:	4293      	cmp	r3, r2
  408092:	db03      	blt.n	40809c <_vfprintf_r+0x940>
  408094:	9b06      	ldr	r3, [sp, #24]
  408096:	07df      	lsls	r7, r3, #31
  408098:	f57f ad65 	bpl.w	407b66 <_vfprintf_r+0x40a>
  40809c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40809e:	9914      	ldr	r1, [sp, #80]	; 0x50
  4080a0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4080a2:	f8c8 2000 	str.w	r2, [r8]
  4080a6:	3301      	adds	r3, #1
  4080a8:	440c      	add	r4, r1
  4080aa:	2b07      	cmp	r3, #7
  4080ac:	f8c8 1004 	str.w	r1, [r8, #4]
  4080b0:	9425      	str	r4, [sp, #148]	; 0x94
  4080b2:	9324      	str	r3, [sp, #144]	; 0x90
  4080b4:	f300 83f8 	bgt.w	4088a8 <_vfprintf_r+0x114c>
  4080b8:	f108 0808 	add.w	r8, r8, #8
  4080bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4080be:	1e5e      	subs	r6, r3, #1
  4080c0:	2e00      	cmp	r6, #0
  4080c2:	f77f ad50 	ble.w	407b66 <_vfprintf_r+0x40a>
  4080c6:	2e10      	cmp	r6, #16
  4080c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4080ca:	4d24      	ldr	r5, [pc, #144]	; (40815c <_vfprintf_r+0xa00>)
  4080cc:	f340 81dd 	ble.w	40848a <_vfprintf_r+0xd2e>
  4080d0:	2710      	movs	r7, #16
  4080d2:	f8dd a020 	ldr.w	sl, [sp, #32]
  4080d6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4080da:	e005      	b.n	4080e8 <_vfprintf_r+0x98c>
  4080dc:	f108 0808 	add.w	r8, r8, #8
  4080e0:	3e10      	subs	r6, #16
  4080e2:	2e10      	cmp	r6, #16
  4080e4:	f340 81d1 	ble.w	40848a <_vfprintf_r+0xd2e>
  4080e8:	3301      	adds	r3, #1
  4080ea:	3410      	adds	r4, #16
  4080ec:	2b07      	cmp	r3, #7
  4080ee:	9425      	str	r4, [sp, #148]	; 0x94
  4080f0:	9324      	str	r3, [sp, #144]	; 0x90
  4080f2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4080f6:	ddf1      	ble.n	4080dc <_vfprintf_r+0x980>
  4080f8:	aa23      	add	r2, sp, #140	; 0x8c
  4080fa:	4659      	mov	r1, fp
  4080fc:	4650      	mov	r0, sl
  4080fe:	f003 f8d7 	bl	40b2b0 <__sprint_r>
  408102:	2800      	cmp	r0, #0
  408104:	f040 83cd 	bne.w	4088a2 <_vfprintf_r+0x1146>
  408108:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40810a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40810c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408110:	e7e6      	b.n	4080e0 <_vfprintf_r+0x984>
  408112:	46aa      	mov	sl, r5
  408114:	e78c      	b.n	408030 <_vfprintf_r+0x8d4>
  408116:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408118:	9a07      	ldr	r2, [sp, #28]
  40811a:	eba3 0a02 	sub.w	sl, r3, r2
  40811e:	f1ba 0f00 	cmp.w	sl, #0
  408122:	f77f acca 	ble.w	407aba <_vfprintf_r+0x35e>
  408126:	f1ba 0f10 	cmp.w	sl, #16
  40812a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40812c:	4d0b      	ldr	r5, [pc, #44]	; (40815c <_vfprintf_r+0xa00>)
  40812e:	dd39      	ble.n	4081a4 <_vfprintf_r+0xa48>
  408130:	4642      	mov	r2, r8
  408132:	4621      	mov	r1, r4
  408134:	46b0      	mov	r8, r6
  408136:	f04f 0b10 	mov.w	fp, #16
  40813a:	462e      	mov	r6, r5
  40813c:	9c08      	ldr	r4, [sp, #32]
  40813e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408140:	e015      	b.n	40816e <_vfprintf_r+0xa12>
  408142:	bf00      	nop
  408144:	0040be44 	.word	0x0040be44
  408148:	0040be30 	.word	0x0040be30
  40814c:	7fefffff 	.word	0x7fefffff
  408150:	0040be24 	.word	0x0040be24
  408154:	0040be20 	.word	0x0040be20
  408158:	0040be60 	.word	0x0040be60
  40815c:	0040be74 	.word	0x0040be74
  408160:	f1aa 0a10 	sub.w	sl, sl, #16
  408164:	f1ba 0f10 	cmp.w	sl, #16
  408168:	f102 0208 	add.w	r2, r2, #8
  40816c:	dd16      	ble.n	40819c <_vfprintf_r+0xa40>
  40816e:	3301      	adds	r3, #1
  408170:	3110      	adds	r1, #16
  408172:	2b07      	cmp	r3, #7
  408174:	9125      	str	r1, [sp, #148]	; 0x94
  408176:	9324      	str	r3, [sp, #144]	; 0x90
  408178:	e882 0840 	stmia.w	r2, {r6, fp}
  40817c:	ddf0      	ble.n	408160 <_vfprintf_r+0xa04>
  40817e:	aa23      	add	r2, sp, #140	; 0x8c
  408180:	4629      	mov	r1, r5
  408182:	4620      	mov	r0, r4
  408184:	f003 f894 	bl	40b2b0 <__sprint_r>
  408188:	2800      	cmp	r0, #0
  40818a:	d1c2      	bne.n	408112 <_vfprintf_r+0x9b6>
  40818c:	f1aa 0a10 	sub.w	sl, sl, #16
  408190:	f1ba 0f10 	cmp.w	sl, #16
  408194:	9925      	ldr	r1, [sp, #148]	; 0x94
  408196:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408198:	aa30      	add	r2, sp, #192	; 0xc0
  40819a:	dce8      	bgt.n	40816e <_vfprintf_r+0xa12>
  40819c:	4635      	mov	r5, r6
  40819e:	460c      	mov	r4, r1
  4081a0:	4646      	mov	r6, r8
  4081a2:	4690      	mov	r8, r2
  4081a4:	3301      	adds	r3, #1
  4081a6:	4454      	add	r4, sl
  4081a8:	2b07      	cmp	r3, #7
  4081aa:	9425      	str	r4, [sp, #148]	; 0x94
  4081ac:	9324      	str	r3, [sp, #144]	; 0x90
  4081ae:	e888 0420 	stmia.w	r8, {r5, sl}
  4081b2:	f300 8264 	bgt.w	40867e <_vfprintf_r+0xf22>
  4081b6:	f108 0808 	add.w	r8, r8, #8
  4081ba:	e47e      	b.n	407aba <_vfprintf_r+0x35e>
  4081bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4081be:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4081c0:	2b01      	cmp	r3, #1
  4081c2:	f340 81fd 	ble.w	4085c0 <_vfprintf_r+0xe64>
  4081c6:	3601      	adds	r6, #1
  4081c8:	3401      	adds	r4, #1
  4081ca:	2301      	movs	r3, #1
  4081cc:	2e07      	cmp	r6, #7
  4081ce:	9425      	str	r4, [sp, #148]	; 0x94
  4081d0:	9624      	str	r6, [sp, #144]	; 0x90
  4081d2:	f8c8 7000 	str.w	r7, [r8]
  4081d6:	f8c8 3004 	str.w	r3, [r8, #4]
  4081da:	f300 820e 	bgt.w	4085fa <_vfprintf_r+0xe9e>
  4081de:	f108 0808 	add.w	r8, r8, #8
  4081e2:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4081e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4081e6:	f8c8 3000 	str.w	r3, [r8]
  4081ea:	3601      	adds	r6, #1
  4081ec:	4414      	add	r4, r2
  4081ee:	2e07      	cmp	r6, #7
  4081f0:	9425      	str	r4, [sp, #148]	; 0x94
  4081f2:	9624      	str	r6, [sp, #144]	; 0x90
  4081f4:	f8c8 2004 	str.w	r2, [r8, #4]
  4081f8:	f300 822e 	bgt.w	408658 <_vfprintf_r+0xefc>
  4081fc:	f108 0808 	add.w	r8, r8, #8
  408200:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408202:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408204:	9813      	ldr	r0, [sp, #76]	; 0x4c
  408206:	9912      	ldr	r1, [sp, #72]	; 0x48
  408208:	f7fd ffda 	bl	4061c0 <__aeabi_dcmpeq>
  40820c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40820e:	2800      	cmp	r0, #0
  408210:	f040 8106 	bne.w	408420 <_vfprintf_r+0xcc4>
  408214:	3b01      	subs	r3, #1
  408216:	3601      	adds	r6, #1
  408218:	3701      	adds	r7, #1
  40821a:	441c      	add	r4, r3
  40821c:	2e07      	cmp	r6, #7
  40821e:	9624      	str	r6, [sp, #144]	; 0x90
  408220:	9425      	str	r4, [sp, #148]	; 0x94
  408222:	f8c8 7000 	str.w	r7, [r8]
  408226:	f8c8 3004 	str.w	r3, [r8, #4]
  40822a:	f300 81d9 	bgt.w	4085e0 <_vfprintf_r+0xe84>
  40822e:	f108 0808 	add.w	r8, r8, #8
  408232:	9a19      	ldr	r2, [sp, #100]	; 0x64
  408234:	f8c8 2004 	str.w	r2, [r8, #4]
  408238:	3601      	adds	r6, #1
  40823a:	4414      	add	r4, r2
  40823c:	ab1f      	add	r3, sp, #124	; 0x7c
  40823e:	2e07      	cmp	r6, #7
  408240:	9425      	str	r4, [sp, #148]	; 0x94
  408242:	9624      	str	r6, [sp, #144]	; 0x90
  408244:	f8c8 3000 	str.w	r3, [r8]
  408248:	f77f ac8b 	ble.w	407b62 <_vfprintf_r+0x406>
  40824c:	aa23      	add	r2, sp, #140	; 0x8c
  40824e:	990a      	ldr	r1, [sp, #40]	; 0x28
  408250:	9808      	ldr	r0, [sp, #32]
  408252:	f003 f82d 	bl	40b2b0 <__sprint_r>
  408256:	b958      	cbnz	r0, 408270 <_vfprintf_r+0xb14>
  408258:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40825a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40825e:	e482      	b.n	407b66 <_vfprintf_r+0x40a>
  408260:	aa23      	add	r2, sp, #140	; 0x8c
  408262:	990a      	ldr	r1, [sp, #40]	; 0x28
  408264:	9808      	ldr	r0, [sp, #32]
  408266:	f003 f823 	bl	40b2b0 <__sprint_r>
  40826a:	2800      	cmp	r0, #0
  40826c:	f43f acc5 	beq.w	407bfa <_vfprintf_r+0x49e>
  408270:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  408274:	e6dc      	b.n	408030 <_vfprintf_r+0x8d4>
  408276:	f8dd b018 	ldr.w	fp, [sp, #24]
  40827a:	2b01      	cmp	r3, #1
  40827c:	f000 8121 	beq.w	4084c2 <_vfprintf_r+0xd66>
  408280:	2b02      	cmp	r3, #2
  408282:	d127      	bne.n	4082d4 <_vfprintf_r+0xb78>
  408284:	f8cd b018 	str.w	fp, [sp, #24]
  408288:	2400      	movs	r4, #0
  40828a:	2500      	movs	r5, #0
  40828c:	e591      	b.n	407db2 <_vfprintf_r+0x656>
  40828e:	aa23      	add	r2, sp, #140	; 0x8c
  408290:	990a      	ldr	r1, [sp, #40]	; 0x28
  408292:	9808      	ldr	r0, [sp, #32]
  408294:	f003 f80c 	bl	40b2b0 <__sprint_r>
  408298:	2800      	cmp	r0, #0
  40829a:	d1e9      	bne.n	408270 <_vfprintf_r+0xb14>
  40829c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40829e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4082a2:	e44d      	b.n	407b40 <_vfprintf_r+0x3e4>
  4082a4:	aa23      	add	r2, sp, #140	; 0x8c
  4082a6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4082a8:	9808      	ldr	r0, [sp, #32]
  4082aa:	f003 f801 	bl	40b2b0 <__sprint_r>
  4082ae:	2800      	cmp	r0, #0
  4082b0:	d1de      	bne.n	408270 <_vfprintf_r+0xb14>
  4082b2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4082b4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4082b8:	f7ff bbec 	b.w	407a94 <_vfprintf_r+0x338>
  4082bc:	aa23      	add	r2, sp, #140	; 0x8c
  4082be:	990a      	ldr	r1, [sp, #40]	; 0x28
  4082c0:	9808      	ldr	r0, [sp, #32]
  4082c2:	f002 fff5 	bl	40b2b0 <__sprint_r>
  4082c6:	2800      	cmp	r0, #0
  4082c8:	d1d2      	bne.n	408270 <_vfprintf_r+0xb14>
  4082ca:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4082cc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4082d0:	f7ff bbf0 	b.w	407ab4 <_vfprintf_r+0x358>
  4082d4:	f8cd b018 	str.w	fp, [sp, #24]
  4082d8:	2400      	movs	r4, #0
  4082da:	2500      	movs	r5, #0
  4082dc:	a930      	add	r1, sp, #192	; 0xc0
  4082de:	e000      	b.n	4082e2 <_vfprintf_r+0xb86>
  4082e0:	4639      	mov	r1, r7
  4082e2:	08e2      	lsrs	r2, r4, #3
  4082e4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4082e8:	08e8      	lsrs	r0, r5, #3
  4082ea:	f004 0307 	and.w	r3, r4, #7
  4082ee:	4605      	mov	r5, r0
  4082f0:	4614      	mov	r4, r2
  4082f2:	3330      	adds	r3, #48	; 0x30
  4082f4:	ea54 0205 	orrs.w	r2, r4, r5
  4082f8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4082fc:	f101 37ff 	add.w	r7, r1, #4294967295
  408300:	d1ee      	bne.n	4082e0 <_vfprintf_r+0xb84>
  408302:	9a06      	ldr	r2, [sp, #24]
  408304:	07d2      	lsls	r2, r2, #31
  408306:	f57f ad64 	bpl.w	407dd2 <_vfprintf_r+0x676>
  40830a:	2b30      	cmp	r3, #48	; 0x30
  40830c:	f43f ad61 	beq.w	407dd2 <_vfprintf_r+0x676>
  408310:	2330      	movs	r3, #48	; 0x30
  408312:	3902      	subs	r1, #2
  408314:	f807 3c01 	strb.w	r3, [r7, #-1]
  408318:	ab30      	add	r3, sp, #192	; 0xc0
  40831a:	1a5b      	subs	r3, r3, r1
  40831c:	930d      	str	r3, [sp, #52]	; 0x34
  40831e:	460f      	mov	r7, r1
  408320:	f7ff bb46 	b.w	4079b0 <_vfprintf_r+0x254>
  408324:	2302      	movs	r3, #2
  408326:	f7ff bb25 	b.w	407974 <_vfprintf_r+0x218>
  40832a:	991d      	ldr	r1, [sp, #116]	; 0x74
  40832c:	2900      	cmp	r1, #0
  40832e:	f340 8274 	ble.w	40881a <_vfprintf_r+0x10be>
  408332:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408334:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408336:	4293      	cmp	r3, r2
  408338:	bfa8      	it	ge
  40833a:	4613      	movge	r3, r2
  40833c:	2b00      	cmp	r3, #0
  40833e:	461e      	mov	r6, r3
  408340:	dd0d      	ble.n	40835e <_vfprintf_r+0xc02>
  408342:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408344:	f8c8 7000 	str.w	r7, [r8]
  408348:	3301      	adds	r3, #1
  40834a:	4434      	add	r4, r6
  40834c:	2b07      	cmp	r3, #7
  40834e:	9425      	str	r4, [sp, #148]	; 0x94
  408350:	f8c8 6004 	str.w	r6, [r8, #4]
  408354:	9324      	str	r3, [sp, #144]	; 0x90
  408356:	f300 8324 	bgt.w	4089a2 <_vfprintf_r+0x1246>
  40835a:	f108 0808 	add.w	r8, r8, #8
  40835e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408360:	2e00      	cmp	r6, #0
  408362:	bfa8      	it	ge
  408364:	1b9b      	subge	r3, r3, r6
  408366:	2b00      	cmp	r3, #0
  408368:	461e      	mov	r6, r3
  40836a:	f340 80d0 	ble.w	40850e <_vfprintf_r+0xdb2>
  40836e:	2e10      	cmp	r6, #16
  408370:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408372:	4dc0      	ldr	r5, [pc, #768]	; (408674 <_vfprintf_r+0xf18>)
  408374:	f340 80b7 	ble.w	4084e6 <_vfprintf_r+0xd8a>
  408378:	4622      	mov	r2, r4
  40837a:	f04f 0a10 	mov.w	sl, #16
  40837e:	f8dd b020 	ldr.w	fp, [sp, #32]
  408382:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408384:	e005      	b.n	408392 <_vfprintf_r+0xc36>
  408386:	f108 0808 	add.w	r8, r8, #8
  40838a:	3e10      	subs	r6, #16
  40838c:	2e10      	cmp	r6, #16
  40838e:	f340 80a9 	ble.w	4084e4 <_vfprintf_r+0xd88>
  408392:	3301      	adds	r3, #1
  408394:	3210      	adds	r2, #16
  408396:	2b07      	cmp	r3, #7
  408398:	9225      	str	r2, [sp, #148]	; 0x94
  40839a:	9324      	str	r3, [sp, #144]	; 0x90
  40839c:	e888 0420 	stmia.w	r8, {r5, sl}
  4083a0:	ddf1      	ble.n	408386 <_vfprintf_r+0xc2a>
  4083a2:	aa23      	add	r2, sp, #140	; 0x8c
  4083a4:	4621      	mov	r1, r4
  4083a6:	4658      	mov	r0, fp
  4083a8:	f002 ff82 	bl	40b2b0 <__sprint_r>
  4083ac:	2800      	cmp	r0, #0
  4083ae:	f040 8324 	bne.w	4089fa <_vfprintf_r+0x129e>
  4083b2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4083b4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4083b6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4083ba:	e7e6      	b.n	40838a <_vfprintf_r+0xc2e>
  4083bc:	2d00      	cmp	r5, #0
  4083be:	bf08      	it	eq
  4083c0:	2c0a      	cmpeq	r4, #10
  4083c2:	d37c      	bcc.n	4084be <_vfprintf_r+0xd62>
  4083c4:	af30      	add	r7, sp, #192	; 0xc0
  4083c6:	4620      	mov	r0, r4
  4083c8:	4629      	mov	r1, r5
  4083ca:	220a      	movs	r2, #10
  4083cc:	2300      	movs	r3, #0
  4083ce:	f7fe fa9f 	bl	406910 <__aeabi_uldivmod>
  4083d2:	3230      	adds	r2, #48	; 0x30
  4083d4:	f807 2d01 	strb.w	r2, [r7, #-1]!
  4083d8:	4620      	mov	r0, r4
  4083da:	4629      	mov	r1, r5
  4083dc:	2300      	movs	r3, #0
  4083de:	220a      	movs	r2, #10
  4083e0:	f7fe fa96 	bl	406910 <__aeabi_uldivmod>
  4083e4:	4604      	mov	r4, r0
  4083e6:	460d      	mov	r5, r1
  4083e8:	ea54 0305 	orrs.w	r3, r4, r5
  4083ec:	d1eb      	bne.n	4083c6 <_vfprintf_r+0xc6a>
  4083ee:	ab30      	add	r3, sp, #192	; 0xc0
  4083f0:	1bdb      	subs	r3, r3, r7
  4083f2:	930d      	str	r3, [sp, #52]	; 0x34
  4083f4:	f7ff badc 	b.w	4079b0 <_vfprintf_r+0x254>
  4083f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4083fa:	930d      	str	r3, [sp, #52]	; 0x34
  4083fc:	af30      	add	r7, sp, #192	; 0xc0
  4083fe:	f7ff bad7 	b.w	4079b0 <_vfprintf_r+0x254>
  408402:	aa23      	add	r2, sp, #140	; 0x8c
  408404:	990a      	ldr	r1, [sp, #40]	; 0x28
  408406:	9808      	ldr	r0, [sp, #32]
  408408:	f002 ff52 	bl	40b2b0 <__sprint_r>
  40840c:	2800      	cmp	r0, #0
  40840e:	f47f af2f 	bne.w	408270 <_vfprintf_r+0xb14>
  408412:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  408416:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408418:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40841c:	f7ff bb28 	b.w	407a70 <_vfprintf_r+0x314>
  408420:	1e5f      	subs	r7, r3, #1
  408422:	2f00      	cmp	r7, #0
  408424:	f77f af05 	ble.w	408232 <_vfprintf_r+0xad6>
  408428:	2f10      	cmp	r7, #16
  40842a:	4d92      	ldr	r5, [pc, #584]	; (408674 <_vfprintf_r+0xf18>)
  40842c:	f340 810a 	ble.w	408644 <_vfprintf_r+0xee8>
  408430:	f04f 0a10 	mov.w	sl, #16
  408434:	f8dd b020 	ldr.w	fp, [sp, #32]
  408438:	e005      	b.n	408446 <_vfprintf_r+0xcea>
  40843a:	f108 0808 	add.w	r8, r8, #8
  40843e:	3f10      	subs	r7, #16
  408440:	2f10      	cmp	r7, #16
  408442:	f340 80ff 	ble.w	408644 <_vfprintf_r+0xee8>
  408446:	3601      	adds	r6, #1
  408448:	3410      	adds	r4, #16
  40844a:	2e07      	cmp	r6, #7
  40844c:	9425      	str	r4, [sp, #148]	; 0x94
  40844e:	9624      	str	r6, [sp, #144]	; 0x90
  408450:	e888 0420 	stmia.w	r8, {r5, sl}
  408454:	ddf1      	ble.n	40843a <_vfprintf_r+0xcde>
  408456:	aa23      	add	r2, sp, #140	; 0x8c
  408458:	990a      	ldr	r1, [sp, #40]	; 0x28
  40845a:	4658      	mov	r0, fp
  40845c:	f002 ff28 	bl	40b2b0 <__sprint_r>
  408460:	2800      	cmp	r0, #0
  408462:	f47f af05 	bne.w	408270 <_vfprintf_r+0xb14>
  408466:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408468:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40846a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40846e:	e7e6      	b.n	40843e <_vfprintf_r+0xce2>
  408470:	990e      	ldr	r1, [sp, #56]	; 0x38
  408472:	460a      	mov	r2, r1
  408474:	3204      	adds	r2, #4
  408476:	680c      	ldr	r4, [r1, #0]
  408478:	920e      	str	r2, [sp, #56]	; 0x38
  40847a:	2500      	movs	r5, #0
  40847c:	f7ff ba7a 	b.w	407974 <_vfprintf_r+0x218>
  408480:	681c      	ldr	r4, [r3, #0]
  408482:	3304      	adds	r3, #4
  408484:	930e      	str	r3, [sp, #56]	; 0x38
  408486:	2500      	movs	r5, #0
  408488:	e426      	b.n	407cd8 <_vfprintf_r+0x57c>
  40848a:	3301      	adds	r3, #1
  40848c:	4434      	add	r4, r6
  40848e:	2b07      	cmp	r3, #7
  408490:	9425      	str	r4, [sp, #148]	; 0x94
  408492:	9324      	str	r3, [sp, #144]	; 0x90
  408494:	e888 0060 	stmia.w	r8, {r5, r6}
  408498:	f77f ab63 	ble.w	407b62 <_vfprintf_r+0x406>
  40849c:	e6d6      	b.n	40824c <_vfprintf_r+0xaf0>
  40849e:	3204      	adds	r2, #4
  4084a0:	681c      	ldr	r4, [r3, #0]
  4084a2:	920e      	str	r2, [sp, #56]	; 0x38
  4084a4:	2301      	movs	r3, #1
  4084a6:	2500      	movs	r5, #0
  4084a8:	f7ff ba64 	b.w	407974 <_vfprintf_r+0x218>
  4084ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4084ae:	6814      	ldr	r4, [r2, #0]
  4084b0:	4613      	mov	r3, r2
  4084b2:	3304      	adds	r3, #4
  4084b4:	17e5      	asrs	r5, r4, #31
  4084b6:	930e      	str	r3, [sp, #56]	; 0x38
  4084b8:	4622      	mov	r2, r4
  4084ba:	462b      	mov	r3, r5
  4084bc:	e460      	b.n	407d80 <_vfprintf_r+0x624>
  4084be:	f8dd b018 	ldr.w	fp, [sp, #24]
  4084c2:	f8cd b018 	str.w	fp, [sp, #24]
  4084c6:	af40      	add	r7, sp, #256	; 0x100
  4084c8:	3430      	adds	r4, #48	; 0x30
  4084ca:	2301      	movs	r3, #1
  4084cc:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4084d0:	930d      	str	r3, [sp, #52]	; 0x34
  4084d2:	f7ff ba6d 	b.w	4079b0 <_vfprintf_r+0x254>
  4084d6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4084da:	f002 f895 	bl	40a608 <__retarget_lock_release_recursive>
  4084de:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4084e2:	e5af      	b.n	408044 <_vfprintf_r+0x8e8>
  4084e4:	4614      	mov	r4, r2
  4084e6:	3301      	adds	r3, #1
  4084e8:	4434      	add	r4, r6
  4084ea:	2b07      	cmp	r3, #7
  4084ec:	9425      	str	r4, [sp, #148]	; 0x94
  4084ee:	9324      	str	r3, [sp, #144]	; 0x90
  4084f0:	e888 0060 	stmia.w	r8, {r5, r6}
  4084f4:	f340 816d 	ble.w	4087d2 <_vfprintf_r+0x1076>
  4084f8:	aa23      	add	r2, sp, #140	; 0x8c
  4084fa:	990a      	ldr	r1, [sp, #40]	; 0x28
  4084fc:	9808      	ldr	r0, [sp, #32]
  4084fe:	f002 fed7 	bl	40b2b0 <__sprint_r>
  408502:	2800      	cmp	r0, #0
  408504:	f47f aeb4 	bne.w	408270 <_vfprintf_r+0xb14>
  408508:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40850a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40850e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408510:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408512:	4293      	cmp	r3, r2
  408514:	f280 8158 	bge.w	4087c8 <_vfprintf_r+0x106c>
  408518:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40851a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40851c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40851e:	f8c8 1000 	str.w	r1, [r8]
  408522:	3201      	adds	r2, #1
  408524:	4404      	add	r4, r0
  408526:	2a07      	cmp	r2, #7
  408528:	9425      	str	r4, [sp, #148]	; 0x94
  40852a:	f8c8 0004 	str.w	r0, [r8, #4]
  40852e:	9224      	str	r2, [sp, #144]	; 0x90
  408530:	f300 8152 	bgt.w	4087d8 <_vfprintf_r+0x107c>
  408534:	f108 0808 	add.w	r8, r8, #8
  408538:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40853a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40853c:	1ad3      	subs	r3, r2, r3
  40853e:	1a56      	subs	r6, r2, r1
  408540:	429e      	cmp	r6, r3
  408542:	bfa8      	it	ge
  408544:	461e      	movge	r6, r3
  408546:	2e00      	cmp	r6, #0
  408548:	dd0e      	ble.n	408568 <_vfprintf_r+0xe0c>
  40854a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40854c:	f8c8 6004 	str.w	r6, [r8, #4]
  408550:	3201      	adds	r2, #1
  408552:	440f      	add	r7, r1
  408554:	4434      	add	r4, r6
  408556:	2a07      	cmp	r2, #7
  408558:	f8c8 7000 	str.w	r7, [r8]
  40855c:	9425      	str	r4, [sp, #148]	; 0x94
  40855e:	9224      	str	r2, [sp, #144]	; 0x90
  408560:	f300 823c 	bgt.w	4089dc <_vfprintf_r+0x1280>
  408564:	f108 0808 	add.w	r8, r8, #8
  408568:	2e00      	cmp	r6, #0
  40856a:	bfac      	ite	ge
  40856c:	1b9e      	subge	r6, r3, r6
  40856e:	461e      	movlt	r6, r3
  408570:	2e00      	cmp	r6, #0
  408572:	f77f aaf8 	ble.w	407b66 <_vfprintf_r+0x40a>
  408576:	2e10      	cmp	r6, #16
  408578:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40857a:	4d3e      	ldr	r5, [pc, #248]	; (408674 <_vfprintf_r+0xf18>)
  40857c:	dd85      	ble.n	40848a <_vfprintf_r+0xd2e>
  40857e:	2710      	movs	r7, #16
  408580:	f8dd a020 	ldr.w	sl, [sp, #32]
  408584:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  408588:	e005      	b.n	408596 <_vfprintf_r+0xe3a>
  40858a:	f108 0808 	add.w	r8, r8, #8
  40858e:	3e10      	subs	r6, #16
  408590:	2e10      	cmp	r6, #16
  408592:	f77f af7a 	ble.w	40848a <_vfprintf_r+0xd2e>
  408596:	3301      	adds	r3, #1
  408598:	3410      	adds	r4, #16
  40859a:	2b07      	cmp	r3, #7
  40859c:	9425      	str	r4, [sp, #148]	; 0x94
  40859e:	9324      	str	r3, [sp, #144]	; 0x90
  4085a0:	e888 00a0 	stmia.w	r8, {r5, r7}
  4085a4:	ddf1      	ble.n	40858a <_vfprintf_r+0xe2e>
  4085a6:	aa23      	add	r2, sp, #140	; 0x8c
  4085a8:	4659      	mov	r1, fp
  4085aa:	4650      	mov	r0, sl
  4085ac:	f002 fe80 	bl	40b2b0 <__sprint_r>
  4085b0:	2800      	cmp	r0, #0
  4085b2:	f040 8176 	bne.w	4088a2 <_vfprintf_r+0x1146>
  4085b6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4085b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4085ba:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4085be:	e7e6      	b.n	40858e <_vfprintf_r+0xe32>
  4085c0:	9b06      	ldr	r3, [sp, #24]
  4085c2:	07d8      	lsls	r0, r3, #31
  4085c4:	f53f adff 	bmi.w	4081c6 <_vfprintf_r+0xa6a>
  4085c8:	3601      	adds	r6, #1
  4085ca:	3401      	adds	r4, #1
  4085cc:	2301      	movs	r3, #1
  4085ce:	2e07      	cmp	r6, #7
  4085d0:	9425      	str	r4, [sp, #148]	; 0x94
  4085d2:	9624      	str	r6, [sp, #144]	; 0x90
  4085d4:	f8c8 7000 	str.w	r7, [r8]
  4085d8:	f8c8 3004 	str.w	r3, [r8, #4]
  4085dc:	f77f ae27 	ble.w	40822e <_vfprintf_r+0xad2>
  4085e0:	aa23      	add	r2, sp, #140	; 0x8c
  4085e2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4085e4:	9808      	ldr	r0, [sp, #32]
  4085e6:	f002 fe63 	bl	40b2b0 <__sprint_r>
  4085ea:	2800      	cmp	r0, #0
  4085ec:	f47f ae40 	bne.w	408270 <_vfprintf_r+0xb14>
  4085f0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4085f2:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4085f4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4085f8:	e61b      	b.n	408232 <_vfprintf_r+0xad6>
  4085fa:	aa23      	add	r2, sp, #140	; 0x8c
  4085fc:	990a      	ldr	r1, [sp, #40]	; 0x28
  4085fe:	9808      	ldr	r0, [sp, #32]
  408600:	f002 fe56 	bl	40b2b0 <__sprint_r>
  408604:	2800      	cmp	r0, #0
  408606:	f47f ae33 	bne.w	408270 <_vfprintf_r+0xb14>
  40860a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40860c:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40860e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408612:	e5e6      	b.n	4081e2 <_vfprintf_r+0xa86>
  408614:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  408616:	3507      	adds	r5, #7
  408618:	f025 0507 	bic.w	r5, r5, #7
  40861c:	e9d5 2300 	ldrd	r2, r3, [r5]
  408620:	f105 0108 	add.w	r1, r5, #8
  408624:	910e      	str	r1, [sp, #56]	; 0x38
  408626:	4614      	mov	r4, r2
  408628:	461d      	mov	r5, r3
  40862a:	f7ff bba9 	b.w	407d80 <_vfprintf_r+0x624>
  40862e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  408630:	3507      	adds	r5, #7
  408632:	f025 0307 	bic.w	r3, r5, #7
  408636:	f103 0208 	add.w	r2, r3, #8
  40863a:	920e      	str	r2, [sp, #56]	; 0x38
  40863c:	e9d3 4500 	ldrd	r4, r5, [r3]
  408640:	f7ff bb4a 	b.w	407cd8 <_vfprintf_r+0x57c>
  408644:	3601      	adds	r6, #1
  408646:	443c      	add	r4, r7
  408648:	2e07      	cmp	r6, #7
  40864a:	9425      	str	r4, [sp, #148]	; 0x94
  40864c:	9624      	str	r6, [sp, #144]	; 0x90
  40864e:	e888 00a0 	stmia.w	r8, {r5, r7}
  408652:	f77f adec 	ble.w	40822e <_vfprintf_r+0xad2>
  408656:	e7c3      	b.n	4085e0 <_vfprintf_r+0xe84>
  408658:	aa23      	add	r2, sp, #140	; 0x8c
  40865a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40865c:	9808      	ldr	r0, [sp, #32]
  40865e:	f002 fe27 	bl	40b2b0 <__sprint_r>
  408662:	2800      	cmp	r0, #0
  408664:	f47f ae04 	bne.w	408270 <_vfprintf_r+0xb14>
  408668:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40866a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40866c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408670:	e5c6      	b.n	408200 <_vfprintf_r+0xaa4>
  408672:	bf00      	nop
  408674:	0040be74 	.word	0x0040be74
  408678:	af30      	add	r7, sp, #192	; 0xc0
  40867a:	f7ff b999 	b.w	4079b0 <_vfprintf_r+0x254>
  40867e:	aa23      	add	r2, sp, #140	; 0x8c
  408680:	990a      	ldr	r1, [sp, #40]	; 0x28
  408682:	9808      	ldr	r0, [sp, #32]
  408684:	f002 fe14 	bl	40b2b0 <__sprint_r>
  408688:	2800      	cmp	r0, #0
  40868a:	f47f adf1 	bne.w	408270 <_vfprintf_r+0xb14>
  40868e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408690:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408694:	f7ff ba11 	b.w	407aba <_vfprintf_r+0x35e>
  408698:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40869c:	4264      	negs	r4, r4
  40869e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4086a2:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4086a6:	2301      	movs	r3, #1
  4086a8:	f7ff b968 	b.w	40797c <_vfprintf_r+0x220>
  4086ac:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  4086ae:	4622      	mov	r2, r4
  4086b0:	4620      	mov	r0, r4
  4086b2:	9c12      	ldr	r4, [sp, #72]	; 0x48
  4086b4:	4623      	mov	r3, r4
  4086b6:	4621      	mov	r1, r4
  4086b8:	f7fd fdb4 	bl	406224 <__aeabi_dcmpun>
  4086bc:	2800      	cmp	r0, #0
  4086be:	f040 828c 	bne.w	408bda <_vfprintf_r+0x147e>
  4086c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4086c4:	3301      	adds	r3, #1
  4086c6:	f026 0320 	bic.w	r3, r6, #32
  4086ca:	930d      	str	r3, [sp, #52]	; 0x34
  4086cc:	f000 8091 	beq.w	4087f2 <_vfprintf_r+0x1096>
  4086d0:	2b47      	cmp	r3, #71	; 0x47
  4086d2:	d104      	bne.n	4086de <_vfprintf_r+0xf82>
  4086d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4086d6:	2b00      	cmp	r3, #0
  4086d8:	bf08      	it	eq
  4086da:	2301      	moveq	r3, #1
  4086dc:	9309      	str	r3, [sp, #36]	; 0x24
  4086de:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4086e2:	9306      	str	r3, [sp, #24]
  4086e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4086e6:	f1b3 0a00 	subs.w	sl, r3, #0
  4086ea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4086ec:	9307      	str	r3, [sp, #28]
  4086ee:	bfbb      	ittet	lt
  4086f0:	4653      	movlt	r3, sl
  4086f2:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  4086f6:	2300      	movge	r3, #0
  4086f8:	232d      	movlt	r3, #45	; 0x2d
  4086fa:	2e66      	cmp	r6, #102	; 0x66
  4086fc:	930f      	str	r3, [sp, #60]	; 0x3c
  4086fe:	f000 817f 	beq.w	408a00 <_vfprintf_r+0x12a4>
  408702:	2e46      	cmp	r6, #70	; 0x46
  408704:	f000 81d4 	beq.w	408ab0 <_vfprintf_r+0x1354>
  408708:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40870a:	9a07      	ldr	r2, [sp, #28]
  40870c:	2b45      	cmp	r3, #69	; 0x45
  40870e:	bf0c      	ite	eq
  408710:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  408712:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  408714:	a821      	add	r0, sp, #132	; 0x84
  408716:	a91e      	add	r1, sp, #120	; 0x78
  408718:	bf08      	it	eq
  40871a:	1c5d      	addeq	r5, r3, #1
  40871c:	9004      	str	r0, [sp, #16]
  40871e:	9103      	str	r1, [sp, #12]
  408720:	a81d      	add	r0, sp, #116	; 0x74
  408722:	2102      	movs	r1, #2
  408724:	9002      	str	r0, [sp, #8]
  408726:	4653      	mov	r3, sl
  408728:	9501      	str	r5, [sp, #4]
  40872a:	9100      	str	r1, [sp, #0]
  40872c:	9808      	ldr	r0, [sp, #32]
  40872e:	f000 fc0b 	bl	408f48 <_dtoa_r>
  408732:	2e67      	cmp	r6, #103	; 0x67
  408734:	4607      	mov	r7, r0
  408736:	f040 81af 	bne.w	408a98 <_vfprintf_r+0x133c>
  40873a:	f01b 0f01 	tst.w	fp, #1
  40873e:	f000 8213 	beq.w	408b68 <_vfprintf_r+0x140c>
  408742:	197c      	adds	r4, r7, r5
  408744:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408746:	9807      	ldr	r0, [sp, #28]
  408748:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40874a:	4651      	mov	r1, sl
  40874c:	f7fd fd38 	bl	4061c0 <__aeabi_dcmpeq>
  408750:	2800      	cmp	r0, #0
  408752:	f040 8132 	bne.w	4089ba <_vfprintf_r+0x125e>
  408756:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408758:	42a3      	cmp	r3, r4
  40875a:	d206      	bcs.n	40876a <_vfprintf_r+0x100e>
  40875c:	2130      	movs	r1, #48	; 0x30
  40875e:	1c5a      	adds	r2, r3, #1
  408760:	9221      	str	r2, [sp, #132]	; 0x84
  408762:	7019      	strb	r1, [r3, #0]
  408764:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408766:	429c      	cmp	r4, r3
  408768:	d8f9      	bhi.n	40875e <_vfprintf_r+0x1002>
  40876a:	1bdb      	subs	r3, r3, r7
  40876c:	9311      	str	r3, [sp, #68]	; 0x44
  40876e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408770:	2b47      	cmp	r3, #71	; 0x47
  408772:	f000 80b9 	beq.w	4088e8 <_vfprintf_r+0x118c>
  408776:	2e65      	cmp	r6, #101	; 0x65
  408778:	f340 8276 	ble.w	408c68 <_vfprintf_r+0x150c>
  40877c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40877e:	9310      	str	r3, [sp, #64]	; 0x40
  408780:	2e66      	cmp	r6, #102	; 0x66
  408782:	f000 8162 	beq.w	408a4a <_vfprintf_r+0x12ee>
  408786:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408788:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40878a:	4619      	mov	r1, r3
  40878c:	4291      	cmp	r1, r2
  40878e:	f300 814f 	bgt.w	408a30 <_vfprintf_r+0x12d4>
  408792:	f01b 0f01 	tst.w	fp, #1
  408796:	f040 8209 	bne.w	408bac <_vfprintf_r+0x1450>
  40879a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40879e:	9307      	str	r3, [sp, #28]
  4087a0:	920d      	str	r2, [sp, #52]	; 0x34
  4087a2:	2667      	movs	r6, #103	; 0x67
  4087a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4087a6:	2b00      	cmp	r3, #0
  4087a8:	f040 8096 	bne.w	4088d8 <_vfprintf_r+0x117c>
  4087ac:	9309      	str	r3, [sp, #36]	; 0x24
  4087ae:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4087b2:	f7ff b905 	b.w	4079c0 <_vfprintf_r+0x264>
  4087b6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4087ba:	f001 ff25 	bl	40a608 <__retarget_lock_release_recursive>
  4087be:	f04f 33ff 	mov.w	r3, #4294967295
  4087c2:	930b      	str	r3, [sp, #44]	; 0x2c
  4087c4:	f7ff ba30 	b.w	407c28 <_vfprintf_r+0x4cc>
  4087c8:	9a06      	ldr	r2, [sp, #24]
  4087ca:	07d5      	lsls	r5, r2, #31
  4087cc:	f57f aeb4 	bpl.w	408538 <_vfprintf_r+0xddc>
  4087d0:	e6a2      	b.n	408518 <_vfprintf_r+0xdbc>
  4087d2:	f108 0808 	add.w	r8, r8, #8
  4087d6:	e69a      	b.n	40850e <_vfprintf_r+0xdb2>
  4087d8:	aa23      	add	r2, sp, #140	; 0x8c
  4087da:	990a      	ldr	r1, [sp, #40]	; 0x28
  4087dc:	9808      	ldr	r0, [sp, #32]
  4087de:	f002 fd67 	bl	40b2b0 <__sprint_r>
  4087e2:	2800      	cmp	r0, #0
  4087e4:	f47f ad44 	bne.w	408270 <_vfprintf_r+0xb14>
  4087e8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4087ea:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4087ec:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4087f0:	e6a2      	b.n	408538 <_vfprintf_r+0xddc>
  4087f2:	2306      	movs	r3, #6
  4087f4:	9309      	str	r3, [sp, #36]	; 0x24
  4087f6:	e772      	b.n	4086de <_vfprintf_r+0xf82>
  4087f8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4087fc:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  408800:	f7ff bbc7 	b.w	407f92 <_vfprintf_r+0x836>
  408804:	aa23      	add	r2, sp, #140	; 0x8c
  408806:	990a      	ldr	r1, [sp, #40]	; 0x28
  408808:	9808      	ldr	r0, [sp, #32]
  40880a:	f002 fd51 	bl	40b2b0 <__sprint_r>
  40880e:	2800      	cmp	r0, #0
  408810:	f47f ad2e 	bne.w	408270 <_vfprintf_r+0xb14>
  408814:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408818:	e437      	b.n	40808a <_vfprintf_r+0x92e>
  40881a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40881c:	4ab4      	ldr	r2, [pc, #720]	; (408af0 <_vfprintf_r+0x1394>)
  40881e:	f8c8 2000 	str.w	r2, [r8]
  408822:	3301      	adds	r3, #1
  408824:	3401      	adds	r4, #1
  408826:	2201      	movs	r2, #1
  408828:	2b07      	cmp	r3, #7
  40882a:	9425      	str	r4, [sp, #148]	; 0x94
  40882c:	9324      	str	r3, [sp, #144]	; 0x90
  40882e:	f8c8 2004 	str.w	r2, [r8, #4]
  408832:	f300 8124 	bgt.w	408a7e <_vfprintf_r+0x1322>
  408836:	f108 0808 	add.w	r8, r8, #8
  40883a:	b929      	cbnz	r1, 408848 <_vfprintf_r+0x10ec>
  40883c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40883e:	b91b      	cbnz	r3, 408848 <_vfprintf_r+0x10ec>
  408840:	9b06      	ldr	r3, [sp, #24]
  408842:	07de      	lsls	r6, r3, #31
  408844:	f57f a98f 	bpl.w	407b66 <_vfprintf_r+0x40a>
  408848:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40884a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40884c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40884e:	f8c8 2000 	str.w	r2, [r8]
  408852:	3301      	adds	r3, #1
  408854:	4602      	mov	r2, r0
  408856:	4422      	add	r2, r4
  408858:	2b07      	cmp	r3, #7
  40885a:	9225      	str	r2, [sp, #148]	; 0x94
  40885c:	f8c8 0004 	str.w	r0, [r8, #4]
  408860:	9324      	str	r3, [sp, #144]	; 0x90
  408862:	f300 8169 	bgt.w	408b38 <_vfprintf_r+0x13dc>
  408866:	f108 0808 	add.w	r8, r8, #8
  40886a:	2900      	cmp	r1, #0
  40886c:	f2c0 8136 	blt.w	408adc <_vfprintf_r+0x1380>
  408870:	9911      	ldr	r1, [sp, #68]	; 0x44
  408872:	f8c8 7000 	str.w	r7, [r8]
  408876:	3301      	adds	r3, #1
  408878:	188c      	adds	r4, r1, r2
  40887a:	2b07      	cmp	r3, #7
  40887c:	9425      	str	r4, [sp, #148]	; 0x94
  40887e:	9324      	str	r3, [sp, #144]	; 0x90
  408880:	f8c8 1004 	str.w	r1, [r8, #4]
  408884:	f77f a96d 	ble.w	407b62 <_vfprintf_r+0x406>
  408888:	e4e0      	b.n	40824c <_vfprintf_r+0xaf0>
  40888a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40888c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40888e:	6813      	ldr	r3, [r2, #0]
  408890:	17cd      	asrs	r5, r1, #31
  408892:	4608      	mov	r0, r1
  408894:	3204      	adds	r2, #4
  408896:	4629      	mov	r1, r5
  408898:	920e      	str	r2, [sp, #56]	; 0x38
  40889a:	e9c3 0100 	strd	r0, r1, [r3]
  40889e:	f7fe bfa9 	b.w	4077f4 <_vfprintf_r+0x98>
  4088a2:	46da      	mov	sl, fp
  4088a4:	f7ff bbc4 	b.w	408030 <_vfprintf_r+0x8d4>
  4088a8:	aa23      	add	r2, sp, #140	; 0x8c
  4088aa:	990a      	ldr	r1, [sp, #40]	; 0x28
  4088ac:	9808      	ldr	r0, [sp, #32]
  4088ae:	f002 fcff 	bl	40b2b0 <__sprint_r>
  4088b2:	2800      	cmp	r0, #0
  4088b4:	f47f acdc 	bne.w	408270 <_vfprintf_r+0xb14>
  4088b8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4088ba:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4088be:	f7ff bbfd 	b.w	4080bc <_vfprintf_r+0x960>
  4088c2:	4638      	mov	r0, r7
  4088c4:	9409      	str	r4, [sp, #36]	; 0x24
  4088c6:	f7fe fedb 	bl	407680 <strlen>
  4088ca:	950e      	str	r5, [sp, #56]	; 0x38
  4088cc:	900d      	str	r0, [sp, #52]	; 0x34
  4088ce:	f8cd b018 	str.w	fp, [sp, #24]
  4088d2:	4603      	mov	r3, r0
  4088d4:	f7ff ba36 	b.w	407d44 <_vfprintf_r+0x5e8>
  4088d8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4088dc:	2300      	movs	r3, #0
  4088de:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4088e2:	9309      	str	r3, [sp, #36]	; 0x24
  4088e4:	f7ff b86f 	b.w	4079c6 <_vfprintf_r+0x26a>
  4088e8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4088ea:	9310      	str	r3, [sp, #64]	; 0x40
  4088ec:	461a      	mov	r2, r3
  4088ee:	3303      	adds	r3, #3
  4088f0:	db04      	blt.n	4088fc <_vfprintf_r+0x11a0>
  4088f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4088f4:	4619      	mov	r1, r3
  4088f6:	4291      	cmp	r1, r2
  4088f8:	f6bf af45 	bge.w	408786 <_vfprintf_r+0x102a>
  4088fc:	3e02      	subs	r6, #2
  4088fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408900:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  408904:	3b01      	subs	r3, #1
  408906:	2b00      	cmp	r3, #0
  408908:	931d      	str	r3, [sp, #116]	; 0x74
  40890a:	bfbd      	ittte	lt
  40890c:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  40890e:	f1c3 0301 	rsblt	r3, r3, #1
  408912:	222d      	movlt	r2, #45	; 0x2d
  408914:	222b      	movge	r2, #43	; 0x2b
  408916:	2b09      	cmp	r3, #9
  408918:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40891c:	f340 813e 	ble.w	408b9c <_vfprintf_r+0x1440>
  408920:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  408924:	4620      	mov	r0, r4
  408926:	4d73      	ldr	r5, [pc, #460]	; (408af4 <_vfprintf_r+0x1398>)
  408928:	e000      	b.n	40892c <_vfprintf_r+0x11d0>
  40892a:	4610      	mov	r0, r2
  40892c:	fb85 1203 	smull	r1, r2, r5, r3
  408930:	17d9      	asrs	r1, r3, #31
  408932:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  408936:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40893a:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40893e:	3230      	adds	r2, #48	; 0x30
  408940:	2909      	cmp	r1, #9
  408942:	f800 2c01 	strb.w	r2, [r0, #-1]
  408946:	460b      	mov	r3, r1
  408948:	f100 32ff 	add.w	r2, r0, #4294967295
  40894c:	dced      	bgt.n	40892a <_vfprintf_r+0x11ce>
  40894e:	3330      	adds	r3, #48	; 0x30
  408950:	3802      	subs	r0, #2
  408952:	b2d9      	uxtb	r1, r3
  408954:	4284      	cmp	r4, r0
  408956:	f802 1c01 	strb.w	r1, [r2, #-1]
  40895a:	f240 8190 	bls.w	408c7e <_vfprintf_r+0x1522>
  40895e:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  408962:	4613      	mov	r3, r2
  408964:	e001      	b.n	40896a <_vfprintf_r+0x120e>
  408966:	f813 1b01 	ldrb.w	r1, [r3], #1
  40896a:	f800 1b01 	strb.w	r1, [r0], #1
  40896e:	42a3      	cmp	r3, r4
  408970:	d1f9      	bne.n	408966 <_vfprintf_r+0x120a>
  408972:	3301      	adds	r3, #1
  408974:	1a9b      	subs	r3, r3, r2
  408976:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40897a:	4413      	add	r3, r2
  40897c:	aa1f      	add	r2, sp, #124	; 0x7c
  40897e:	1a9b      	subs	r3, r3, r2
  408980:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408982:	9319      	str	r3, [sp, #100]	; 0x64
  408984:	2a01      	cmp	r2, #1
  408986:	4413      	add	r3, r2
  408988:	930d      	str	r3, [sp, #52]	; 0x34
  40898a:	f340 8145 	ble.w	408c18 <_vfprintf_r+0x14bc>
  40898e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408990:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408992:	4413      	add	r3, r2
  408994:	930d      	str	r3, [sp, #52]	; 0x34
  408996:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40899a:	9307      	str	r3, [sp, #28]
  40899c:	2300      	movs	r3, #0
  40899e:	9310      	str	r3, [sp, #64]	; 0x40
  4089a0:	e700      	b.n	4087a4 <_vfprintf_r+0x1048>
  4089a2:	aa23      	add	r2, sp, #140	; 0x8c
  4089a4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4089a6:	9808      	ldr	r0, [sp, #32]
  4089a8:	f002 fc82 	bl	40b2b0 <__sprint_r>
  4089ac:	2800      	cmp	r0, #0
  4089ae:	f47f ac5f 	bne.w	408270 <_vfprintf_r+0xb14>
  4089b2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4089b4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4089b8:	e4d1      	b.n	40835e <_vfprintf_r+0xc02>
  4089ba:	4623      	mov	r3, r4
  4089bc:	e6d5      	b.n	40876a <_vfprintf_r+0x100e>
  4089be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4089c0:	9710      	str	r7, [sp, #64]	; 0x40
  4089c2:	2b06      	cmp	r3, #6
  4089c4:	bf28      	it	cs
  4089c6:	2306      	movcs	r3, #6
  4089c8:	9709      	str	r7, [sp, #36]	; 0x24
  4089ca:	46ba      	mov	sl, r7
  4089cc:	9307      	str	r3, [sp, #28]
  4089ce:	950e      	str	r5, [sp, #56]	; 0x38
  4089d0:	f8cd b018 	str.w	fp, [sp, #24]
  4089d4:	930d      	str	r3, [sp, #52]	; 0x34
  4089d6:	4f48      	ldr	r7, [pc, #288]	; (408af8 <_vfprintf_r+0x139c>)
  4089d8:	f7fe bff2 	b.w	4079c0 <_vfprintf_r+0x264>
  4089dc:	aa23      	add	r2, sp, #140	; 0x8c
  4089de:	990a      	ldr	r1, [sp, #40]	; 0x28
  4089e0:	9808      	ldr	r0, [sp, #32]
  4089e2:	f002 fc65 	bl	40b2b0 <__sprint_r>
  4089e6:	2800      	cmp	r0, #0
  4089e8:	f47f ac42 	bne.w	408270 <_vfprintf_r+0xb14>
  4089ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4089ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4089f0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4089f2:	1ad3      	subs	r3, r2, r3
  4089f4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4089f8:	e5b6      	b.n	408568 <_vfprintf_r+0xe0c>
  4089fa:	46a2      	mov	sl, r4
  4089fc:	f7ff bb18 	b.w	408030 <_vfprintf_r+0x8d4>
  408a00:	a821      	add	r0, sp, #132	; 0x84
  408a02:	a91e      	add	r1, sp, #120	; 0x78
  408a04:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408a06:	9004      	str	r0, [sp, #16]
  408a08:	9103      	str	r1, [sp, #12]
  408a0a:	a81d      	add	r0, sp, #116	; 0x74
  408a0c:	2103      	movs	r1, #3
  408a0e:	9002      	str	r0, [sp, #8]
  408a10:	9a07      	ldr	r2, [sp, #28]
  408a12:	9501      	str	r5, [sp, #4]
  408a14:	4653      	mov	r3, sl
  408a16:	9100      	str	r1, [sp, #0]
  408a18:	9808      	ldr	r0, [sp, #32]
  408a1a:	f000 fa95 	bl	408f48 <_dtoa_r>
  408a1e:	4607      	mov	r7, r0
  408a20:	1944      	adds	r4, r0, r5
  408a22:	783b      	ldrb	r3, [r7, #0]
  408a24:	2b30      	cmp	r3, #48	; 0x30
  408a26:	f000 80ca 	beq.w	408bbe <_vfprintf_r+0x1462>
  408a2a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  408a2c:	442c      	add	r4, r5
  408a2e:	e689      	b.n	408744 <_vfprintf_r+0xfe8>
  408a30:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408a32:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408a34:	4413      	add	r3, r2
  408a36:	9a10      	ldr	r2, [sp, #64]	; 0x40
  408a38:	930d      	str	r3, [sp, #52]	; 0x34
  408a3a:	2a00      	cmp	r2, #0
  408a3c:	f340 80e4 	ble.w	408c08 <_vfprintf_r+0x14ac>
  408a40:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408a44:	9307      	str	r3, [sp, #28]
  408a46:	2667      	movs	r6, #103	; 0x67
  408a48:	e6ac      	b.n	4087a4 <_vfprintf_r+0x1048>
  408a4a:	2b00      	cmp	r3, #0
  408a4c:	f340 80fb 	ble.w	408c46 <_vfprintf_r+0x14ea>
  408a50:	9a09      	ldr	r2, [sp, #36]	; 0x24
  408a52:	2a00      	cmp	r2, #0
  408a54:	f040 80ce 	bne.w	408bf4 <_vfprintf_r+0x1498>
  408a58:	f01b 0f01 	tst.w	fp, #1
  408a5c:	f040 80ca 	bne.w	408bf4 <_vfprintf_r+0x1498>
  408a60:	9307      	str	r3, [sp, #28]
  408a62:	930d      	str	r3, [sp, #52]	; 0x34
  408a64:	e69e      	b.n	4087a4 <_vfprintf_r+0x1048>
  408a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408a68:	9307      	str	r3, [sp, #28]
  408a6a:	930d      	str	r3, [sp, #52]	; 0x34
  408a6c:	9009      	str	r0, [sp, #36]	; 0x24
  408a6e:	950e      	str	r5, [sp, #56]	; 0x38
  408a70:	f8cd b018 	str.w	fp, [sp, #24]
  408a74:	9010      	str	r0, [sp, #64]	; 0x40
  408a76:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  408a7a:	f7fe bfa1 	b.w	4079c0 <_vfprintf_r+0x264>
  408a7e:	aa23      	add	r2, sp, #140	; 0x8c
  408a80:	990a      	ldr	r1, [sp, #40]	; 0x28
  408a82:	9808      	ldr	r0, [sp, #32]
  408a84:	f002 fc14 	bl	40b2b0 <__sprint_r>
  408a88:	2800      	cmp	r0, #0
  408a8a:	f47f abf1 	bne.w	408270 <_vfprintf_r+0xb14>
  408a8e:	991d      	ldr	r1, [sp, #116]	; 0x74
  408a90:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408a92:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408a96:	e6d0      	b.n	40883a <_vfprintf_r+0x10de>
  408a98:	2e47      	cmp	r6, #71	; 0x47
  408a9a:	f47f ae52 	bne.w	408742 <_vfprintf_r+0xfe6>
  408a9e:	f01b 0f01 	tst.w	fp, #1
  408aa2:	f000 80da 	beq.w	408c5a <_vfprintf_r+0x14fe>
  408aa6:	2e46      	cmp	r6, #70	; 0x46
  408aa8:	eb07 0405 	add.w	r4, r7, r5
  408aac:	d0b9      	beq.n	408a22 <_vfprintf_r+0x12c6>
  408aae:	e649      	b.n	408744 <_vfprintf_r+0xfe8>
  408ab0:	a821      	add	r0, sp, #132	; 0x84
  408ab2:	a91e      	add	r1, sp, #120	; 0x78
  408ab4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408ab6:	9004      	str	r0, [sp, #16]
  408ab8:	9103      	str	r1, [sp, #12]
  408aba:	a81d      	add	r0, sp, #116	; 0x74
  408abc:	2103      	movs	r1, #3
  408abe:	9002      	str	r0, [sp, #8]
  408ac0:	9a07      	ldr	r2, [sp, #28]
  408ac2:	9401      	str	r4, [sp, #4]
  408ac4:	4653      	mov	r3, sl
  408ac6:	9100      	str	r1, [sp, #0]
  408ac8:	9808      	ldr	r0, [sp, #32]
  408aca:	f000 fa3d 	bl	408f48 <_dtoa_r>
  408ace:	4625      	mov	r5, r4
  408ad0:	4607      	mov	r7, r0
  408ad2:	e7e8      	b.n	408aa6 <_vfprintf_r+0x134a>
  408ad4:	2300      	movs	r3, #0
  408ad6:	9309      	str	r3, [sp, #36]	; 0x24
  408ad8:	f7fe bec1 	b.w	40785e <_vfprintf_r+0x102>
  408adc:	424e      	negs	r6, r1
  408ade:	3110      	adds	r1, #16
  408ae0:	4d06      	ldr	r5, [pc, #24]	; (408afc <_vfprintf_r+0x13a0>)
  408ae2:	da43      	bge.n	408b6c <_vfprintf_r+0x1410>
  408ae4:	2410      	movs	r4, #16
  408ae6:	f8dd a020 	ldr.w	sl, [sp, #32]
  408aea:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  408aee:	e00c      	b.n	408b0a <_vfprintf_r+0x13ae>
  408af0:	0040be60 	.word	0x0040be60
  408af4:	66666667 	.word	0x66666667
  408af8:	0040be58 	.word	0x0040be58
  408afc:	0040be74 	.word	0x0040be74
  408b00:	f108 0808 	add.w	r8, r8, #8
  408b04:	3e10      	subs	r6, #16
  408b06:	2e10      	cmp	r6, #16
  408b08:	dd30      	ble.n	408b6c <_vfprintf_r+0x1410>
  408b0a:	3301      	adds	r3, #1
  408b0c:	3210      	adds	r2, #16
  408b0e:	2b07      	cmp	r3, #7
  408b10:	9225      	str	r2, [sp, #148]	; 0x94
  408b12:	9324      	str	r3, [sp, #144]	; 0x90
  408b14:	f8c8 5000 	str.w	r5, [r8]
  408b18:	f8c8 4004 	str.w	r4, [r8, #4]
  408b1c:	ddf0      	ble.n	408b00 <_vfprintf_r+0x13a4>
  408b1e:	aa23      	add	r2, sp, #140	; 0x8c
  408b20:	4659      	mov	r1, fp
  408b22:	4650      	mov	r0, sl
  408b24:	f002 fbc4 	bl	40b2b0 <__sprint_r>
  408b28:	2800      	cmp	r0, #0
  408b2a:	f47f aeba 	bne.w	4088a2 <_vfprintf_r+0x1146>
  408b2e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408b30:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408b32:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408b36:	e7e5      	b.n	408b04 <_vfprintf_r+0x13a8>
  408b38:	aa23      	add	r2, sp, #140	; 0x8c
  408b3a:	990a      	ldr	r1, [sp, #40]	; 0x28
  408b3c:	9808      	ldr	r0, [sp, #32]
  408b3e:	f002 fbb7 	bl	40b2b0 <__sprint_r>
  408b42:	2800      	cmp	r0, #0
  408b44:	f47f ab94 	bne.w	408270 <_vfprintf_r+0xb14>
  408b48:	991d      	ldr	r1, [sp, #116]	; 0x74
  408b4a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408b4c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408b4e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408b52:	e68a      	b.n	40886a <_vfprintf_r+0x110e>
  408b54:	9808      	ldr	r0, [sp, #32]
  408b56:	aa23      	add	r2, sp, #140	; 0x8c
  408b58:	4651      	mov	r1, sl
  408b5a:	f002 fba9 	bl	40b2b0 <__sprint_r>
  408b5e:	2800      	cmp	r0, #0
  408b60:	f43f aa64 	beq.w	40802c <_vfprintf_r+0x8d0>
  408b64:	f7ff ba64 	b.w	408030 <_vfprintf_r+0x8d4>
  408b68:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408b6a:	e5fe      	b.n	40876a <_vfprintf_r+0x100e>
  408b6c:	3301      	adds	r3, #1
  408b6e:	4432      	add	r2, r6
  408b70:	2b07      	cmp	r3, #7
  408b72:	e888 0060 	stmia.w	r8, {r5, r6}
  408b76:	9225      	str	r2, [sp, #148]	; 0x94
  408b78:	9324      	str	r3, [sp, #144]	; 0x90
  408b7a:	f108 0808 	add.w	r8, r8, #8
  408b7e:	f77f ae77 	ble.w	408870 <_vfprintf_r+0x1114>
  408b82:	aa23      	add	r2, sp, #140	; 0x8c
  408b84:	990a      	ldr	r1, [sp, #40]	; 0x28
  408b86:	9808      	ldr	r0, [sp, #32]
  408b88:	f002 fb92 	bl	40b2b0 <__sprint_r>
  408b8c:	2800      	cmp	r0, #0
  408b8e:	f47f ab6f 	bne.w	408270 <_vfprintf_r+0xb14>
  408b92:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408b94:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408b96:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408b9a:	e669      	b.n	408870 <_vfprintf_r+0x1114>
  408b9c:	3330      	adds	r3, #48	; 0x30
  408b9e:	2230      	movs	r2, #48	; 0x30
  408ba0:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  408ba4:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  408ba8:	ab20      	add	r3, sp, #128	; 0x80
  408baa:	e6e7      	b.n	40897c <_vfprintf_r+0x1220>
  408bac:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408bae:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408bb0:	4413      	add	r3, r2
  408bb2:	930d      	str	r3, [sp, #52]	; 0x34
  408bb4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408bb8:	9307      	str	r3, [sp, #28]
  408bba:	2667      	movs	r6, #103	; 0x67
  408bbc:	e5f2      	b.n	4087a4 <_vfprintf_r+0x1048>
  408bbe:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408bc0:	9807      	ldr	r0, [sp, #28]
  408bc2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408bc4:	4651      	mov	r1, sl
  408bc6:	f7fd fafb 	bl	4061c0 <__aeabi_dcmpeq>
  408bca:	2800      	cmp	r0, #0
  408bcc:	f47f af2d 	bne.w	408a2a <_vfprintf_r+0x12ce>
  408bd0:	f1c5 0501 	rsb	r5, r5, #1
  408bd4:	951d      	str	r5, [sp, #116]	; 0x74
  408bd6:	442c      	add	r4, r5
  408bd8:	e5b4      	b.n	408744 <_vfprintf_r+0xfe8>
  408bda:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408bdc:	4f33      	ldr	r7, [pc, #204]	; (408cac <_vfprintf_r+0x1550>)
  408bde:	2b00      	cmp	r3, #0
  408be0:	bfb6      	itet	lt
  408be2:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  408be6:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  408bea:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  408bee:	4b30      	ldr	r3, [pc, #192]	; (408cb0 <_vfprintf_r+0x1554>)
  408bf0:	f7ff b9d1 	b.w	407f96 <_vfprintf_r+0x83a>
  408bf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408bf6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408bf8:	4413      	add	r3, r2
  408bfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
  408bfc:	441a      	add	r2, r3
  408bfe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  408c02:	920d      	str	r2, [sp, #52]	; 0x34
  408c04:	9307      	str	r3, [sp, #28]
  408c06:	e5cd      	b.n	4087a4 <_vfprintf_r+0x1048>
  408c08:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408c0a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  408c0c:	f1c3 0301 	rsb	r3, r3, #1
  408c10:	441a      	add	r2, r3
  408c12:	4613      	mov	r3, r2
  408c14:	920d      	str	r2, [sp, #52]	; 0x34
  408c16:	e713      	b.n	408a40 <_vfprintf_r+0x12e4>
  408c18:	f01b 0301 	ands.w	r3, fp, #1
  408c1c:	9310      	str	r3, [sp, #64]	; 0x40
  408c1e:	f47f aeb6 	bne.w	40898e <_vfprintf_r+0x1232>
  408c22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408c24:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408c28:	9307      	str	r3, [sp, #28]
  408c2a:	e5bb      	b.n	4087a4 <_vfprintf_r+0x1048>
  408c2c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  408c2e:	f899 6001 	ldrb.w	r6, [r9, #1]
  408c32:	6823      	ldr	r3, [r4, #0]
  408c34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  408c38:	9309      	str	r3, [sp, #36]	; 0x24
  408c3a:	4623      	mov	r3, r4
  408c3c:	3304      	adds	r3, #4
  408c3e:	4681      	mov	r9, r0
  408c40:	930e      	str	r3, [sp, #56]	; 0x38
  408c42:	f7fe be0a 	b.w	40785a <_vfprintf_r+0xfe>
  408c46:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408c48:	b913      	cbnz	r3, 408c50 <_vfprintf_r+0x14f4>
  408c4a:	f01b 0f01 	tst.w	fp, #1
  408c4e:	d002      	beq.n	408c56 <_vfprintf_r+0x14fa>
  408c50:	9b14      	ldr	r3, [sp, #80]	; 0x50
  408c52:	3301      	adds	r3, #1
  408c54:	e7d1      	b.n	408bfa <_vfprintf_r+0x149e>
  408c56:	2301      	movs	r3, #1
  408c58:	e702      	b.n	408a60 <_vfprintf_r+0x1304>
  408c5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408c5c:	1bdb      	subs	r3, r3, r7
  408c5e:	9311      	str	r3, [sp, #68]	; 0x44
  408c60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408c62:	2b47      	cmp	r3, #71	; 0x47
  408c64:	f43f ae40 	beq.w	4088e8 <_vfprintf_r+0x118c>
  408c68:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408c6a:	9310      	str	r3, [sp, #64]	; 0x40
  408c6c:	e647      	b.n	4088fe <_vfprintf_r+0x11a2>
  408c6e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408c72:	f7ff b81d 	b.w	407cb0 <_vfprintf_r+0x554>
  408c76:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408c7a:	f7ff b918 	b.w	407eae <_vfprintf_r+0x752>
  408c7e:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  408c82:	e67b      	b.n	40897c <_vfprintf_r+0x1220>
  408c84:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408c88:	f7ff b866 	b.w	407d58 <_vfprintf_r+0x5fc>
  408c8c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408c90:	f7ff b9ac 	b.w	407fec <_vfprintf_r+0x890>
  408c94:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408c98:	f7ff b934 	b.w	407f04 <_vfprintf_r+0x7a8>
  408c9c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408ca0:	f7ff b8b0 	b.w	407e04 <_vfprintf_r+0x6a8>
  408ca4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408ca8:	f7ff b945 	b.w	407f36 <_vfprintf_r+0x7da>
  408cac:	0040be2c 	.word	0x0040be2c
  408cb0:	0040be28 	.word	0x0040be28

00408cb4 <__sbprintf>:
  408cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408cb8:	460c      	mov	r4, r1
  408cba:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  408cbe:	8989      	ldrh	r1, [r1, #12]
  408cc0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  408cc2:	89e5      	ldrh	r5, [r4, #14]
  408cc4:	9619      	str	r6, [sp, #100]	; 0x64
  408cc6:	f021 0102 	bic.w	r1, r1, #2
  408cca:	4606      	mov	r6, r0
  408ccc:	69e0      	ldr	r0, [r4, #28]
  408cce:	f8ad 100c 	strh.w	r1, [sp, #12]
  408cd2:	4617      	mov	r7, r2
  408cd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
  408cd8:	6a62      	ldr	r2, [r4, #36]	; 0x24
  408cda:	f8ad 500e 	strh.w	r5, [sp, #14]
  408cde:	4698      	mov	r8, r3
  408ce0:	ad1a      	add	r5, sp, #104	; 0x68
  408ce2:	2300      	movs	r3, #0
  408ce4:	9007      	str	r0, [sp, #28]
  408ce6:	a816      	add	r0, sp, #88	; 0x58
  408ce8:	9209      	str	r2, [sp, #36]	; 0x24
  408cea:	9306      	str	r3, [sp, #24]
  408cec:	9500      	str	r5, [sp, #0]
  408cee:	9504      	str	r5, [sp, #16]
  408cf0:	9102      	str	r1, [sp, #8]
  408cf2:	9105      	str	r1, [sp, #20]
  408cf4:	f001 fc82 	bl	40a5fc <__retarget_lock_init_recursive>
  408cf8:	4643      	mov	r3, r8
  408cfa:	463a      	mov	r2, r7
  408cfc:	4669      	mov	r1, sp
  408cfe:	4630      	mov	r0, r6
  408d00:	f7fe fd2c 	bl	40775c <_vfprintf_r>
  408d04:	1e05      	subs	r5, r0, #0
  408d06:	db07      	blt.n	408d18 <__sbprintf+0x64>
  408d08:	4630      	mov	r0, r6
  408d0a:	4669      	mov	r1, sp
  408d0c:	f001 f8e6 	bl	409edc <_fflush_r>
  408d10:	2800      	cmp	r0, #0
  408d12:	bf18      	it	ne
  408d14:	f04f 35ff 	movne.w	r5, #4294967295
  408d18:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  408d1c:	065b      	lsls	r3, r3, #25
  408d1e:	d503      	bpl.n	408d28 <__sbprintf+0x74>
  408d20:	89a3      	ldrh	r3, [r4, #12]
  408d22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408d26:	81a3      	strh	r3, [r4, #12]
  408d28:	9816      	ldr	r0, [sp, #88]	; 0x58
  408d2a:	f001 fc69 	bl	40a600 <__retarget_lock_close_recursive>
  408d2e:	4628      	mov	r0, r5
  408d30:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  408d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00408d38 <__swsetup_r>:
  408d38:	b538      	push	{r3, r4, r5, lr}
  408d3a:	4b30      	ldr	r3, [pc, #192]	; (408dfc <__swsetup_r+0xc4>)
  408d3c:	681b      	ldr	r3, [r3, #0]
  408d3e:	4605      	mov	r5, r0
  408d40:	460c      	mov	r4, r1
  408d42:	b113      	cbz	r3, 408d4a <__swsetup_r+0x12>
  408d44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  408d46:	2a00      	cmp	r2, #0
  408d48:	d038      	beq.n	408dbc <__swsetup_r+0x84>
  408d4a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408d4e:	b293      	uxth	r3, r2
  408d50:	0718      	lsls	r0, r3, #28
  408d52:	d50c      	bpl.n	408d6e <__swsetup_r+0x36>
  408d54:	6920      	ldr	r0, [r4, #16]
  408d56:	b1a8      	cbz	r0, 408d84 <__swsetup_r+0x4c>
  408d58:	f013 0201 	ands.w	r2, r3, #1
  408d5c:	d01e      	beq.n	408d9c <__swsetup_r+0x64>
  408d5e:	6963      	ldr	r3, [r4, #20]
  408d60:	2200      	movs	r2, #0
  408d62:	425b      	negs	r3, r3
  408d64:	61a3      	str	r3, [r4, #24]
  408d66:	60a2      	str	r2, [r4, #8]
  408d68:	b1f0      	cbz	r0, 408da8 <__swsetup_r+0x70>
  408d6a:	2000      	movs	r0, #0
  408d6c:	bd38      	pop	{r3, r4, r5, pc}
  408d6e:	06d9      	lsls	r1, r3, #27
  408d70:	d53c      	bpl.n	408dec <__swsetup_r+0xb4>
  408d72:	0758      	lsls	r0, r3, #29
  408d74:	d426      	bmi.n	408dc4 <__swsetup_r+0x8c>
  408d76:	6920      	ldr	r0, [r4, #16]
  408d78:	f042 0308 	orr.w	r3, r2, #8
  408d7c:	81a3      	strh	r3, [r4, #12]
  408d7e:	b29b      	uxth	r3, r3
  408d80:	2800      	cmp	r0, #0
  408d82:	d1e9      	bne.n	408d58 <__swsetup_r+0x20>
  408d84:	f403 7220 	and.w	r2, r3, #640	; 0x280
  408d88:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  408d8c:	d0e4      	beq.n	408d58 <__swsetup_r+0x20>
  408d8e:	4628      	mov	r0, r5
  408d90:	4621      	mov	r1, r4
  408d92:	f001 fc69 	bl	40a668 <__smakebuf_r>
  408d96:	89a3      	ldrh	r3, [r4, #12]
  408d98:	6920      	ldr	r0, [r4, #16]
  408d9a:	e7dd      	b.n	408d58 <__swsetup_r+0x20>
  408d9c:	0799      	lsls	r1, r3, #30
  408d9e:	bf58      	it	pl
  408da0:	6962      	ldrpl	r2, [r4, #20]
  408da2:	60a2      	str	r2, [r4, #8]
  408da4:	2800      	cmp	r0, #0
  408da6:	d1e0      	bne.n	408d6a <__swsetup_r+0x32>
  408da8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408dac:	061a      	lsls	r2, r3, #24
  408dae:	d5dd      	bpl.n	408d6c <__swsetup_r+0x34>
  408db0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408db4:	81a3      	strh	r3, [r4, #12]
  408db6:	f04f 30ff 	mov.w	r0, #4294967295
  408dba:	bd38      	pop	{r3, r4, r5, pc}
  408dbc:	4618      	mov	r0, r3
  408dbe:	f001 f8e5 	bl	409f8c <__sinit>
  408dc2:	e7c2      	b.n	408d4a <__swsetup_r+0x12>
  408dc4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408dc6:	b151      	cbz	r1, 408dde <__swsetup_r+0xa6>
  408dc8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408dcc:	4299      	cmp	r1, r3
  408dce:	d004      	beq.n	408dda <__swsetup_r+0xa2>
  408dd0:	4628      	mov	r0, r5
  408dd2:	f001 f97d 	bl	40a0d0 <_free_r>
  408dd6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408dda:	2300      	movs	r3, #0
  408ddc:	6323      	str	r3, [r4, #48]	; 0x30
  408dde:	2300      	movs	r3, #0
  408de0:	6920      	ldr	r0, [r4, #16]
  408de2:	6063      	str	r3, [r4, #4]
  408de4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  408de8:	6020      	str	r0, [r4, #0]
  408dea:	e7c5      	b.n	408d78 <__swsetup_r+0x40>
  408dec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  408df0:	2309      	movs	r3, #9
  408df2:	602b      	str	r3, [r5, #0]
  408df4:	f04f 30ff 	mov.w	r0, #4294967295
  408df8:	81a2      	strh	r2, [r4, #12]
  408dfa:	bd38      	pop	{r3, r4, r5, pc}
  408dfc:	20400018 	.word	0x20400018

00408e00 <register_fini>:
  408e00:	4b02      	ldr	r3, [pc, #8]	; (408e0c <register_fini+0xc>)
  408e02:	b113      	cbz	r3, 408e0a <register_fini+0xa>
  408e04:	4802      	ldr	r0, [pc, #8]	; (408e10 <register_fini+0x10>)
  408e06:	f000 b805 	b.w	408e14 <atexit>
  408e0a:	4770      	bx	lr
  408e0c:	00000000 	.word	0x00000000
  408e10:	00409ffd 	.word	0x00409ffd

00408e14 <atexit>:
  408e14:	2300      	movs	r3, #0
  408e16:	4601      	mov	r1, r0
  408e18:	461a      	mov	r2, r3
  408e1a:	4618      	mov	r0, r3
  408e1c:	f002 ba68 	b.w	40b2f0 <__register_exitproc>

00408e20 <quorem>:
  408e20:	6902      	ldr	r2, [r0, #16]
  408e22:	690b      	ldr	r3, [r1, #16]
  408e24:	4293      	cmp	r3, r2
  408e26:	f300 808d 	bgt.w	408f44 <quorem+0x124>
  408e2a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408e2e:	f103 38ff 	add.w	r8, r3, #4294967295
  408e32:	f101 0714 	add.w	r7, r1, #20
  408e36:	f100 0b14 	add.w	fp, r0, #20
  408e3a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  408e3e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  408e42:	ea4f 0488 	mov.w	r4, r8, lsl #2
  408e46:	b083      	sub	sp, #12
  408e48:	3201      	adds	r2, #1
  408e4a:	fbb3 f9f2 	udiv	r9, r3, r2
  408e4e:	eb0b 0304 	add.w	r3, fp, r4
  408e52:	9400      	str	r4, [sp, #0]
  408e54:	eb07 0a04 	add.w	sl, r7, r4
  408e58:	9301      	str	r3, [sp, #4]
  408e5a:	f1b9 0f00 	cmp.w	r9, #0
  408e5e:	d039      	beq.n	408ed4 <quorem+0xb4>
  408e60:	2500      	movs	r5, #0
  408e62:	462e      	mov	r6, r5
  408e64:	46bc      	mov	ip, r7
  408e66:	46de      	mov	lr, fp
  408e68:	f85c 4b04 	ldr.w	r4, [ip], #4
  408e6c:	f8de 3000 	ldr.w	r3, [lr]
  408e70:	b2a2      	uxth	r2, r4
  408e72:	fb09 5502 	mla	r5, r9, r2, r5
  408e76:	0c22      	lsrs	r2, r4, #16
  408e78:	0c2c      	lsrs	r4, r5, #16
  408e7a:	fb09 4202 	mla	r2, r9, r2, r4
  408e7e:	b2ad      	uxth	r5, r5
  408e80:	1b75      	subs	r5, r6, r5
  408e82:	b296      	uxth	r6, r2
  408e84:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  408e88:	fa15 f383 	uxtah	r3, r5, r3
  408e8c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  408e90:	b29b      	uxth	r3, r3
  408e92:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  408e96:	45e2      	cmp	sl, ip
  408e98:	ea4f 4512 	mov.w	r5, r2, lsr #16
  408e9c:	f84e 3b04 	str.w	r3, [lr], #4
  408ea0:	ea4f 4626 	mov.w	r6, r6, asr #16
  408ea4:	d2e0      	bcs.n	408e68 <quorem+0x48>
  408ea6:	9b00      	ldr	r3, [sp, #0]
  408ea8:	f85b 3003 	ldr.w	r3, [fp, r3]
  408eac:	b993      	cbnz	r3, 408ed4 <quorem+0xb4>
  408eae:	9c01      	ldr	r4, [sp, #4]
  408eb0:	1f23      	subs	r3, r4, #4
  408eb2:	459b      	cmp	fp, r3
  408eb4:	d20c      	bcs.n	408ed0 <quorem+0xb0>
  408eb6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  408eba:	b94b      	cbnz	r3, 408ed0 <quorem+0xb0>
  408ebc:	f1a4 0308 	sub.w	r3, r4, #8
  408ec0:	e002      	b.n	408ec8 <quorem+0xa8>
  408ec2:	681a      	ldr	r2, [r3, #0]
  408ec4:	3b04      	subs	r3, #4
  408ec6:	b91a      	cbnz	r2, 408ed0 <quorem+0xb0>
  408ec8:	459b      	cmp	fp, r3
  408eca:	f108 38ff 	add.w	r8, r8, #4294967295
  408ece:	d3f8      	bcc.n	408ec2 <quorem+0xa2>
  408ed0:	f8c0 8010 	str.w	r8, [r0, #16]
  408ed4:	4604      	mov	r4, r0
  408ed6:	f001 fec5 	bl	40ac64 <__mcmp>
  408eda:	2800      	cmp	r0, #0
  408edc:	db2e      	blt.n	408f3c <quorem+0x11c>
  408ede:	f109 0901 	add.w	r9, r9, #1
  408ee2:	465d      	mov	r5, fp
  408ee4:	2300      	movs	r3, #0
  408ee6:	f857 1b04 	ldr.w	r1, [r7], #4
  408eea:	6828      	ldr	r0, [r5, #0]
  408eec:	b28a      	uxth	r2, r1
  408eee:	1a9a      	subs	r2, r3, r2
  408ef0:	0c0b      	lsrs	r3, r1, #16
  408ef2:	fa12 f280 	uxtah	r2, r2, r0
  408ef6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  408efa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  408efe:	b292      	uxth	r2, r2
  408f00:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408f04:	45ba      	cmp	sl, r7
  408f06:	f845 2b04 	str.w	r2, [r5], #4
  408f0a:	ea4f 4323 	mov.w	r3, r3, asr #16
  408f0e:	d2ea      	bcs.n	408ee6 <quorem+0xc6>
  408f10:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  408f14:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  408f18:	b982      	cbnz	r2, 408f3c <quorem+0x11c>
  408f1a:	1f1a      	subs	r2, r3, #4
  408f1c:	4593      	cmp	fp, r2
  408f1e:	d20b      	bcs.n	408f38 <quorem+0x118>
  408f20:	f853 2c04 	ldr.w	r2, [r3, #-4]
  408f24:	b942      	cbnz	r2, 408f38 <quorem+0x118>
  408f26:	3b08      	subs	r3, #8
  408f28:	e002      	b.n	408f30 <quorem+0x110>
  408f2a:	681a      	ldr	r2, [r3, #0]
  408f2c:	3b04      	subs	r3, #4
  408f2e:	b91a      	cbnz	r2, 408f38 <quorem+0x118>
  408f30:	459b      	cmp	fp, r3
  408f32:	f108 38ff 	add.w	r8, r8, #4294967295
  408f36:	d3f8      	bcc.n	408f2a <quorem+0x10a>
  408f38:	f8c4 8010 	str.w	r8, [r4, #16]
  408f3c:	4648      	mov	r0, r9
  408f3e:	b003      	add	sp, #12
  408f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f44:	2000      	movs	r0, #0
  408f46:	4770      	bx	lr

00408f48 <_dtoa_r>:
  408f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408f4c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  408f4e:	b09b      	sub	sp, #108	; 0x6c
  408f50:	4604      	mov	r4, r0
  408f52:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  408f54:	4692      	mov	sl, r2
  408f56:	469b      	mov	fp, r3
  408f58:	b141      	cbz	r1, 408f6c <_dtoa_r+0x24>
  408f5a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  408f5c:	604a      	str	r2, [r1, #4]
  408f5e:	2301      	movs	r3, #1
  408f60:	4093      	lsls	r3, r2
  408f62:	608b      	str	r3, [r1, #8]
  408f64:	f001 fca6 	bl	40a8b4 <_Bfree>
  408f68:	2300      	movs	r3, #0
  408f6a:	6423      	str	r3, [r4, #64]	; 0x40
  408f6c:	f1bb 0f00 	cmp.w	fp, #0
  408f70:	465d      	mov	r5, fp
  408f72:	db35      	blt.n	408fe0 <_dtoa_r+0x98>
  408f74:	2300      	movs	r3, #0
  408f76:	6033      	str	r3, [r6, #0]
  408f78:	4b9d      	ldr	r3, [pc, #628]	; (4091f0 <_dtoa_r+0x2a8>)
  408f7a:	43ab      	bics	r3, r5
  408f7c:	d015      	beq.n	408faa <_dtoa_r+0x62>
  408f7e:	4650      	mov	r0, sl
  408f80:	4659      	mov	r1, fp
  408f82:	2200      	movs	r2, #0
  408f84:	2300      	movs	r3, #0
  408f86:	f7fd f91b 	bl	4061c0 <__aeabi_dcmpeq>
  408f8a:	4680      	mov	r8, r0
  408f8c:	2800      	cmp	r0, #0
  408f8e:	d02d      	beq.n	408fec <_dtoa_r+0xa4>
  408f90:	9a26      	ldr	r2, [sp, #152]	; 0x98
  408f92:	2301      	movs	r3, #1
  408f94:	6013      	str	r3, [r2, #0]
  408f96:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408f98:	2b00      	cmp	r3, #0
  408f9a:	f000 80bd 	beq.w	409118 <_dtoa_r+0x1d0>
  408f9e:	4895      	ldr	r0, [pc, #596]	; (4091f4 <_dtoa_r+0x2ac>)
  408fa0:	6018      	str	r0, [r3, #0]
  408fa2:	3801      	subs	r0, #1
  408fa4:	b01b      	add	sp, #108	; 0x6c
  408fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408faa:	9a26      	ldr	r2, [sp, #152]	; 0x98
  408fac:	f242 730f 	movw	r3, #9999	; 0x270f
  408fb0:	6013      	str	r3, [r2, #0]
  408fb2:	f1ba 0f00 	cmp.w	sl, #0
  408fb6:	d10d      	bne.n	408fd4 <_dtoa_r+0x8c>
  408fb8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  408fbc:	b955      	cbnz	r5, 408fd4 <_dtoa_r+0x8c>
  408fbe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408fc0:	488d      	ldr	r0, [pc, #564]	; (4091f8 <_dtoa_r+0x2b0>)
  408fc2:	2b00      	cmp	r3, #0
  408fc4:	d0ee      	beq.n	408fa4 <_dtoa_r+0x5c>
  408fc6:	f100 0308 	add.w	r3, r0, #8
  408fca:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  408fcc:	6013      	str	r3, [r2, #0]
  408fce:	b01b      	add	sp, #108	; 0x6c
  408fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408fd4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408fd6:	4889      	ldr	r0, [pc, #548]	; (4091fc <_dtoa_r+0x2b4>)
  408fd8:	2b00      	cmp	r3, #0
  408fda:	d0e3      	beq.n	408fa4 <_dtoa_r+0x5c>
  408fdc:	1cc3      	adds	r3, r0, #3
  408fde:	e7f4      	b.n	408fca <_dtoa_r+0x82>
  408fe0:	2301      	movs	r3, #1
  408fe2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  408fe6:	6033      	str	r3, [r6, #0]
  408fe8:	46ab      	mov	fp, r5
  408fea:	e7c5      	b.n	408f78 <_dtoa_r+0x30>
  408fec:	aa18      	add	r2, sp, #96	; 0x60
  408fee:	ab19      	add	r3, sp, #100	; 0x64
  408ff0:	9201      	str	r2, [sp, #4]
  408ff2:	9300      	str	r3, [sp, #0]
  408ff4:	4652      	mov	r2, sl
  408ff6:	465b      	mov	r3, fp
  408ff8:	4620      	mov	r0, r4
  408ffa:	f001 fed3 	bl	40ada4 <__d2b>
  408ffe:	0d2b      	lsrs	r3, r5, #20
  409000:	4681      	mov	r9, r0
  409002:	d071      	beq.n	4090e8 <_dtoa_r+0x1a0>
  409004:	f3cb 0213 	ubfx	r2, fp, #0, #20
  409008:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40900c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40900e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  409012:	4650      	mov	r0, sl
  409014:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  409018:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40901c:	2200      	movs	r2, #0
  40901e:	4b78      	ldr	r3, [pc, #480]	; (409200 <_dtoa_r+0x2b8>)
  409020:	f7fc fcb2 	bl	405988 <__aeabi_dsub>
  409024:	a36c      	add	r3, pc, #432	; (adr r3, 4091d8 <_dtoa_r+0x290>)
  409026:	e9d3 2300 	ldrd	r2, r3, [r3]
  40902a:	f7fc fe61 	bl	405cf0 <__aeabi_dmul>
  40902e:	a36c      	add	r3, pc, #432	; (adr r3, 4091e0 <_dtoa_r+0x298>)
  409030:	e9d3 2300 	ldrd	r2, r3, [r3]
  409034:	f7fc fcaa 	bl	40598c <__adddf3>
  409038:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40903c:	4630      	mov	r0, r6
  40903e:	f7fc fdf1 	bl	405c24 <__aeabi_i2d>
  409042:	a369      	add	r3, pc, #420	; (adr r3, 4091e8 <_dtoa_r+0x2a0>)
  409044:	e9d3 2300 	ldrd	r2, r3, [r3]
  409048:	f7fc fe52 	bl	405cf0 <__aeabi_dmul>
  40904c:	4602      	mov	r2, r0
  40904e:	460b      	mov	r3, r1
  409050:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  409054:	f7fc fc9a 	bl	40598c <__adddf3>
  409058:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40905c:	f002 fbd8 	bl	40b810 <__aeabi_d2iz>
  409060:	2200      	movs	r2, #0
  409062:	9002      	str	r0, [sp, #8]
  409064:	2300      	movs	r3, #0
  409066:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40906a:	f7fd f8b3 	bl	4061d4 <__aeabi_dcmplt>
  40906e:	2800      	cmp	r0, #0
  409070:	f040 8173 	bne.w	40935a <_dtoa_r+0x412>
  409074:	9d02      	ldr	r5, [sp, #8]
  409076:	2d16      	cmp	r5, #22
  409078:	f200 815d 	bhi.w	409336 <_dtoa_r+0x3ee>
  40907c:	4b61      	ldr	r3, [pc, #388]	; (409204 <_dtoa_r+0x2bc>)
  40907e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  409082:	e9d3 0100 	ldrd	r0, r1, [r3]
  409086:	4652      	mov	r2, sl
  409088:	465b      	mov	r3, fp
  40908a:	f7fd f8c1 	bl	406210 <__aeabi_dcmpgt>
  40908e:	2800      	cmp	r0, #0
  409090:	f000 81c5 	beq.w	40941e <_dtoa_r+0x4d6>
  409094:	1e6b      	subs	r3, r5, #1
  409096:	9302      	str	r3, [sp, #8]
  409098:	2300      	movs	r3, #0
  40909a:	930e      	str	r3, [sp, #56]	; 0x38
  40909c:	1bbf      	subs	r7, r7, r6
  40909e:	1e7b      	subs	r3, r7, #1
  4090a0:	9306      	str	r3, [sp, #24]
  4090a2:	f100 8154 	bmi.w	40934e <_dtoa_r+0x406>
  4090a6:	2300      	movs	r3, #0
  4090a8:	9308      	str	r3, [sp, #32]
  4090aa:	9b02      	ldr	r3, [sp, #8]
  4090ac:	2b00      	cmp	r3, #0
  4090ae:	f2c0 8145 	blt.w	40933c <_dtoa_r+0x3f4>
  4090b2:	9a06      	ldr	r2, [sp, #24]
  4090b4:	930d      	str	r3, [sp, #52]	; 0x34
  4090b6:	4611      	mov	r1, r2
  4090b8:	4419      	add	r1, r3
  4090ba:	2300      	movs	r3, #0
  4090bc:	9106      	str	r1, [sp, #24]
  4090be:	930c      	str	r3, [sp, #48]	; 0x30
  4090c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4090c2:	2b09      	cmp	r3, #9
  4090c4:	d82a      	bhi.n	40911c <_dtoa_r+0x1d4>
  4090c6:	2b05      	cmp	r3, #5
  4090c8:	f340 865b 	ble.w	409d82 <_dtoa_r+0xe3a>
  4090cc:	3b04      	subs	r3, #4
  4090ce:	9324      	str	r3, [sp, #144]	; 0x90
  4090d0:	2500      	movs	r5, #0
  4090d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4090d4:	3b02      	subs	r3, #2
  4090d6:	2b03      	cmp	r3, #3
  4090d8:	f200 8642 	bhi.w	409d60 <_dtoa_r+0xe18>
  4090dc:	e8df f013 	tbh	[pc, r3, lsl #1]
  4090e0:	02c903d4 	.word	0x02c903d4
  4090e4:	046103df 	.word	0x046103df
  4090e8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4090ea:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4090ec:	443e      	add	r6, r7
  4090ee:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4090f2:	2b20      	cmp	r3, #32
  4090f4:	f340 818e 	ble.w	409414 <_dtoa_r+0x4cc>
  4090f8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4090fc:	f206 4012 	addw	r0, r6, #1042	; 0x412
  409100:	409d      	lsls	r5, r3
  409102:	fa2a f000 	lsr.w	r0, sl, r0
  409106:	4328      	orrs	r0, r5
  409108:	f7fc fd7c 	bl	405c04 <__aeabi_ui2d>
  40910c:	2301      	movs	r3, #1
  40910e:	3e01      	subs	r6, #1
  409110:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  409114:	9314      	str	r3, [sp, #80]	; 0x50
  409116:	e781      	b.n	40901c <_dtoa_r+0xd4>
  409118:	483b      	ldr	r0, [pc, #236]	; (409208 <_dtoa_r+0x2c0>)
  40911a:	e743      	b.n	408fa4 <_dtoa_r+0x5c>
  40911c:	2100      	movs	r1, #0
  40911e:	6461      	str	r1, [r4, #68]	; 0x44
  409120:	4620      	mov	r0, r4
  409122:	9125      	str	r1, [sp, #148]	; 0x94
  409124:	f001 fba0 	bl	40a868 <_Balloc>
  409128:	f04f 33ff 	mov.w	r3, #4294967295
  40912c:	930a      	str	r3, [sp, #40]	; 0x28
  40912e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  409130:	930f      	str	r3, [sp, #60]	; 0x3c
  409132:	2301      	movs	r3, #1
  409134:	9004      	str	r0, [sp, #16]
  409136:	6420      	str	r0, [r4, #64]	; 0x40
  409138:	9224      	str	r2, [sp, #144]	; 0x90
  40913a:	930b      	str	r3, [sp, #44]	; 0x2c
  40913c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40913e:	2b00      	cmp	r3, #0
  409140:	f2c0 80d9 	blt.w	4092f6 <_dtoa_r+0x3ae>
  409144:	9a02      	ldr	r2, [sp, #8]
  409146:	2a0e      	cmp	r2, #14
  409148:	f300 80d5 	bgt.w	4092f6 <_dtoa_r+0x3ae>
  40914c:	4b2d      	ldr	r3, [pc, #180]	; (409204 <_dtoa_r+0x2bc>)
  40914e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409152:	e9d3 2300 	ldrd	r2, r3, [r3]
  409156:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40915a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40915c:	2b00      	cmp	r3, #0
  40915e:	f2c0 83ba 	blt.w	4098d6 <_dtoa_r+0x98e>
  409162:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  409166:	4650      	mov	r0, sl
  409168:	462a      	mov	r2, r5
  40916a:	4633      	mov	r3, r6
  40916c:	4659      	mov	r1, fp
  40916e:	f7fc fee9 	bl	405f44 <__aeabi_ddiv>
  409172:	f002 fb4d 	bl	40b810 <__aeabi_d2iz>
  409176:	4680      	mov	r8, r0
  409178:	f7fc fd54 	bl	405c24 <__aeabi_i2d>
  40917c:	462a      	mov	r2, r5
  40917e:	4633      	mov	r3, r6
  409180:	f7fc fdb6 	bl	405cf0 <__aeabi_dmul>
  409184:	460b      	mov	r3, r1
  409186:	4602      	mov	r2, r0
  409188:	4659      	mov	r1, fp
  40918a:	4650      	mov	r0, sl
  40918c:	f7fc fbfc 	bl	405988 <__aeabi_dsub>
  409190:	9d04      	ldr	r5, [sp, #16]
  409192:	f108 0330 	add.w	r3, r8, #48	; 0x30
  409196:	702b      	strb	r3, [r5, #0]
  409198:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40919a:	2b01      	cmp	r3, #1
  40919c:	4606      	mov	r6, r0
  40919e:	460f      	mov	r7, r1
  4091a0:	f105 0501 	add.w	r5, r5, #1
  4091a4:	d068      	beq.n	409278 <_dtoa_r+0x330>
  4091a6:	2200      	movs	r2, #0
  4091a8:	4b18      	ldr	r3, [pc, #96]	; (40920c <_dtoa_r+0x2c4>)
  4091aa:	f7fc fda1 	bl	405cf0 <__aeabi_dmul>
  4091ae:	2200      	movs	r2, #0
  4091b0:	2300      	movs	r3, #0
  4091b2:	4606      	mov	r6, r0
  4091b4:	460f      	mov	r7, r1
  4091b6:	f7fd f803 	bl	4061c0 <__aeabi_dcmpeq>
  4091ba:	2800      	cmp	r0, #0
  4091bc:	f040 8088 	bne.w	4092d0 <_dtoa_r+0x388>
  4091c0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4091c4:	f04f 0a00 	mov.w	sl, #0
  4091c8:	f8df b040 	ldr.w	fp, [pc, #64]	; 40920c <_dtoa_r+0x2c4>
  4091cc:	940c      	str	r4, [sp, #48]	; 0x30
  4091ce:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4091d2:	e028      	b.n	409226 <_dtoa_r+0x2de>
  4091d4:	f3af 8000 	nop.w
  4091d8:	636f4361 	.word	0x636f4361
  4091dc:	3fd287a7 	.word	0x3fd287a7
  4091e0:	8b60c8b3 	.word	0x8b60c8b3
  4091e4:	3fc68a28 	.word	0x3fc68a28
  4091e8:	509f79fb 	.word	0x509f79fb
  4091ec:	3fd34413 	.word	0x3fd34413
  4091f0:	7ff00000 	.word	0x7ff00000
  4091f4:	0040be61 	.word	0x0040be61
  4091f8:	0040be84 	.word	0x0040be84
  4091fc:	0040be90 	.word	0x0040be90
  409200:	3ff80000 	.word	0x3ff80000
  409204:	0040bec0 	.word	0x0040bec0
  409208:	0040be60 	.word	0x0040be60
  40920c:	40240000 	.word	0x40240000
  409210:	f7fc fd6e 	bl	405cf0 <__aeabi_dmul>
  409214:	2200      	movs	r2, #0
  409216:	2300      	movs	r3, #0
  409218:	4606      	mov	r6, r0
  40921a:	460f      	mov	r7, r1
  40921c:	f7fc ffd0 	bl	4061c0 <__aeabi_dcmpeq>
  409220:	2800      	cmp	r0, #0
  409222:	f040 83c1 	bne.w	4099a8 <_dtoa_r+0xa60>
  409226:	4642      	mov	r2, r8
  409228:	464b      	mov	r3, r9
  40922a:	4630      	mov	r0, r6
  40922c:	4639      	mov	r1, r7
  40922e:	f7fc fe89 	bl	405f44 <__aeabi_ddiv>
  409232:	f002 faed 	bl	40b810 <__aeabi_d2iz>
  409236:	4604      	mov	r4, r0
  409238:	f7fc fcf4 	bl	405c24 <__aeabi_i2d>
  40923c:	4642      	mov	r2, r8
  40923e:	464b      	mov	r3, r9
  409240:	f7fc fd56 	bl	405cf0 <__aeabi_dmul>
  409244:	4602      	mov	r2, r0
  409246:	460b      	mov	r3, r1
  409248:	4630      	mov	r0, r6
  40924a:	4639      	mov	r1, r7
  40924c:	f7fc fb9c 	bl	405988 <__aeabi_dsub>
  409250:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  409254:	9e04      	ldr	r6, [sp, #16]
  409256:	f805 eb01 	strb.w	lr, [r5], #1
  40925a:	eba5 0e06 	sub.w	lr, r5, r6
  40925e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  409260:	45b6      	cmp	lr, r6
  409262:	e9cd 0106 	strd	r0, r1, [sp, #24]
  409266:	4652      	mov	r2, sl
  409268:	465b      	mov	r3, fp
  40926a:	d1d1      	bne.n	409210 <_dtoa_r+0x2c8>
  40926c:	46a0      	mov	r8, r4
  40926e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  409272:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  409274:	4606      	mov	r6, r0
  409276:	460f      	mov	r7, r1
  409278:	4632      	mov	r2, r6
  40927a:	463b      	mov	r3, r7
  40927c:	4630      	mov	r0, r6
  40927e:	4639      	mov	r1, r7
  409280:	f7fc fb84 	bl	40598c <__adddf3>
  409284:	4606      	mov	r6, r0
  409286:	460f      	mov	r7, r1
  409288:	4602      	mov	r2, r0
  40928a:	460b      	mov	r3, r1
  40928c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  409290:	f7fc ffa0 	bl	4061d4 <__aeabi_dcmplt>
  409294:	b948      	cbnz	r0, 4092aa <_dtoa_r+0x362>
  409296:	4632      	mov	r2, r6
  409298:	463b      	mov	r3, r7
  40929a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40929e:	f7fc ff8f 	bl	4061c0 <__aeabi_dcmpeq>
  4092a2:	b1a8      	cbz	r0, 4092d0 <_dtoa_r+0x388>
  4092a4:	f018 0f01 	tst.w	r8, #1
  4092a8:	d012      	beq.n	4092d0 <_dtoa_r+0x388>
  4092aa:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4092ae:	9a04      	ldr	r2, [sp, #16]
  4092b0:	1e6b      	subs	r3, r5, #1
  4092b2:	e004      	b.n	4092be <_dtoa_r+0x376>
  4092b4:	429a      	cmp	r2, r3
  4092b6:	f000 8401 	beq.w	409abc <_dtoa_r+0xb74>
  4092ba:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4092be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4092c2:	f103 0501 	add.w	r5, r3, #1
  4092c6:	d0f5      	beq.n	4092b4 <_dtoa_r+0x36c>
  4092c8:	f108 0801 	add.w	r8, r8, #1
  4092cc:	f883 8000 	strb.w	r8, [r3]
  4092d0:	4649      	mov	r1, r9
  4092d2:	4620      	mov	r0, r4
  4092d4:	f001 faee 	bl	40a8b4 <_Bfree>
  4092d8:	2200      	movs	r2, #0
  4092da:	9b02      	ldr	r3, [sp, #8]
  4092dc:	702a      	strb	r2, [r5, #0]
  4092de:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4092e0:	3301      	adds	r3, #1
  4092e2:	6013      	str	r3, [r2, #0]
  4092e4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4092e6:	2b00      	cmp	r3, #0
  4092e8:	f000 839e 	beq.w	409a28 <_dtoa_r+0xae0>
  4092ec:	9804      	ldr	r0, [sp, #16]
  4092ee:	601d      	str	r5, [r3, #0]
  4092f0:	b01b      	add	sp, #108	; 0x6c
  4092f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4092f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4092f8:	2a00      	cmp	r2, #0
  4092fa:	d03e      	beq.n	40937a <_dtoa_r+0x432>
  4092fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4092fe:	2a01      	cmp	r2, #1
  409300:	f340 8311 	ble.w	409926 <_dtoa_r+0x9de>
  409304:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409306:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409308:	1e5f      	subs	r7, r3, #1
  40930a:	42ba      	cmp	r2, r7
  40930c:	f2c0 838f 	blt.w	409a2e <_dtoa_r+0xae6>
  409310:	1bd7      	subs	r7, r2, r7
  409312:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409314:	2b00      	cmp	r3, #0
  409316:	f2c0 848b 	blt.w	409c30 <_dtoa_r+0xce8>
  40931a:	9d08      	ldr	r5, [sp, #32]
  40931c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40931e:	9a08      	ldr	r2, [sp, #32]
  409320:	441a      	add	r2, r3
  409322:	9208      	str	r2, [sp, #32]
  409324:	9a06      	ldr	r2, [sp, #24]
  409326:	2101      	movs	r1, #1
  409328:	441a      	add	r2, r3
  40932a:	4620      	mov	r0, r4
  40932c:	9206      	str	r2, [sp, #24]
  40932e:	f001 fb5b 	bl	40a9e8 <__i2b>
  409332:	4606      	mov	r6, r0
  409334:	e024      	b.n	409380 <_dtoa_r+0x438>
  409336:	2301      	movs	r3, #1
  409338:	930e      	str	r3, [sp, #56]	; 0x38
  40933a:	e6af      	b.n	40909c <_dtoa_r+0x154>
  40933c:	9a08      	ldr	r2, [sp, #32]
  40933e:	9b02      	ldr	r3, [sp, #8]
  409340:	1ad2      	subs	r2, r2, r3
  409342:	425b      	negs	r3, r3
  409344:	930c      	str	r3, [sp, #48]	; 0x30
  409346:	2300      	movs	r3, #0
  409348:	9208      	str	r2, [sp, #32]
  40934a:	930d      	str	r3, [sp, #52]	; 0x34
  40934c:	e6b8      	b.n	4090c0 <_dtoa_r+0x178>
  40934e:	f1c7 0301 	rsb	r3, r7, #1
  409352:	9308      	str	r3, [sp, #32]
  409354:	2300      	movs	r3, #0
  409356:	9306      	str	r3, [sp, #24]
  409358:	e6a7      	b.n	4090aa <_dtoa_r+0x162>
  40935a:	9d02      	ldr	r5, [sp, #8]
  40935c:	4628      	mov	r0, r5
  40935e:	f7fc fc61 	bl	405c24 <__aeabi_i2d>
  409362:	4602      	mov	r2, r0
  409364:	460b      	mov	r3, r1
  409366:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40936a:	f7fc ff29 	bl	4061c0 <__aeabi_dcmpeq>
  40936e:	2800      	cmp	r0, #0
  409370:	f47f ae80 	bne.w	409074 <_dtoa_r+0x12c>
  409374:	1e6b      	subs	r3, r5, #1
  409376:	9302      	str	r3, [sp, #8]
  409378:	e67c      	b.n	409074 <_dtoa_r+0x12c>
  40937a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40937c:	9d08      	ldr	r5, [sp, #32]
  40937e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  409380:	2d00      	cmp	r5, #0
  409382:	dd0c      	ble.n	40939e <_dtoa_r+0x456>
  409384:	9906      	ldr	r1, [sp, #24]
  409386:	2900      	cmp	r1, #0
  409388:	460b      	mov	r3, r1
  40938a:	dd08      	ble.n	40939e <_dtoa_r+0x456>
  40938c:	42a9      	cmp	r1, r5
  40938e:	9a08      	ldr	r2, [sp, #32]
  409390:	bfa8      	it	ge
  409392:	462b      	movge	r3, r5
  409394:	1ad2      	subs	r2, r2, r3
  409396:	1aed      	subs	r5, r5, r3
  409398:	1acb      	subs	r3, r1, r3
  40939a:	9208      	str	r2, [sp, #32]
  40939c:	9306      	str	r3, [sp, #24]
  40939e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4093a0:	b1d3      	cbz	r3, 4093d8 <_dtoa_r+0x490>
  4093a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4093a4:	2b00      	cmp	r3, #0
  4093a6:	f000 82b7 	beq.w	409918 <_dtoa_r+0x9d0>
  4093aa:	2f00      	cmp	r7, #0
  4093ac:	dd10      	ble.n	4093d0 <_dtoa_r+0x488>
  4093ae:	4631      	mov	r1, r6
  4093b0:	463a      	mov	r2, r7
  4093b2:	4620      	mov	r0, r4
  4093b4:	f001 fbb4 	bl	40ab20 <__pow5mult>
  4093b8:	464a      	mov	r2, r9
  4093ba:	4601      	mov	r1, r0
  4093bc:	4606      	mov	r6, r0
  4093be:	4620      	mov	r0, r4
  4093c0:	f001 fb1c 	bl	40a9fc <__multiply>
  4093c4:	4649      	mov	r1, r9
  4093c6:	4680      	mov	r8, r0
  4093c8:	4620      	mov	r0, r4
  4093ca:	f001 fa73 	bl	40a8b4 <_Bfree>
  4093ce:	46c1      	mov	r9, r8
  4093d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4093d2:	1bda      	subs	r2, r3, r7
  4093d4:	f040 82a1 	bne.w	40991a <_dtoa_r+0x9d2>
  4093d8:	2101      	movs	r1, #1
  4093da:	4620      	mov	r0, r4
  4093dc:	f001 fb04 	bl	40a9e8 <__i2b>
  4093e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4093e2:	2b00      	cmp	r3, #0
  4093e4:	4680      	mov	r8, r0
  4093e6:	dd1c      	ble.n	409422 <_dtoa_r+0x4da>
  4093e8:	4601      	mov	r1, r0
  4093ea:	461a      	mov	r2, r3
  4093ec:	4620      	mov	r0, r4
  4093ee:	f001 fb97 	bl	40ab20 <__pow5mult>
  4093f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4093f4:	2b01      	cmp	r3, #1
  4093f6:	4680      	mov	r8, r0
  4093f8:	f340 8254 	ble.w	4098a4 <_dtoa_r+0x95c>
  4093fc:	2300      	movs	r3, #0
  4093fe:	930c      	str	r3, [sp, #48]	; 0x30
  409400:	f8d8 3010 	ldr.w	r3, [r8, #16]
  409404:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  409408:	6918      	ldr	r0, [r3, #16]
  40940a:	f001 fa9d 	bl	40a948 <__hi0bits>
  40940e:	f1c0 0020 	rsb	r0, r0, #32
  409412:	e010      	b.n	409436 <_dtoa_r+0x4ee>
  409414:	f1c3 0520 	rsb	r5, r3, #32
  409418:	fa0a f005 	lsl.w	r0, sl, r5
  40941c:	e674      	b.n	409108 <_dtoa_r+0x1c0>
  40941e:	900e      	str	r0, [sp, #56]	; 0x38
  409420:	e63c      	b.n	40909c <_dtoa_r+0x154>
  409422:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409424:	2b01      	cmp	r3, #1
  409426:	f340 8287 	ble.w	409938 <_dtoa_r+0x9f0>
  40942a:	2300      	movs	r3, #0
  40942c:	930c      	str	r3, [sp, #48]	; 0x30
  40942e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409430:	2001      	movs	r0, #1
  409432:	2b00      	cmp	r3, #0
  409434:	d1e4      	bne.n	409400 <_dtoa_r+0x4b8>
  409436:	9a06      	ldr	r2, [sp, #24]
  409438:	4410      	add	r0, r2
  40943a:	f010 001f 	ands.w	r0, r0, #31
  40943e:	f000 80a1 	beq.w	409584 <_dtoa_r+0x63c>
  409442:	f1c0 0320 	rsb	r3, r0, #32
  409446:	2b04      	cmp	r3, #4
  409448:	f340 849e 	ble.w	409d88 <_dtoa_r+0xe40>
  40944c:	9b08      	ldr	r3, [sp, #32]
  40944e:	f1c0 001c 	rsb	r0, r0, #28
  409452:	4403      	add	r3, r0
  409454:	9308      	str	r3, [sp, #32]
  409456:	4613      	mov	r3, r2
  409458:	4403      	add	r3, r0
  40945a:	4405      	add	r5, r0
  40945c:	9306      	str	r3, [sp, #24]
  40945e:	9b08      	ldr	r3, [sp, #32]
  409460:	2b00      	cmp	r3, #0
  409462:	dd05      	ble.n	409470 <_dtoa_r+0x528>
  409464:	4649      	mov	r1, r9
  409466:	461a      	mov	r2, r3
  409468:	4620      	mov	r0, r4
  40946a:	f001 fba9 	bl	40abc0 <__lshift>
  40946e:	4681      	mov	r9, r0
  409470:	9b06      	ldr	r3, [sp, #24]
  409472:	2b00      	cmp	r3, #0
  409474:	dd05      	ble.n	409482 <_dtoa_r+0x53a>
  409476:	4641      	mov	r1, r8
  409478:	461a      	mov	r2, r3
  40947a:	4620      	mov	r0, r4
  40947c:	f001 fba0 	bl	40abc0 <__lshift>
  409480:	4680      	mov	r8, r0
  409482:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  409484:	2b00      	cmp	r3, #0
  409486:	f040 8086 	bne.w	409596 <_dtoa_r+0x64e>
  40948a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40948c:	2b00      	cmp	r3, #0
  40948e:	f340 8266 	ble.w	40995e <_dtoa_r+0xa16>
  409492:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409494:	2b00      	cmp	r3, #0
  409496:	f000 8098 	beq.w	4095ca <_dtoa_r+0x682>
  40949a:	2d00      	cmp	r5, #0
  40949c:	dd05      	ble.n	4094aa <_dtoa_r+0x562>
  40949e:	4631      	mov	r1, r6
  4094a0:	462a      	mov	r2, r5
  4094a2:	4620      	mov	r0, r4
  4094a4:	f001 fb8c 	bl	40abc0 <__lshift>
  4094a8:	4606      	mov	r6, r0
  4094aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4094ac:	2b00      	cmp	r3, #0
  4094ae:	f040 8337 	bne.w	409b20 <_dtoa_r+0xbd8>
  4094b2:	9606      	str	r6, [sp, #24]
  4094b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4094b6:	9a04      	ldr	r2, [sp, #16]
  4094b8:	f8dd b018 	ldr.w	fp, [sp, #24]
  4094bc:	3b01      	subs	r3, #1
  4094be:	18d3      	adds	r3, r2, r3
  4094c0:	930b      	str	r3, [sp, #44]	; 0x2c
  4094c2:	f00a 0301 	and.w	r3, sl, #1
  4094c6:	930c      	str	r3, [sp, #48]	; 0x30
  4094c8:	4617      	mov	r7, r2
  4094ca:	46c2      	mov	sl, r8
  4094cc:	4651      	mov	r1, sl
  4094ce:	4648      	mov	r0, r9
  4094d0:	f7ff fca6 	bl	408e20 <quorem>
  4094d4:	4631      	mov	r1, r6
  4094d6:	4605      	mov	r5, r0
  4094d8:	4648      	mov	r0, r9
  4094da:	f001 fbc3 	bl	40ac64 <__mcmp>
  4094de:	465a      	mov	r2, fp
  4094e0:	900a      	str	r0, [sp, #40]	; 0x28
  4094e2:	4651      	mov	r1, sl
  4094e4:	4620      	mov	r0, r4
  4094e6:	f001 fbd9 	bl	40ac9c <__mdiff>
  4094ea:	68c2      	ldr	r2, [r0, #12]
  4094ec:	4680      	mov	r8, r0
  4094ee:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4094f2:	2a00      	cmp	r2, #0
  4094f4:	f040 822b 	bne.w	40994e <_dtoa_r+0xa06>
  4094f8:	4601      	mov	r1, r0
  4094fa:	4648      	mov	r0, r9
  4094fc:	9308      	str	r3, [sp, #32]
  4094fe:	f001 fbb1 	bl	40ac64 <__mcmp>
  409502:	4641      	mov	r1, r8
  409504:	9006      	str	r0, [sp, #24]
  409506:	4620      	mov	r0, r4
  409508:	f001 f9d4 	bl	40a8b4 <_Bfree>
  40950c:	9a06      	ldr	r2, [sp, #24]
  40950e:	9b08      	ldr	r3, [sp, #32]
  409510:	b932      	cbnz	r2, 409520 <_dtoa_r+0x5d8>
  409512:	9924      	ldr	r1, [sp, #144]	; 0x90
  409514:	b921      	cbnz	r1, 409520 <_dtoa_r+0x5d8>
  409516:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409518:	2a00      	cmp	r2, #0
  40951a:	f000 83ef 	beq.w	409cfc <_dtoa_r+0xdb4>
  40951e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  409520:	990a      	ldr	r1, [sp, #40]	; 0x28
  409522:	2900      	cmp	r1, #0
  409524:	f2c0 829f 	blt.w	409a66 <_dtoa_r+0xb1e>
  409528:	d105      	bne.n	409536 <_dtoa_r+0x5ee>
  40952a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40952c:	b919      	cbnz	r1, 409536 <_dtoa_r+0x5ee>
  40952e:	990c      	ldr	r1, [sp, #48]	; 0x30
  409530:	2900      	cmp	r1, #0
  409532:	f000 8298 	beq.w	409a66 <_dtoa_r+0xb1e>
  409536:	2a00      	cmp	r2, #0
  409538:	f300 8306 	bgt.w	409b48 <_dtoa_r+0xc00>
  40953c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40953e:	703b      	strb	r3, [r7, #0]
  409540:	f107 0801 	add.w	r8, r7, #1
  409544:	4297      	cmp	r7, r2
  409546:	4645      	mov	r5, r8
  409548:	f000 830c 	beq.w	409b64 <_dtoa_r+0xc1c>
  40954c:	4649      	mov	r1, r9
  40954e:	2300      	movs	r3, #0
  409550:	220a      	movs	r2, #10
  409552:	4620      	mov	r0, r4
  409554:	f001 f9b8 	bl	40a8c8 <__multadd>
  409558:	455e      	cmp	r6, fp
  40955a:	4681      	mov	r9, r0
  40955c:	4631      	mov	r1, r6
  40955e:	f04f 0300 	mov.w	r3, #0
  409562:	f04f 020a 	mov.w	r2, #10
  409566:	4620      	mov	r0, r4
  409568:	f000 81eb 	beq.w	409942 <_dtoa_r+0x9fa>
  40956c:	f001 f9ac 	bl	40a8c8 <__multadd>
  409570:	4659      	mov	r1, fp
  409572:	4606      	mov	r6, r0
  409574:	2300      	movs	r3, #0
  409576:	220a      	movs	r2, #10
  409578:	4620      	mov	r0, r4
  40957a:	f001 f9a5 	bl	40a8c8 <__multadd>
  40957e:	4647      	mov	r7, r8
  409580:	4683      	mov	fp, r0
  409582:	e7a3      	b.n	4094cc <_dtoa_r+0x584>
  409584:	201c      	movs	r0, #28
  409586:	9b08      	ldr	r3, [sp, #32]
  409588:	4403      	add	r3, r0
  40958a:	9308      	str	r3, [sp, #32]
  40958c:	9b06      	ldr	r3, [sp, #24]
  40958e:	4403      	add	r3, r0
  409590:	4405      	add	r5, r0
  409592:	9306      	str	r3, [sp, #24]
  409594:	e763      	b.n	40945e <_dtoa_r+0x516>
  409596:	4641      	mov	r1, r8
  409598:	4648      	mov	r0, r9
  40959a:	f001 fb63 	bl	40ac64 <__mcmp>
  40959e:	2800      	cmp	r0, #0
  4095a0:	f6bf af73 	bge.w	40948a <_dtoa_r+0x542>
  4095a4:	9f02      	ldr	r7, [sp, #8]
  4095a6:	4649      	mov	r1, r9
  4095a8:	2300      	movs	r3, #0
  4095aa:	220a      	movs	r2, #10
  4095ac:	4620      	mov	r0, r4
  4095ae:	3f01      	subs	r7, #1
  4095b0:	9702      	str	r7, [sp, #8]
  4095b2:	f001 f989 	bl	40a8c8 <__multadd>
  4095b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4095b8:	4681      	mov	r9, r0
  4095ba:	2b00      	cmp	r3, #0
  4095bc:	f040 83b6 	bne.w	409d2c <_dtoa_r+0xde4>
  4095c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4095c2:	2b00      	cmp	r3, #0
  4095c4:	f340 83bf 	ble.w	409d46 <_dtoa_r+0xdfe>
  4095c8:	930a      	str	r3, [sp, #40]	; 0x28
  4095ca:	f8dd b010 	ldr.w	fp, [sp, #16]
  4095ce:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4095d0:	465d      	mov	r5, fp
  4095d2:	e002      	b.n	4095da <_dtoa_r+0x692>
  4095d4:	f001 f978 	bl	40a8c8 <__multadd>
  4095d8:	4681      	mov	r9, r0
  4095da:	4641      	mov	r1, r8
  4095dc:	4648      	mov	r0, r9
  4095de:	f7ff fc1f 	bl	408e20 <quorem>
  4095e2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4095e6:	f805 ab01 	strb.w	sl, [r5], #1
  4095ea:	eba5 030b 	sub.w	r3, r5, fp
  4095ee:	42bb      	cmp	r3, r7
  4095f0:	f04f 020a 	mov.w	r2, #10
  4095f4:	f04f 0300 	mov.w	r3, #0
  4095f8:	4649      	mov	r1, r9
  4095fa:	4620      	mov	r0, r4
  4095fc:	dbea      	blt.n	4095d4 <_dtoa_r+0x68c>
  4095fe:	9b04      	ldr	r3, [sp, #16]
  409600:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409602:	2a01      	cmp	r2, #1
  409604:	bfac      	ite	ge
  409606:	189b      	addge	r3, r3, r2
  409608:	3301      	addlt	r3, #1
  40960a:	461d      	mov	r5, r3
  40960c:	f04f 0b00 	mov.w	fp, #0
  409610:	4649      	mov	r1, r9
  409612:	2201      	movs	r2, #1
  409614:	4620      	mov	r0, r4
  409616:	f001 fad3 	bl	40abc0 <__lshift>
  40961a:	4641      	mov	r1, r8
  40961c:	4681      	mov	r9, r0
  40961e:	f001 fb21 	bl	40ac64 <__mcmp>
  409622:	2800      	cmp	r0, #0
  409624:	f340 823d 	ble.w	409aa2 <_dtoa_r+0xb5a>
  409628:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40962c:	9904      	ldr	r1, [sp, #16]
  40962e:	1e6b      	subs	r3, r5, #1
  409630:	e004      	b.n	40963c <_dtoa_r+0x6f4>
  409632:	428b      	cmp	r3, r1
  409634:	f000 81ae 	beq.w	409994 <_dtoa_r+0xa4c>
  409638:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40963c:	2a39      	cmp	r2, #57	; 0x39
  40963e:	f103 0501 	add.w	r5, r3, #1
  409642:	d0f6      	beq.n	409632 <_dtoa_r+0x6ea>
  409644:	3201      	adds	r2, #1
  409646:	701a      	strb	r2, [r3, #0]
  409648:	4641      	mov	r1, r8
  40964a:	4620      	mov	r0, r4
  40964c:	f001 f932 	bl	40a8b4 <_Bfree>
  409650:	2e00      	cmp	r6, #0
  409652:	f43f ae3d 	beq.w	4092d0 <_dtoa_r+0x388>
  409656:	f1bb 0f00 	cmp.w	fp, #0
  40965a:	d005      	beq.n	409668 <_dtoa_r+0x720>
  40965c:	45b3      	cmp	fp, r6
  40965e:	d003      	beq.n	409668 <_dtoa_r+0x720>
  409660:	4659      	mov	r1, fp
  409662:	4620      	mov	r0, r4
  409664:	f001 f926 	bl	40a8b4 <_Bfree>
  409668:	4631      	mov	r1, r6
  40966a:	4620      	mov	r0, r4
  40966c:	f001 f922 	bl	40a8b4 <_Bfree>
  409670:	e62e      	b.n	4092d0 <_dtoa_r+0x388>
  409672:	2300      	movs	r3, #0
  409674:	930b      	str	r3, [sp, #44]	; 0x2c
  409676:	9b02      	ldr	r3, [sp, #8]
  409678:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40967a:	4413      	add	r3, r2
  40967c:	930f      	str	r3, [sp, #60]	; 0x3c
  40967e:	3301      	adds	r3, #1
  409680:	2b01      	cmp	r3, #1
  409682:	461f      	mov	r7, r3
  409684:	461e      	mov	r6, r3
  409686:	930a      	str	r3, [sp, #40]	; 0x28
  409688:	bfb8      	it	lt
  40968a:	2701      	movlt	r7, #1
  40968c:	2100      	movs	r1, #0
  40968e:	2f17      	cmp	r7, #23
  409690:	6461      	str	r1, [r4, #68]	; 0x44
  409692:	d90a      	bls.n	4096aa <_dtoa_r+0x762>
  409694:	2201      	movs	r2, #1
  409696:	2304      	movs	r3, #4
  409698:	005b      	lsls	r3, r3, #1
  40969a:	f103 0014 	add.w	r0, r3, #20
  40969e:	4287      	cmp	r7, r0
  4096a0:	4611      	mov	r1, r2
  4096a2:	f102 0201 	add.w	r2, r2, #1
  4096a6:	d2f7      	bcs.n	409698 <_dtoa_r+0x750>
  4096a8:	6461      	str	r1, [r4, #68]	; 0x44
  4096aa:	4620      	mov	r0, r4
  4096ac:	f001 f8dc 	bl	40a868 <_Balloc>
  4096b0:	2e0e      	cmp	r6, #14
  4096b2:	9004      	str	r0, [sp, #16]
  4096b4:	6420      	str	r0, [r4, #64]	; 0x40
  4096b6:	f63f ad41 	bhi.w	40913c <_dtoa_r+0x1f4>
  4096ba:	2d00      	cmp	r5, #0
  4096bc:	f43f ad3e 	beq.w	40913c <_dtoa_r+0x1f4>
  4096c0:	9902      	ldr	r1, [sp, #8]
  4096c2:	2900      	cmp	r1, #0
  4096c4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4096c8:	f340 8202 	ble.w	409ad0 <_dtoa_r+0xb88>
  4096cc:	4bb8      	ldr	r3, [pc, #736]	; (4099b0 <_dtoa_r+0xa68>)
  4096ce:	f001 020f 	and.w	r2, r1, #15
  4096d2:	110d      	asrs	r5, r1, #4
  4096d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4096d8:	06e9      	lsls	r1, r5, #27
  4096da:	e9d3 6700 	ldrd	r6, r7, [r3]
  4096de:	f140 81ae 	bpl.w	409a3e <_dtoa_r+0xaf6>
  4096e2:	4bb4      	ldr	r3, [pc, #720]	; (4099b4 <_dtoa_r+0xa6c>)
  4096e4:	4650      	mov	r0, sl
  4096e6:	4659      	mov	r1, fp
  4096e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4096ec:	f7fc fc2a 	bl	405f44 <__aeabi_ddiv>
  4096f0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4096f4:	f005 050f 	and.w	r5, r5, #15
  4096f8:	f04f 0a03 	mov.w	sl, #3
  4096fc:	b18d      	cbz	r5, 409722 <_dtoa_r+0x7da>
  4096fe:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4099b4 <_dtoa_r+0xa6c>
  409702:	07ea      	lsls	r2, r5, #31
  409704:	d509      	bpl.n	40971a <_dtoa_r+0x7d2>
  409706:	4630      	mov	r0, r6
  409708:	4639      	mov	r1, r7
  40970a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40970e:	f7fc faef 	bl	405cf0 <__aeabi_dmul>
  409712:	f10a 0a01 	add.w	sl, sl, #1
  409716:	4606      	mov	r6, r0
  409718:	460f      	mov	r7, r1
  40971a:	106d      	asrs	r5, r5, #1
  40971c:	f108 0808 	add.w	r8, r8, #8
  409720:	d1ef      	bne.n	409702 <_dtoa_r+0x7ba>
  409722:	463b      	mov	r3, r7
  409724:	4632      	mov	r2, r6
  409726:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40972a:	f7fc fc0b 	bl	405f44 <__aeabi_ddiv>
  40972e:	4607      	mov	r7, r0
  409730:	4688      	mov	r8, r1
  409732:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  409734:	b143      	cbz	r3, 409748 <_dtoa_r+0x800>
  409736:	2200      	movs	r2, #0
  409738:	4b9f      	ldr	r3, [pc, #636]	; (4099b8 <_dtoa_r+0xa70>)
  40973a:	4638      	mov	r0, r7
  40973c:	4641      	mov	r1, r8
  40973e:	f7fc fd49 	bl	4061d4 <__aeabi_dcmplt>
  409742:	2800      	cmp	r0, #0
  409744:	f040 8286 	bne.w	409c54 <_dtoa_r+0xd0c>
  409748:	4650      	mov	r0, sl
  40974a:	f7fc fa6b 	bl	405c24 <__aeabi_i2d>
  40974e:	463a      	mov	r2, r7
  409750:	4643      	mov	r3, r8
  409752:	f7fc facd 	bl	405cf0 <__aeabi_dmul>
  409756:	4b99      	ldr	r3, [pc, #612]	; (4099bc <_dtoa_r+0xa74>)
  409758:	2200      	movs	r2, #0
  40975a:	f7fc f917 	bl	40598c <__adddf3>
  40975e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409760:	4605      	mov	r5, r0
  409762:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  409766:	2b00      	cmp	r3, #0
  409768:	f000 813e 	beq.w	4099e8 <_dtoa_r+0xaa0>
  40976c:	9b02      	ldr	r3, [sp, #8]
  40976e:	9315      	str	r3, [sp, #84]	; 0x54
  409770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409772:	9312      	str	r3, [sp, #72]	; 0x48
  409774:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409776:	2b00      	cmp	r3, #0
  409778:	f000 81fa 	beq.w	409b70 <_dtoa_r+0xc28>
  40977c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40977e:	4b8c      	ldr	r3, [pc, #560]	; (4099b0 <_dtoa_r+0xa68>)
  409780:	498f      	ldr	r1, [pc, #572]	; (4099c0 <_dtoa_r+0xa78>)
  409782:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409786:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40978a:	2000      	movs	r0, #0
  40978c:	f7fc fbda 	bl	405f44 <__aeabi_ddiv>
  409790:	462a      	mov	r2, r5
  409792:	4633      	mov	r3, r6
  409794:	f7fc f8f8 	bl	405988 <__aeabi_dsub>
  409798:	4682      	mov	sl, r0
  40979a:	468b      	mov	fp, r1
  40979c:	4638      	mov	r0, r7
  40979e:	4641      	mov	r1, r8
  4097a0:	f002 f836 	bl	40b810 <__aeabi_d2iz>
  4097a4:	4605      	mov	r5, r0
  4097a6:	f7fc fa3d 	bl	405c24 <__aeabi_i2d>
  4097aa:	4602      	mov	r2, r0
  4097ac:	460b      	mov	r3, r1
  4097ae:	4638      	mov	r0, r7
  4097b0:	4641      	mov	r1, r8
  4097b2:	f7fc f8e9 	bl	405988 <__aeabi_dsub>
  4097b6:	3530      	adds	r5, #48	; 0x30
  4097b8:	fa5f f885 	uxtb.w	r8, r5
  4097bc:	9d04      	ldr	r5, [sp, #16]
  4097be:	4606      	mov	r6, r0
  4097c0:	460f      	mov	r7, r1
  4097c2:	f885 8000 	strb.w	r8, [r5]
  4097c6:	4602      	mov	r2, r0
  4097c8:	460b      	mov	r3, r1
  4097ca:	4650      	mov	r0, sl
  4097cc:	4659      	mov	r1, fp
  4097ce:	3501      	adds	r5, #1
  4097d0:	f7fc fd1e 	bl	406210 <__aeabi_dcmpgt>
  4097d4:	2800      	cmp	r0, #0
  4097d6:	d154      	bne.n	409882 <_dtoa_r+0x93a>
  4097d8:	4632      	mov	r2, r6
  4097da:	463b      	mov	r3, r7
  4097dc:	2000      	movs	r0, #0
  4097de:	4976      	ldr	r1, [pc, #472]	; (4099b8 <_dtoa_r+0xa70>)
  4097e0:	f7fc f8d2 	bl	405988 <__aeabi_dsub>
  4097e4:	4602      	mov	r2, r0
  4097e6:	460b      	mov	r3, r1
  4097e8:	4650      	mov	r0, sl
  4097ea:	4659      	mov	r1, fp
  4097ec:	f7fc fd10 	bl	406210 <__aeabi_dcmpgt>
  4097f0:	2800      	cmp	r0, #0
  4097f2:	f040 8270 	bne.w	409cd6 <_dtoa_r+0xd8e>
  4097f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4097f8:	2a01      	cmp	r2, #1
  4097fa:	f000 8111 	beq.w	409a20 <_dtoa_r+0xad8>
  4097fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409800:	9a04      	ldr	r2, [sp, #16]
  409802:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  409806:	4413      	add	r3, r2
  409808:	4699      	mov	r9, r3
  40980a:	e00d      	b.n	409828 <_dtoa_r+0x8e0>
  40980c:	2000      	movs	r0, #0
  40980e:	496a      	ldr	r1, [pc, #424]	; (4099b8 <_dtoa_r+0xa70>)
  409810:	f7fc f8ba 	bl	405988 <__aeabi_dsub>
  409814:	4652      	mov	r2, sl
  409816:	465b      	mov	r3, fp
  409818:	f7fc fcdc 	bl	4061d4 <__aeabi_dcmplt>
  40981c:	2800      	cmp	r0, #0
  40981e:	f040 8258 	bne.w	409cd2 <_dtoa_r+0xd8a>
  409822:	454d      	cmp	r5, r9
  409824:	f000 80fa 	beq.w	409a1c <_dtoa_r+0xad4>
  409828:	4650      	mov	r0, sl
  40982a:	4659      	mov	r1, fp
  40982c:	2200      	movs	r2, #0
  40982e:	4b65      	ldr	r3, [pc, #404]	; (4099c4 <_dtoa_r+0xa7c>)
  409830:	f7fc fa5e 	bl	405cf0 <__aeabi_dmul>
  409834:	2200      	movs	r2, #0
  409836:	4b63      	ldr	r3, [pc, #396]	; (4099c4 <_dtoa_r+0xa7c>)
  409838:	4682      	mov	sl, r0
  40983a:	468b      	mov	fp, r1
  40983c:	4630      	mov	r0, r6
  40983e:	4639      	mov	r1, r7
  409840:	f7fc fa56 	bl	405cf0 <__aeabi_dmul>
  409844:	460f      	mov	r7, r1
  409846:	4606      	mov	r6, r0
  409848:	f001 ffe2 	bl	40b810 <__aeabi_d2iz>
  40984c:	4680      	mov	r8, r0
  40984e:	f7fc f9e9 	bl	405c24 <__aeabi_i2d>
  409852:	4602      	mov	r2, r0
  409854:	460b      	mov	r3, r1
  409856:	4630      	mov	r0, r6
  409858:	4639      	mov	r1, r7
  40985a:	f7fc f895 	bl	405988 <__aeabi_dsub>
  40985e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  409862:	fa5f f888 	uxtb.w	r8, r8
  409866:	4652      	mov	r2, sl
  409868:	465b      	mov	r3, fp
  40986a:	f805 8b01 	strb.w	r8, [r5], #1
  40986e:	4606      	mov	r6, r0
  409870:	460f      	mov	r7, r1
  409872:	f7fc fcaf 	bl	4061d4 <__aeabi_dcmplt>
  409876:	4632      	mov	r2, r6
  409878:	463b      	mov	r3, r7
  40987a:	2800      	cmp	r0, #0
  40987c:	d0c6      	beq.n	40980c <_dtoa_r+0x8c4>
  40987e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409882:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409884:	9302      	str	r3, [sp, #8]
  409886:	e523      	b.n	4092d0 <_dtoa_r+0x388>
  409888:	2300      	movs	r3, #0
  40988a:	930b      	str	r3, [sp, #44]	; 0x2c
  40988c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40988e:	2b00      	cmp	r3, #0
  409890:	f340 80dc 	ble.w	409a4c <_dtoa_r+0xb04>
  409894:	461f      	mov	r7, r3
  409896:	461e      	mov	r6, r3
  409898:	930f      	str	r3, [sp, #60]	; 0x3c
  40989a:	930a      	str	r3, [sp, #40]	; 0x28
  40989c:	e6f6      	b.n	40968c <_dtoa_r+0x744>
  40989e:	2301      	movs	r3, #1
  4098a0:	930b      	str	r3, [sp, #44]	; 0x2c
  4098a2:	e7f3      	b.n	40988c <_dtoa_r+0x944>
  4098a4:	f1ba 0f00 	cmp.w	sl, #0
  4098a8:	f47f ada8 	bne.w	4093fc <_dtoa_r+0x4b4>
  4098ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4098b0:	2b00      	cmp	r3, #0
  4098b2:	f47f adba 	bne.w	40942a <_dtoa_r+0x4e2>
  4098b6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4098ba:	0d3f      	lsrs	r7, r7, #20
  4098bc:	053f      	lsls	r7, r7, #20
  4098be:	2f00      	cmp	r7, #0
  4098c0:	f000 820d 	beq.w	409cde <_dtoa_r+0xd96>
  4098c4:	9b08      	ldr	r3, [sp, #32]
  4098c6:	3301      	adds	r3, #1
  4098c8:	9308      	str	r3, [sp, #32]
  4098ca:	9b06      	ldr	r3, [sp, #24]
  4098cc:	3301      	adds	r3, #1
  4098ce:	9306      	str	r3, [sp, #24]
  4098d0:	2301      	movs	r3, #1
  4098d2:	930c      	str	r3, [sp, #48]	; 0x30
  4098d4:	e5ab      	b.n	40942e <_dtoa_r+0x4e6>
  4098d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4098d8:	2b00      	cmp	r3, #0
  4098da:	f73f ac42 	bgt.w	409162 <_dtoa_r+0x21a>
  4098de:	f040 8221 	bne.w	409d24 <_dtoa_r+0xddc>
  4098e2:	2200      	movs	r2, #0
  4098e4:	4b38      	ldr	r3, [pc, #224]	; (4099c8 <_dtoa_r+0xa80>)
  4098e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4098ea:	f7fc fa01 	bl	405cf0 <__aeabi_dmul>
  4098ee:	4652      	mov	r2, sl
  4098f0:	465b      	mov	r3, fp
  4098f2:	f7fc fc83 	bl	4061fc <__aeabi_dcmpge>
  4098f6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4098fa:	4646      	mov	r6, r8
  4098fc:	2800      	cmp	r0, #0
  4098fe:	d041      	beq.n	409984 <_dtoa_r+0xa3c>
  409900:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409902:	9d04      	ldr	r5, [sp, #16]
  409904:	43db      	mvns	r3, r3
  409906:	9302      	str	r3, [sp, #8]
  409908:	4641      	mov	r1, r8
  40990a:	4620      	mov	r0, r4
  40990c:	f000 ffd2 	bl	40a8b4 <_Bfree>
  409910:	2e00      	cmp	r6, #0
  409912:	f43f acdd 	beq.w	4092d0 <_dtoa_r+0x388>
  409916:	e6a7      	b.n	409668 <_dtoa_r+0x720>
  409918:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40991a:	4649      	mov	r1, r9
  40991c:	4620      	mov	r0, r4
  40991e:	f001 f8ff 	bl	40ab20 <__pow5mult>
  409922:	4681      	mov	r9, r0
  409924:	e558      	b.n	4093d8 <_dtoa_r+0x490>
  409926:	9a14      	ldr	r2, [sp, #80]	; 0x50
  409928:	2a00      	cmp	r2, #0
  40992a:	f000 8187 	beq.w	409c3c <_dtoa_r+0xcf4>
  40992e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  409932:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409934:	9d08      	ldr	r5, [sp, #32]
  409936:	e4f2      	b.n	40931e <_dtoa_r+0x3d6>
  409938:	f1ba 0f00 	cmp.w	sl, #0
  40993c:	f47f ad75 	bne.w	40942a <_dtoa_r+0x4e2>
  409940:	e7b4      	b.n	4098ac <_dtoa_r+0x964>
  409942:	f000 ffc1 	bl	40a8c8 <__multadd>
  409946:	4647      	mov	r7, r8
  409948:	4606      	mov	r6, r0
  40994a:	4683      	mov	fp, r0
  40994c:	e5be      	b.n	4094cc <_dtoa_r+0x584>
  40994e:	4601      	mov	r1, r0
  409950:	4620      	mov	r0, r4
  409952:	9306      	str	r3, [sp, #24]
  409954:	f000 ffae 	bl	40a8b4 <_Bfree>
  409958:	2201      	movs	r2, #1
  40995a:	9b06      	ldr	r3, [sp, #24]
  40995c:	e5e0      	b.n	409520 <_dtoa_r+0x5d8>
  40995e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409960:	2b02      	cmp	r3, #2
  409962:	f77f ad96 	ble.w	409492 <_dtoa_r+0x54a>
  409966:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409968:	2b00      	cmp	r3, #0
  40996a:	d1c9      	bne.n	409900 <_dtoa_r+0x9b8>
  40996c:	4641      	mov	r1, r8
  40996e:	2205      	movs	r2, #5
  409970:	4620      	mov	r0, r4
  409972:	f000 ffa9 	bl	40a8c8 <__multadd>
  409976:	4601      	mov	r1, r0
  409978:	4680      	mov	r8, r0
  40997a:	4648      	mov	r0, r9
  40997c:	f001 f972 	bl	40ac64 <__mcmp>
  409980:	2800      	cmp	r0, #0
  409982:	ddbd      	ble.n	409900 <_dtoa_r+0x9b8>
  409984:	9a02      	ldr	r2, [sp, #8]
  409986:	9904      	ldr	r1, [sp, #16]
  409988:	2331      	movs	r3, #49	; 0x31
  40998a:	3201      	adds	r2, #1
  40998c:	9202      	str	r2, [sp, #8]
  40998e:	700b      	strb	r3, [r1, #0]
  409990:	1c4d      	adds	r5, r1, #1
  409992:	e7b9      	b.n	409908 <_dtoa_r+0x9c0>
  409994:	9a02      	ldr	r2, [sp, #8]
  409996:	3201      	adds	r2, #1
  409998:	9202      	str	r2, [sp, #8]
  40999a:	9a04      	ldr	r2, [sp, #16]
  40999c:	2331      	movs	r3, #49	; 0x31
  40999e:	7013      	strb	r3, [r2, #0]
  4099a0:	e652      	b.n	409648 <_dtoa_r+0x700>
  4099a2:	2301      	movs	r3, #1
  4099a4:	930b      	str	r3, [sp, #44]	; 0x2c
  4099a6:	e666      	b.n	409676 <_dtoa_r+0x72e>
  4099a8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4099ac:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4099ae:	e48f      	b.n	4092d0 <_dtoa_r+0x388>
  4099b0:	0040bec0 	.word	0x0040bec0
  4099b4:	0040be98 	.word	0x0040be98
  4099b8:	3ff00000 	.word	0x3ff00000
  4099bc:	401c0000 	.word	0x401c0000
  4099c0:	3fe00000 	.word	0x3fe00000
  4099c4:	40240000 	.word	0x40240000
  4099c8:	40140000 	.word	0x40140000
  4099cc:	4650      	mov	r0, sl
  4099ce:	f7fc f929 	bl	405c24 <__aeabi_i2d>
  4099d2:	463a      	mov	r2, r7
  4099d4:	4643      	mov	r3, r8
  4099d6:	f7fc f98b 	bl	405cf0 <__aeabi_dmul>
  4099da:	2200      	movs	r2, #0
  4099dc:	4bc1      	ldr	r3, [pc, #772]	; (409ce4 <_dtoa_r+0xd9c>)
  4099de:	f7fb ffd5 	bl	40598c <__adddf3>
  4099e2:	4605      	mov	r5, r0
  4099e4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4099e8:	4641      	mov	r1, r8
  4099ea:	2200      	movs	r2, #0
  4099ec:	4bbe      	ldr	r3, [pc, #760]	; (409ce8 <_dtoa_r+0xda0>)
  4099ee:	4638      	mov	r0, r7
  4099f0:	f7fb ffca 	bl	405988 <__aeabi_dsub>
  4099f4:	462a      	mov	r2, r5
  4099f6:	4633      	mov	r3, r6
  4099f8:	4682      	mov	sl, r0
  4099fa:	468b      	mov	fp, r1
  4099fc:	f7fc fc08 	bl	406210 <__aeabi_dcmpgt>
  409a00:	4680      	mov	r8, r0
  409a02:	2800      	cmp	r0, #0
  409a04:	f040 8110 	bne.w	409c28 <_dtoa_r+0xce0>
  409a08:	462a      	mov	r2, r5
  409a0a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  409a0e:	4650      	mov	r0, sl
  409a10:	4659      	mov	r1, fp
  409a12:	f7fc fbdf 	bl	4061d4 <__aeabi_dcmplt>
  409a16:	b118      	cbz	r0, 409a20 <_dtoa_r+0xad8>
  409a18:	4646      	mov	r6, r8
  409a1a:	e771      	b.n	409900 <_dtoa_r+0x9b8>
  409a1c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409a20:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  409a24:	f7ff bb8a 	b.w	40913c <_dtoa_r+0x1f4>
  409a28:	9804      	ldr	r0, [sp, #16]
  409a2a:	f7ff babb 	b.w	408fa4 <_dtoa_r+0x5c>
  409a2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409a30:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  409a32:	970c      	str	r7, [sp, #48]	; 0x30
  409a34:	1afb      	subs	r3, r7, r3
  409a36:	441a      	add	r2, r3
  409a38:	920d      	str	r2, [sp, #52]	; 0x34
  409a3a:	2700      	movs	r7, #0
  409a3c:	e469      	b.n	409312 <_dtoa_r+0x3ca>
  409a3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  409a42:	f04f 0a02 	mov.w	sl, #2
  409a46:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  409a4a:	e657      	b.n	4096fc <_dtoa_r+0x7b4>
  409a4c:	2100      	movs	r1, #0
  409a4e:	2301      	movs	r3, #1
  409a50:	6461      	str	r1, [r4, #68]	; 0x44
  409a52:	4620      	mov	r0, r4
  409a54:	9325      	str	r3, [sp, #148]	; 0x94
  409a56:	f000 ff07 	bl	40a868 <_Balloc>
  409a5a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409a5c:	9004      	str	r0, [sp, #16]
  409a5e:	6420      	str	r0, [r4, #64]	; 0x40
  409a60:	930a      	str	r3, [sp, #40]	; 0x28
  409a62:	930f      	str	r3, [sp, #60]	; 0x3c
  409a64:	e629      	b.n	4096ba <_dtoa_r+0x772>
  409a66:	2a00      	cmp	r2, #0
  409a68:	46d0      	mov	r8, sl
  409a6a:	f8cd b018 	str.w	fp, [sp, #24]
  409a6e:	469a      	mov	sl, r3
  409a70:	dd11      	ble.n	409a96 <_dtoa_r+0xb4e>
  409a72:	4649      	mov	r1, r9
  409a74:	2201      	movs	r2, #1
  409a76:	4620      	mov	r0, r4
  409a78:	f001 f8a2 	bl	40abc0 <__lshift>
  409a7c:	4641      	mov	r1, r8
  409a7e:	4681      	mov	r9, r0
  409a80:	f001 f8f0 	bl	40ac64 <__mcmp>
  409a84:	2800      	cmp	r0, #0
  409a86:	f340 8146 	ble.w	409d16 <_dtoa_r+0xdce>
  409a8a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  409a8e:	f000 8106 	beq.w	409c9e <_dtoa_r+0xd56>
  409a92:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  409a96:	46b3      	mov	fp, r6
  409a98:	f887 a000 	strb.w	sl, [r7]
  409a9c:	1c7d      	adds	r5, r7, #1
  409a9e:	9e06      	ldr	r6, [sp, #24]
  409aa0:	e5d2      	b.n	409648 <_dtoa_r+0x700>
  409aa2:	d104      	bne.n	409aae <_dtoa_r+0xb66>
  409aa4:	f01a 0f01 	tst.w	sl, #1
  409aa8:	d001      	beq.n	409aae <_dtoa_r+0xb66>
  409aaa:	e5bd      	b.n	409628 <_dtoa_r+0x6e0>
  409aac:	4615      	mov	r5, r2
  409aae:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  409ab2:	2b30      	cmp	r3, #48	; 0x30
  409ab4:	f105 32ff 	add.w	r2, r5, #4294967295
  409ab8:	d0f8      	beq.n	409aac <_dtoa_r+0xb64>
  409aba:	e5c5      	b.n	409648 <_dtoa_r+0x700>
  409abc:	9904      	ldr	r1, [sp, #16]
  409abe:	2230      	movs	r2, #48	; 0x30
  409ac0:	700a      	strb	r2, [r1, #0]
  409ac2:	9a02      	ldr	r2, [sp, #8]
  409ac4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  409ac8:	3201      	adds	r2, #1
  409aca:	9202      	str	r2, [sp, #8]
  409acc:	f7ff bbfc 	b.w	4092c8 <_dtoa_r+0x380>
  409ad0:	f000 80bb 	beq.w	409c4a <_dtoa_r+0xd02>
  409ad4:	9b02      	ldr	r3, [sp, #8]
  409ad6:	425d      	negs	r5, r3
  409ad8:	4b84      	ldr	r3, [pc, #528]	; (409cec <_dtoa_r+0xda4>)
  409ada:	f005 020f 	and.w	r2, r5, #15
  409ade:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
  409ae6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  409aea:	f7fc f901 	bl	405cf0 <__aeabi_dmul>
  409aee:	112d      	asrs	r5, r5, #4
  409af0:	4607      	mov	r7, r0
  409af2:	4688      	mov	r8, r1
  409af4:	f000 812c 	beq.w	409d50 <_dtoa_r+0xe08>
  409af8:	4e7d      	ldr	r6, [pc, #500]	; (409cf0 <_dtoa_r+0xda8>)
  409afa:	f04f 0a02 	mov.w	sl, #2
  409afe:	07eb      	lsls	r3, r5, #31
  409b00:	d509      	bpl.n	409b16 <_dtoa_r+0xbce>
  409b02:	4638      	mov	r0, r7
  409b04:	4641      	mov	r1, r8
  409b06:	e9d6 2300 	ldrd	r2, r3, [r6]
  409b0a:	f7fc f8f1 	bl	405cf0 <__aeabi_dmul>
  409b0e:	f10a 0a01 	add.w	sl, sl, #1
  409b12:	4607      	mov	r7, r0
  409b14:	4688      	mov	r8, r1
  409b16:	106d      	asrs	r5, r5, #1
  409b18:	f106 0608 	add.w	r6, r6, #8
  409b1c:	d1ef      	bne.n	409afe <_dtoa_r+0xbb6>
  409b1e:	e608      	b.n	409732 <_dtoa_r+0x7ea>
  409b20:	6871      	ldr	r1, [r6, #4]
  409b22:	4620      	mov	r0, r4
  409b24:	f000 fea0 	bl	40a868 <_Balloc>
  409b28:	6933      	ldr	r3, [r6, #16]
  409b2a:	3302      	adds	r3, #2
  409b2c:	009a      	lsls	r2, r3, #2
  409b2e:	4605      	mov	r5, r0
  409b30:	f106 010c 	add.w	r1, r6, #12
  409b34:	300c      	adds	r0, #12
  409b36:	f7fd fb61 	bl	4071fc <memcpy>
  409b3a:	4629      	mov	r1, r5
  409b3c:	2201      	movs	r2, #1
  409b3e:	4620      	mov	r0, r4
  409b40:	f001 f83e 	bl	40abc0 <__lshift>
  409b44:	9006      	str	r0, [sp, #24]
  409b46:	e4b5      	b.n	4094b4 <_dtoa_r+0x56c>
  409b48:	2b39      	cmp	r3, #57	; 0x39
  409b4a:	f8cd b018 	str.w	fp, [sp, #24]
  409b4e:	46d0      	mov	r8, sl
  409b50:	f000 80a5 	beq.w	409c9e <_dtoa_r+0xd56>
  409b54:	f103 0a01 	add.w	sl, r3, #1
  409b58:	46b3      	mov	fp, r6
  409b5a:	f887 a000 	strb.w	sl, [r7]
  409b5e:	1c7d      	adds	r5, r7, #1
  409b60:	9e06      	ldr	r6, [sp, #24]
  409b62:	e571      	b.n	409648 <_dtoa_r+0x700>
  409b64:	465a      	mov	r2, fp
  409b66:	46d0      	mov	r8, sl
  409b68:	46b3      	mov	fp, r6
  409b6a:	469a      	mov	sl, r3
  409b6c:	4616      	mov	r6, r2
  409b6e:	e54f      	b.n	409610 <_dtoa_r+0x6c8>
  409b70:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409b72:	495e      	ldr	r1, [pc, #376]	; (409cec <_dtoa_r+0xda4>)
  409b74:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  409b78:	462a      	mov	r2, r5
  409b7a:	4633      	mov	r3, r6
  409b7c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  409b80:	f7fc f8b6 	bl	405cf0 <__aeabi_dmul>
  409b84:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  409b88:	4638      	mov	r0, r7
  409b8a:	4641      	mov	r1, r8
  409b8c:	f001 fe40 	bl	40b810 <__aeabi_d2iz>
  409b90:	4605      	mov	r5, r0
  409b92:	f7fc f847 	bl	405c24 <__aeabi_i2d>
  409b96:	460b      	mov	r3, r1
  409b98:	4602      	mov	r2, r0
  409b9a:	4641      	mov	r1, r8
  409b9c:	4638      	mov	r0, r7
  409b9e:	f7fb fef3 	bl	405988 <__aeabi_dsub>
  409ba2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409ba4:	460f      	mov	r7, r1
  409ba6:	9904      	ldr	r1, [sp, #16]
  409ba8:	3530      	adds	r5, #48	; 0x30
  409baa:	2b01      	cmp	r3, #1
  409bac:	700d      	strb	r5, [r1, #0]
  409bae:	4606      	mov	r6, r0
  409bb0:	f101 0501 	add.w	r5, r1, #1
  409bb4:	d026      	beq.n	409c04 <_dtoa_r+0xcbc>
  409bb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409bb8:	9a04      	ldr	r2, [sp, #16]
  409bba:	f8df b13c 	ldr.w	fp, [pc, #316]	; 409cf8 <_dtoa_r+0xdb0>
  409bbe:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  409bc2:	4413      	add	r3, r2
  409bc4:	f04f 0a00 	mov.w	sl, #0
  409bc8:	4699      	mov	r9, r3
  409bca:	4652      	mov	r2, sl
  409bcc:	465b      	mov	r3, fp
  409bce:	4630      	mov	r0, r6
  409bd0:	4639      	mov	r1, r7
  409bd2:	f7fc f88d 	bl	405cf0 <__aeabi_dmul>
  409bd6:	460f      	mov	r7, r1
  409bd8:	4606      	mov	r6, r0
  409bda:	f001 fe19 	bl	40b810 <__aeabi_d2iz>
  409bde:	4680      	mov	r8, r0
  409be0:	f7fc f820 	bl	405c24 <__aeabi_i2d>
  409be4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  409be8:	4602      	mov	r2, r0
  409bea:	460b      	mov	r3, r1
  409bec:	4630      	mov	r0, r6
  409bee:	4639      	mov	r1, r7
  409bf0:	f7fb feca 	bl	405988 <__aeabi_dsub>
  409bf4:	f805 8b01 	strb.w	r8, [r5], #1
  409bf8:	454d      	cmp	r5, r9
  409bfa:	4606      	mov	r6, r0
  409bfc:	460f      	mov	r7, r1
  409bfe:	d1e4      	bne.n	409bca <_dtoa_r+0xc82>
  409c00:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409c04:	4b3b      	ldr	r3, [pc, #236]	; (409cf4 <_dtoa_r+0xdac>)
  409c06:	2200      	movs	r2, #0
  409c08:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  409c0c:	f7fb febe 	bl	40598c <__adddf3>
  409c10:	4632      	mov	r2, r6
  409c12:	463b      	mov	r3, r7
  409c14:	f7fc fade 	bl	4061d4 <__aeabi_dcmplt>
  409c18:	2800      	cmp	r0, #0
  409c1a:	d046      	beq.n	409caa <_dtoa_r+0xd62>
  409c1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409c1e:	9302      	str	r3, [sp, #8]
  409c20:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  409c24:	f7ff bb43 	b.w	4092ae <_dtoa_r+0x366>
  409c28:	f04f 0800 	mov.w	r8, #0
  409c2c:	4646      	mov	r6, r8
  409c2e:	e6a9      	b.n	409984 <_dtoa_r+0xa3c>
  409c30:	9b08      	ldr	r3, [sp, #32]
  409c32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409c34:	1a9d      	subs	r5, r3, r2
  409c36:	2300      	movs	r3, #0
  409c38:	f7ff bb71 	b.w	40931e <_dtoa_r+0x3d6>
  409c3c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  409c3e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409c40:	9d08      	ldr	r5, [sp, #32]
  409c42:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  409c46:	f7ff bb6a 	b.w	40931e <_dtoa_r+0x3d6>
  409c4a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  409c4e:	f04f 0a02 	mov.w	sl, #2
  409c52:	e56e      	b.n	409732 <_dtoa_r+0x7ea>
  409c54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409c56:	2b00      	cmp	r3, #0
  409c58:	f43f aeb8 	beq.w	4099cc <_dtoa_r+0xa84>
  409c5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409c5e:	2b00      	cmp	r3, #0
  409c60:	f77f aede 	ble.w	409a20 <_dtoa_r+0xad8>
  409c64:	2200      	movs	r2, #0
  409c66:	4b24      	ldr	r3, [pc, #144]	; (409cf8 <_dtoa_r+0xdb0>)
  409c68:	4638      	mov	r0, r7
  409c6a:	4641      	mov	r1, r8
  409c6c:	f7fc f840 	bl	405cf0 <__aeabi_dmul>
  409c70:	4607      	mov	r7, r0
  409c72:	4688      	mov	r8, r1
  409c74:	f10a 0001 	add.w	r0, sl, #1
  409c78:	f7fb ffd4 	bl	405c24 <__aeabi_i2d>
  409c7c:	463a      	mov	r2, r7
  409c7e:	4643      	mov	r3, r8
  409c80:	f7fc f836 	bl	405cf0 <__aeabi_dmul>
  409c84:	2200      	movs	r2, #0
  409c86:	4b17      	ldr	r3, [pc, #92]	; (409ce4 <_dtoa_r+0xd9c>)
  409c88:	f7fb fe80 	bl	40598c <__adddf3>
  409c8c:	9a02      	ldr	r2, [sp, #8]
  409c8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409c90:	9312      	str	r3, [sp, #72]	; 0x48
  409c92:	3a01      	subs	r2, #1
  409c94:	4605      	mov	r5, r0
  409c96:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  409c9a:	9215      	str	r2, [sp, #84]	; 0x54
  409c9c:	e56a      	b.n	409774 <_dtoa_r+0x82c>
  409c9e:	2239      	movs	r2, #57	; 0x39
  409ca0:	46b3      	mov	fp, r6
  409ca2:	703a      	strb	r2, [r7, #0]
  409ca4:	9e06      	ldr	r6, [sp, #24]
  409ca6:	1c7d      	adds	r5, r7, #1
  409ca8:	e4c0      	b.n	40962c <_dtoa_r+0x6e4>
  409caa:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  409cae:	2000      	movs	r0, #0
  409cb0:	4910      	ldr	r1, [pc, #64]	; (409cf4 <_dtoa_r+0xdac>)
  409cb2:	f7fb fe69 	bl	405988 <__aeabi_dsub>
  409cb6:	4632      	mov	r2, r6
  409cb8:	463b      	mov	r3, r7
  409cba:	f7fc faa9 	bl	406210 <__aeabi_dcmpgt>
  409cbe:	b908      	cbnz	r0, 409cc4 <_dtoa_r+0xd7c>
  409cc0:	e6ae      	b.n	409a20 <_dtoa_r+0xad8>
  409cc2:	4615      	mov	r5, r2
  409cc4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  409cc8:	2b30      	cmp	r3, #48	; 0x30
  409cca:	f105 32ff 	add.w	r2, r5, #4294967295
  409cce:	d0f8      	beq.n	409cc2 <_dtoa_r+0xd7a>
  409cd0:	e5d7      	b.n	409882 <_dtoa_r+0x93a>
  409cd2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409cd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409cd8:	9302      	str	r3, [sp, #8]
  409cda:	f7ff bae8 	b.w	4092ae <_dtoa_r+0x366>
  409cde:	970c      	str	r7, [sp, #48]	; 0x30
  409ce0:	f7ff bba5 	b.w	40942e <_dtoa_r+0x4e6>
  409ce4:	401c0000 	.word	0x401c0000
  409ce8:	40140000 	.word	0x40140000
  409cec:	0040bec0 	.word	0x0040bec0
  409cf0:	0040be98 	.word	0x0040be98
  409cf4:	3fe00000 	.word	0x3fe00000
  409cf8:	40240000 	.word	0x40240000
  409cfc:	2b39      	cmp	r3, #57	; 0x39
  409cfe:	f8cd b018 	str.w	fp, [sp, #24]
  409d02:	46d0      	mov	r8, sl
  409d04:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  409d08:	469a      	mov	sl, r3
  409d0a:	d0c8      	beq.n	409c9e <_dtoa_r+0xd56>
  409d0c:	f1bb 0f00 	cmp.w	fp, #0
  409d10:	f73f aebf 	bgt.w	409a92 <_dtoa_r+0xb4a>
  409d14:	e6bf      	b.n	409a96 <_dtoa_r+0xb4e>
  409d16:	f47f aebe 	bne.w	409a96 <_dtoa_r+0xb4e>
  409d1a:	f01a 0f01 	tst.w	sl, #1
  409d1e:	f43f aeba 	beq.w	409a96 <_dtoa_r+0xb4e>
  409d22:	e6b2      	b.n	409a8a <_dtoa_r+0xb42>
  409d24:	f04f 0800 	mov.w	r8, #0
  409d28:	4646      	mov	r6, r8
  409d2a:	e5e9      	b.n	409900 <_dtoa_r+0x9b8>
  409d2c:	4631      	mov	r1, r6
  409d2e:	2300      	movs	r3, #0
  409d30:	220a      	movs	r2, #10
  409d32:	4620      	mov	r0, r4
  409d34:	f000 fdc8 	bl	40a8c8 <__multadd>
  409d38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409d3a:	2b00      	cmp	r3, #0
  409d3c:	4606      	mov	r6, r0
  409d3e:	dd0a      	ble.n	409d56 <_dtoa_r+0xe0e>
  409d40:	930a      	str	r3, [sp, #40]	; 0x28
  409d42:	f7ff bbaa 	b.w	40949a <_dtoa_r+0x552>
  409d46:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409d48:	2b02      	cmp	r3, #2
  409d4a:	dc23      	bgt.n	409d94 <_dtoa_r+0xe4c>
  409d4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409d4e:	e43b      	b.n	4095c8 <_dtoa_r+0x680>
  409d50:	f04f 0a02 	mov.w	sl, #2
  409d54:	e4ed      	b.n	409732 <_dtoa_r+0x7ea>
  409d56:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409d58:	2b02      	cmp	r3, #2
  409d5a:	dc1b      	bgt.n	409d94 <_dtoa_r+0xe4c>
  409d5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409d5e:	e7ef      	b.n	409d40 <_dtoa_r+0xdf8>
  409d60:	2500      	movs	r5, #0
  409d62:	6465      	str	r5, [r4, #68]	; 0x44
  409d64:	4629      	mov	r1, r5
  409d66:	4620      	mov	r0, r4
  409d68:	f000 fd7e 	bl	40a868 <_Balloc>
  409d6c:	f04f 33ff 	mov.w	r3, #4294967295
  409d70:	930a      	str	r3, [sp, #40]	; 0x28
  409d72:	930f      	str	r3, [sp, #60]	; 0x3c
  409d74:	2301      	movs	r3, #1
  409d76:	9004      	str	r0, [sp, #16]
  409d78:	9525      	str	r5, [sp, #148]	; 0x94
  409d7a:	6420      	str	r0, [r4, #64]	; 0x40
  409d7c:	930b      	str	r3, [sp, #44]	; 0x2c
  409d7e:	f7ff b9dd 	b.w	40913c <_dtoa_r+0x1f4>
  409d82:	2501      	movs	r5, #1
  409d84:	f7ff b9a5 	b.w	4090d2 <_dtoa_r+0x18a>
  409d88:	f43f ab69 	beq.w	40945e <_dtoa_r+0x516>
  409d8c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  409d90:	f7ff bbf9 	b.w	409586 <_dtoa_r+0x63e>
  409d94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409d96:	930a      	str	r3, [sp, #40]	; 0x28
  409d98:	e5e5      	b.n	409966 <_dtoa_r+0xa1e>
  409d9a:	bf00      	nop

00409d9c <__sflush_r>:
  409d9c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  409da0:	b29a      	uxth	r2, r3
  409da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409da6:	460d      	mov	r5, r1
  409da8:	0711      	lsls	r1, r2, #28
  409daa:	4680      	mov	r8, r0
  409dac:	d43a      	bmi.n	409e24 <__sflush_r+0x88>
  409dae:	686a      	ldr	r2, [r5, #4]
  409db0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  409db4:	2a00      	cmp	r2, #0
  409db6:	81ab      	strh	r3, [r5, #12]
  409db8:	dd6f      	ble.n	409e9a <__sflush_r+0xfe>
  409dba:	6aac      	ldr	r4, [r5, #40]	; 0x28
  409dbc:	2c00      	cmp	r4, #0
  409dbe:	d049      	beq.n	409e54 <__sflush_r+0xb8>
  409dc0:	2200      	movs	r2, #0
  409dc2:	b29b      	uxth	r3, r3
  409dc4:	f8d8 6000 	ldr.w	r6, [r8]
  409dc8:	f8c8 2000 	str.w	r2, [r8]
  409dcc:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  409dd0:	d067      	beq.n	409ea2 <__sflush_r+0x106>
  409dd2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  409dd4:	075f      	lsls	r7, r3, #29
  409dd6:	d505      	bpl.n	409de4 <__sflush_r+0x48>
  409dd8:	6869      	ldr	r1, [r5, #4]
  409dda:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  409ddc:	1a52      	subs	r2, r2, r1
  409dde:	b10b      	cbz	r3, 409de4 <__sflush_r+0x48>
  409de0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  409de2:	1ad2      	subs	r2, r2, r3
  409de4:	2300      	movs	r3, #0
  409de6:	69e9      	ldr	r1, [r5, #28]
  409de8:	4640      	mov	r0, r8
  409dea:	47a0      	blx	r4
  409dec:	1c44      	adds	r4, r0, #1
  409dee:	d03c      	beq.n	409e6a <__sflush_r+0xce>
  409df0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  409df4:	692a      	ldr	r2, [r5, #16]
  409df6:	602a      	str	r2, [r5, #0]
  409df8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  409dfc:	2200      	movs	r2, #0
  409dfe:	81ab      	strh	r3, [r5, #12]
  409e00:	04db      	lsls	r3, r3, #19
  409e02:	606a      	str	r2, [r5, #4]
  409e04:	d447      	bmi.n	409e96 <__sflush_r+0xfa>
  409e06:	6b29      	ldr	r1, [r5, #48]	; 0x30
  409e08:	f8c8 6000 	str.w	r6, [r8]
  409e0c:	b311      	cbz	r1, 409e54 <__sflush_r+0xb8>
  409e0e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  409e12:	4299      	cmp	r1, r3
  409e14:	d002      	beq.n	409e1c <__sflush_r+0x80>
  409e16:	4640      	mov	r0, r8
  409e18:	f000 f95a 	bl	40a0d0 <_free_r>
  409e1c:	2000      	movs	r0, #0
  409e1e:	6328      	str	r0, [r5, #48]	; 0x30
  409e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e24:	692e      	ldr	r6, [r5, #16]
  409e26:	b1ae      	cbz	r6, 409e54 <__sflush_r+0xb8>
  409e28:	682c      	ldr	r4, [r5, #0]
  409e2a:	602e      	str	r6, [r5, #0]
  409e2c:	0791      	lsls	r1, r2, #30
  409e2e:	bf0c      	ite	eq
  409e30:	696b      	ldreq	r3, [r5, #20]
  409e32:	2300      	movne	r3, #0
  409e34:	1ba4      	subs	r4, r4, r6
  409e36:	60ab      	str	r3, [r5, #8]
  409e38:	e00a      	b.n	409e50 <__sflush_r+0xb4>
  409e3a:	4623      	mov	r3, r4
  409e3c:	4632      	mov	r2, r6
  409e3e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  409e40:	69e9      	ldr	r1, [r5, #28]
  409e42:	4640      	mov	r0, r8
  409e44:	47b8      	blx	r7
  409e46:	2800      	cmp	r0, #0
  409e48:	eba4 0400 	sub.w	r4, r4, r0
  409e4c:	4406      	add	r6, r0
  409e4e:	dd04      	ble.n	409e5a <__sflush_r+0xbe>
  409e50:	2c00      	cmp	r4, #0
  409e52:	dcf2      	bgt.n	409e3a <__sflush_r+0x9e>
  409e54:	2000      	movs	r0, #0
  409e56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e5a:	89ab      	ldrh	r3, [r5, #12]
  409e5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409e60:	81ab      	strh	r3, [r5, #12]
  409e62:	f04f 30ff 	mov.w	r0, #4294967295
  409e66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e6a:	f8d8 4000 	ldr.w	r4, [r8]
  409e6e:	2c1d      	cmp	r4, #29
  409e70:	d8f3      	bhi.n	409e5a <__sflush_r+0xbe>
  409e72:	4b19      	ldr	r3, [pc, #100]	; (409ed8 <__sflush_r+0x13c>)
  409e74:	40e3      	lsrs	r3, r4
  409e76:	43db      	mvns	r3, r3
  409e78:	f013 0301 	ands.w	r3, r3, #1
  409e7c:	d1ed      	bne.n	409e5a <__sflush_r+0xbe>
  409e7e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  409e82:	606b      	str	r3, [r5, #4]
  409e84:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  409e88:	6929      	ldr	r1, [r5, #16]
  409e8a:	81ab      	strh	r3, [r5, #12]
  409e8c:	04da      	lsls	r2, r3, #19
  409e8e:	6029      	str	r1, [r5, #0]
  409e90:	d5b9      	bpl.n	409e06 <__sflush_r+0x6a>
  409e92:	2c00      	cmp	r4, #0
  409e94:	d1b7      	bne.n	409e06 <__sflush_r+0x6a>
  409e96:	6528      	str	r0, [r5, #80]	; 0x50
  409e98:	e7b5      	b.n	409e06 <__sflush_r+0x6a>
  409e9a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  409e9c:	2a00      	cmp	r2, #0
  409e9e:	dc8c      	bgt.n	409dba <__sflush_r+0x1e>
  409ea0:	e7d8      	b.n	409e54 <__sflush_r+0xb8>
  409ea2:	2301      	movs	r3, #1
  409ea4:	69e9      	ldr	r1, [r5, #28]
  409ea6:	4640      	mov	r0, r8
  409ea8:	47a0      	blx	r4
  409eaa:	1c43      	adds	r3, r0, #1
  409eac:	4602      	mov	r2, r0
  409eae:	d002      	beq.n	409eb6 <__sflush_r+0x11a>
  409eb0:	89ab      	ldrh	r3, [r5, #12]
  409eb2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  409eb4:	e78e      	b.n	409dd4 <__sflush_r+0x38>
  409eb6:	f8d8 3000 	ldr.w	r3, [r8]
  409eba:	2b00      	cmp	r3, #0
  409ebc:	d0f8      	beq.n	409eb0 <__sflush_r+0x114>
  409ebe:	2b1d      	cmp	r3, #29
  409ec0:	d001      	beq.n	409ec6 <__sflush_r+0x12a>
  409ec2:	2b16      	cmp	r3, #22
  409ec4:	d102      	bne.n	409ecc <__sflush_r+0x130>
  409ec6:	f8c8 6000 	str.w	r6, [r8]
  409eca:	e7c3      	b.n	409e54 <__sflush_r+0xb8>
  409ecc:	89ab      	ldrh	r3, [r5, #12]
  409ece:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409ed2:	81ab      	strh	r3, [r5, #12]
  409ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409ed8:	20400001 	.word	0x20400001

00409edc <_fflush_r>:
  409edc:	b538      	push	{r3, r4, r5, lr}
  409ede:	460d      	mov	r5, r1
  409ee0:	4604      	mov	r4, r0
  409ee2:	b108      	cbz	r0, 409ee8 <_fflush_r+0xc>
  409ee4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409ee6:	b1bb      	cbz	r3, 409f18 <_fflush_r+0x3c>
  409ee8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  409eec:	b188      	cbz	r0, 409f12 <_fflush_r+0x36>
  409eee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  409ef0:	07db      	lsls	r3, r3, #31
  409ef2:	d401      	bmi.n	409ef8 <_fflush_r+0x1c>
  409ef4:	0581      	lsls	r1, r0, #22
  409ef6:	d517      	bpl.n	409f28 <_fflush_r+0x4c>
  409ef8:	4620      	mov	r0, r4
  409efa:	4629      	mov	r1, r5
  409efc:	f7ff ff4e 	bl	409d9c <__sflush_r>
  409f00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  409f02:	07da      	lsls	r2, r3, #31
  409f04:	4604      	mov	r4, r0
  409f06:	d402      	bmi.n	409f0e <_fflush_r+0x32>
  409f08:	89ab      	ldrh	r3, [r5, #12]
  409f0a:	059b      	lsls	r3, r3, #22
  409f0c:	d507      	bpl.n	409f1e <_fflush_r+0x42>
  409f0e:	4620      	mov	r0, r4
  409f10:	bd38      	pop	{r3, r4, r5, pc}
  409f12:	4604      	mov	r4, r0
  409f14:	4620      	mov	r0, r4
  409f16:	bd38      	pop	{r3, r4, r5, pc}
  409f18:	f000 f838 	bl	409f8c <__sinit>
  409f1c:	e7e4      	b.n	409ee8 <_fflush_r+0xc>
  409f1e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  409f20:	f000 fb72 	bl	40a608 <__retarget_lock_release_recursive>
  409f24:	4620      	mov	r0, r4
  409f26:	bd38      	pop	{r3, r4, r5, pc}
  409f28:	6da8      	ldr	r0, [r5, #88]	; 0x58
  409f2a:	f000 fb6b 	bl	40a604 <__retarget_lock_acquire_recursive>
  409f2e:	e7e3      	b.n	409ef8 <_fflush_r+0x1c>

00409f30 <_cleanup_r>:
  409f30:	4901      	ldr	r1, [pc, #4]	; (409f38 <_cleanup_r+0x8>)
  409f32:	f000 bb2b 	b.w	40a58c <_fwalk_reent>
  409f36:	bf00      	nop
  409f38:	0040b439 	.word	0x0040b439

00409f3c <std.isra.0>:
  409f3c:	b510      	push	{r4, lr}
  409f3e:	2300      	movs	r3, #0
  409f40:	4604      	mov	r4, r0
  409f42:	8181      	strh	r1, [r0, #12]
  409f44:	81c2      	strh	r2, [r0, #14]
  409f46:	6003      	str	r3, [r0, #0]
  409f48:	6043      	str	r3, [r0, #4]
  409f4a:	6083      	str	r3, [r0, #8]
  409f4c:	6643      	str	r3, [r0, #100]	; 0x64
  409f4e:	6103      	str	r3, [r0, #16]
  409f50:	6143      	str	r3, [r0, #20]
  409f52:	6183      	str	r3, [r0, #24]
  409f54:	4619      	mov	r1, r3
  409f56:	2208      	movs	r2, #8
  409f58:	305c      	adds	r0, #92	; 0x5c
  409f5a:	f7fd f9e9 	bl	407330 <memset>
  409f5e:	4807      	ldr	r0, [pc, #28]	; (409f7c <std.isra.0+0x40>)
  409f60:	4907      	ldr	r1, [pc, #28]	; (409f80 <std.isra.0+0x44>)
  409f62:	4a08      	ldr	r2, [pc, #32]	; (409f84 <std.isra.0+0x48>)
  409f64:	4b08      	ldr	r3, [pc, #32]	; (409f88 <std.isra.0+0x4c>)
  409f66:	6220      	str	r0, [r4, #32]
  409f68:	61e4      	str	r4, [r4, #28]
  409f6a:	6261      	str	r1, [r4, #36]	; 0x24
  409f6c:	62a2      	str	r2, [r4, #40]	; 0x28
  409f6e:	62e3      	str	r3, [r4, #44]	; 0x2c
  409f70:	f104 0058 	add.w	r0, r4, #88	; 0x58
  409f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  409f78:	f000 bb40 	b.w	40a5fc <__retarget_lock_init_recursive>
  409f7c:	0040b1a9 	.word	0x0040b1a9
  409f80:	0040b1cd 	.word	0x0040b1cd
  409f84:	0040b209 	.word	0x0040b209
  409f88:	0040b229 	.word	0x0040b229

00409f8c <__sinit>:
  409f8c:	b510      	push	{r4, lr}
  409f8e:	4604      	mov	r4, r0
  409f90:	4812      	ldr	r0, [pc, #72]	; (409fdc <__sinit+0x50>)
  409f92:	f000 fb37 	bl	40a604 <__retarget_lock_acquire_recursive>
  409f96:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  409f98:	b9d2      	cbnz	r2, 409fd0 <__sinit+0x44>
  409f9a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  409f9e:	4810      	ldr	r0, [pc, #64]	; (409fe0 <__sinit+0x54>)
  409fa0:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  409fa4:	2103      	movs	r1, #3
  409fa6:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  409faa:	63e0      	str	r0, [r4, #60]	; 0x3c
  409fac:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  409fb0:	6860      	ldr	r0, [r4, #4]
  409fb2:	2104      	movs	r1, #4
  409fb4:	f7ff ffc2 	bl	409f3c <std.isra.0>
  409fb8:	2201      	movs	r2, #1
  409fba:	2109      	movs	r1, #9
  409fbc:	68a0      	ldr	r0, [r4, #8]
  409fbe:	f7ff ffbd 	bl	409f3c <std.isra.0>
  409fc2:	2202      	movs	r2, #2
  409fc4:	2112      	movs	r1, #18
  409fc6:	68e0      	ldr	r0, [r4, #12]
  409fc8:	f7ff ffb8 	bl	409f3c <std.isra.0>
  409fcc:	2301      	movs	r3, #1
  409fce:	63a3      	str	r3, [r4, #56]	; 0x38
  409fd0:	4802      	ldr	r0, [pc, #8]	; (409fdc <__sinit+0x50>)
  409fd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  409fd6:	f000 bb17 	b.w	40a608 <__retarget_lock_release_recursive>
  409fda:	bf00      	nop
  409fdc:	20400c30 	.word	0x20400c30
  409fe0:	00409f31 	.word	0x00409f31

00409fe4 <__sfp_lock_acquire>:
  409fe4:	4801      	ldr	r0, [pc, #4]	; (409fec <__sfp_lock_acquire+0x8>)
  409fe6:	f000 bb0d 	b.w	40a604 <__retarget_lock_acquire_recursive>
  409fea:	bf00      	nop
  409fec:	20400c44 	.word	0x20400c44

00409ff0 <__sfp_lock_release>:
  409ff0:	4801      	ldr	r0, [pc, #4]	; (409ff8 <__sfp_lock_release+0x8>)
  409ff2:	f000 bb09 	b.w	40a608 <__retarget_lock_release_recursive>
  409ff6:	bf00      	nop
  409ff8:	20400c44 	.word	0x20400c44

00409ffc <__libc_fini_array>:
  409ffc:	b538      	push	{r3, r4, r5, lr}
  409ffe:	4c0a      	ldr	r4, [pc, #40]	; (40a028 <__libc_fini_array+0x2c>)
  40a000:	4d0a      	ldr	r5, [pc, #40]	; (40a02c <__libc_fini_array+0x30>)
  40a002:	1b64      	subs	r4, r4, r5
  40a004:	10a4      	asrs	r4, r4, #2
  40a006:	d00a      	beq.n	40a01e <__libc_fini_array+0x22>
  40a008:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40a00c:	3b01      	subs	r3, #1
  40a00e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40a012:	3c01      	subs	r4, #1
  40a014:	f855 3904 	ldr.w	r3, [r5], #-4
  40a018:	4798      	blx	r3
  40a01a:	2c00      	cmp	r4, #0
  40a01c:	d1f9      	bne.n	40a012 <__libc_fini_array+0x16>
  40a01e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40a022:	f002 b84b 	b.w	40c0bc <_fini>
  40a026:	bf00      	nop
  40a028:	0040c0cc 	.word	0x0040c0cc
  40a02c:	0040c0c8 	.word	0x0040c0c8

0040a030 <_malloc_trim_r>:
  40a030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a032:	4f24      	ldr	r7, [pc, #144]	; (40a0c4 <_malloc_trim_r+0x94>)
  40a034:	460c      	mov	r4, r1
  40a036:	4606      	mov	r6, r0
  40a038:	f7fd f9c8 	bl	4073cc <__malloc_lock>
  40a03c:	68bb      	ldr	r3, [r7, #8]
  40a03e:	685d      	ldr	r5, [r3, #4]
  40a040:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40a044:	310f      	adds	r1, #15
  40a046:	f025 0503 	bic.w	r5, r5, #3
  40a04a:	4429      	add	r1, r5
  40a04c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40a050:	f021 010f 	bic.w	r1, r1, #15
  40a054:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40a058:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40a05c:	db07      	blt.n	40a06e <_malloc_trim_r+0x3e>
  40a05e:	2100      	movs	r1, #0
  40a060:	4630      	mov	r0, r6
  40a062:	f7fd fa29 	bl	4074b8 <_sbrk_r>
  40a066:	68bb      	ldr	r3, [r7, #8]
  40a068:	442b      	add	r3, r5
  40a06a:	4298      	cmp	r0, r3
  40a06c:	d004      	beq.n	40a078 <_malloc_trim_r+0x48>
  40a06e:	4630      	mov	r0, r6
  40a070:	f7fd f9b2 	bl	4073d8 <__malloc_unlock>
  40a074:	2000      	movs	r0, #0
  40a076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a078:	4261      	negs	r1, r4
  40a07a:	4630      	mov	r0, r6
  40a07c:	f7fd fa1c 	bl	4074b8 <_sbrk_r>
  40a080:	3001      	adds	r0, #1
  40a082:	d00d      	beq.n	40a0a0 <_malloc_trim_r+0x70>
  40a084:	4b10      	ldr	r3, [pc, #64]	; (40a0c8 <_malloc_trim_r+0x98>)
  40a086:	68ba      	ldr	r2, [r7, #8]
  40a088:	6819      	ldr	r1, [r3, #0]
  40a08a:	1b2d      	subs	r5, r5, r4
  40a08c:	f045 0501 	orr.w	r5, r5, #1
  40a090:	4630      	mov	r0, r6
  40a092:	1b09      	subs	r1, r1, r4
  40a094:	6055      	str	r5, [r2, #4]
  40a096:	6019      	str	r1, [r3, #0]
  40a098:	f7fd f99e 	bl	4073d8 <__malloc_unlock>
  40a09c:	2001      	movs	r0, #1
  40a09e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a0a0:	2100      	movs	r1, #0
  40a0a2:	4630      	mov	r0, r6
  40a0a4:	f7fd fa08 	bl	4074b8 <_sbrk_r>
  40a0a8:	68ba      	ldr	r2, [r7, #8]
  40a0aa:	1a83      	subs	r3, r0, r2
  40a0ac:	2b0f      	cmp	r3, #15
  40a0ae:	ddde      	ble.n	40a06e <_malloc_trim_r+0x3e>
  40a0b0:	4c06      	ldr	r4, [pc, #24]	; (40a0cc <_malloc_trim_r+0x9c>)
  40a0b2:	4905      	ldr	r1, [pc, #20]	; (40a0c8 <_malloc_trim_r+0x98>)
  40a0b4:	6824      	ldr	r4, [r4, #0]
  40a0b6:	f043 0301 	orr.w	r3, r3, #1
  40a0ba:	1b00      	subs	r0, r0, r4
  40a0bc:	6053      	str	r3, [r2, #4]
  40a0be:	6008      	str	r0, [r1, #0]
  40a0c0:	e7d5      	b.n	40a06e <_malloc_trim_r+0x3e>
  40a0c2:	bf00      	nop
  40a0c4:	20400448 	.word	0x20400448
  40a0c8:	20400b9c 	.word	0x20400b9c
  40a0cc:	20400850 	.word	0x20400850

0040a0d0 <_free_r>:
  40a0d0:	2900      	cmp	r1, #0
  40a0d2:	d044      	beq.n	40a15e <_free_r+0x8e>
  40a0d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a0d8:	460d      	mov	r5, r1
  40a0da:	4680      	mov	r8, r0
  40a0dc:	f7fd f976 	bl	4073cc <__malloc_lock>
  40a0e0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40a0e4:	4969      	ldr	r1, [pc, #420]	; (40a28c <_free_r+0x1bc>)
  40a0e6:	f027 0301 	bic.w	r3, r7, #1
  40a0ea:	f1a5 0408 	sub.w	r4, r5, #8
  40a0ee:	18e2      	adds	r2, r4, r3
  40a0f0:	688e      	ldr	r6, [r1, #8]
  40a0f2:	6850      	ldr	r0, [r2, #4]
  40a0f4:	42b2      	cmp	r2, r6
  40a0f6:	f020 0003 	bic.w	r0, r0, #3
  40a0fa:	d05e      	beq.n	40a1ba <_free_r+0xea>
  40a0fc:	07fe      	lsls	r6, r7, #31
  40a0fe:	6050      	str	r0, [r2, #4]
  40a100:	d40b      	bmi.n	40a11a <_free_r+0x4a>
  40a102:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40a106:	1be4      	subs	r4, r4, r7
  40a108:	f101 0e08 	add.w	lr, r1, #8
  40a10c:	68a5      	ldr	r5, [r4, #8]
  40a10e:	4575      	cmp	r5, lr
  40a110:	443b      	add	r3, r7
  40a112:	d06d      	beq.n	40a1f0 <_free_r+0x120>
  40a114:	68e7      	ldr	r7, [r4, #12]
  40a116:	60ef      	str	r7, [r5, #12]
  40a118:	60bd      	str	r5, [r7, #8]
  40a11a:	1815      	adds	r5, r2, r0
  40a11c:	686d      	ldr	r5, [r5, #4]
  40a11e:	07ed      	lsls	r5, r5, #31
  40a120:	d53e      	bpl.n	40a1a0 <_free_r+0xd0>
  40a122:	f043 0201 	orr.w	r2, r3, #1
  40a126:	6062      	str	r2, [r4, #4]
  40a128:	50e3      	str	r3, [r4, r3]
  40a12a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40a12e:	d217      	bcs.n	40a160 <_free_r+0x90>
  40a130:	08db      	lsrs	r3, r3, #3
  40a132:	1c58      	adds	r0, r3, #1
  40a134:	109a      	asrs	r2, r3, #2
  40a136:	684d      	ldr	r5, [r1, #4]
  40a138:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40a13c:	60a7      	str	r7, [r4, #8]
  40a13e:	2301      	movs	r3, #1
  40a140:	4093      	lsls	r3, r2
  40a142:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40a146:	432b      	orrs	r3, r5
  40a148:	3a08      	subs	r2, #8
  40a14a:	60e2      	str	r2, [r4, #12]
  40a14c:	604b      	str	r3, [r1, #4]
  40a14e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40a152:	60fc      	str	r4, [r7, #12]
  40a154:	4640      	mov	r0, r8
  40a156:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40a15a:	f7fd b93d 	b.w	4073d8 <__malloc_unlock>
  40a15e:	4770      	bx	lr
  40a160:	0a5a      	lsrs	r2, r3, #9
  40a162:	2a04      	cmp	r2, #4
  40a164:	d852      	bhi.n	40a20c <_free_r+0x13c>
  40a166:	099a      	lsrs	r2, r3, #6
  40a168:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40a16c:	00ff      	lsls	r7, r7, #3
  40a16e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40a172:	19c8      	adds	r0, r1, r7
  40a174:	59ca      	ldr	r2, [r1, r7]
  40a176:	3808      	subs	r0, #8
  40a178:	4290      	cmp	r0, r2
  40a17a:	d04f      	beq.n	40a21c <_free_r+0x14c>
  40a17c:	6851      	ldr	r1, [r2, #4]
  40a17e:	f021 0103 	bic.w	r1, r1, #3
  40a182:	428b      	cmp	r3, r1
  40a184:	d232      	bcs.n	40a1ec <_free_r+0x11c>
  40a186:	6892      	ldr	r2, [r2, #8]
  40a188:	4290      	cmp	r0, r2
  40a18a:	d1f7      	bne.n	40a17c <_free_r+0xac>
  40a18c:	68c3      	ldr	r3, [r0, #12]
  40a18e:	60a0      	str	r0, [r4, #8]
  40a190:	60e3      	str	r3, [r4, #12]
  40a192:	609c      	str	r4, [r3, #8]
  40a194:	60c4      	str	r4, [r0, #12]
  40a196:	4640      	mov	r0, r8
  40a198:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40a19c:	f7fd b91c 	b.w	4073d8 <__malloc_unlock>
  40a1a0:	6895      	ldr	r5, [r2, #8]
  40a1a2:	4f3b      	ldr	r7, [pc, #236]	; (40a290 <_free_r+0x1c0>)
  40a1a4:	42bd      	cmp	r5, r7
  40a1a6:	4403      	add	r3, r0
  40a1a8:	d040      	beq.n	40a22c <_free_r+0x15c>
  40a1aa:	68d0      	ldr	r0, [r2, #12]
  40a1ac:	60e8      	str	r0, [r5, #12]
  40a1ae:	f043 0201 	orr.w	r2, r3, #1
  40a1b2:	6085      	str	r5, [r0, #8]
  40a1b4:	6062      	str	r2, [r4, #4]
  40a1b6:	50e3      	str	r3, [r4, r3]
  40a1b8:	e7b7      	b.n	40a12a <_free_r+0x5a>
  40a1ba:	07ff      	lsls	r7, r7, #31
  40a1bc:	4403      	add	r3, r0
  40a1be:	d407      	bmi.n	40a1d0 <_free_r+0x100>
  40a1c0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40a1c4:	1aa4      	subs	r4, r4, r2
  40a1c6:	4413      	add	r3, r2
  40a1c8:	68a0      	ldr	r0, [r4, #8]
  40a1ca:	68e2      	ldr	r2, [r4, #12]
  40a1cc:	60c2      	str	r2, [r0, #12]
  40a1ce:	6090      	str	r0, [r2, #8]
  40a1d0:	4a30      	ldr	r2, [pc, #192]	; (40a294 <_free_r+0x1c4>)
  40a1d2:	6812      	ldr	r2, [r2, #0]
  40a1d4:	f043 0001 	orr.w	r0, r3, #1
  40a1d8:	4293      	cmp	r3, r2
  40a1da:	6060      	str	r0, [r4, #4]
  40a1dc:	608c      	str	r4, [r1, #8]
  40a1de:	d3b9      	bcc.n	40a154 <_free_r+0x84>
  40a1e0:	4b2d      	ldr	r3, [pc, #180]	; (40a298 <_free_r+0x1c8>)
  40a1e2:	4640      	mov	r0, r8
  40a1e4:	6819      	ldr	r1, [r3, #0]
  40a1e6:	f7ff ff23 	bl	40a030 <_malloc_trim_r>
  40a1ea:	e7b3      	b.n	40a154 <_free_r+0x84>
  40a1ec:	4610      	mov	r0, r2
  40a1ee:	e7cd      	b.n	40a18c <_free_r+0xbc>
  40a1f0:	1811      	adds	r1, r2, r0
  40a1f2:	6849      	ldr	r1, [r1, #4]
  40a1f4:	07c9      	lsls	r1, r1, #31
  40a1f6:	d444      	bmi.n	40a282 <_free_r+0x1b2>
  40a1f8:	6891      	ldr	r1, [r2, #8]
  40a1fa:	68d2      	ldr	r2, [r2, #12]
  40a1fc:	60ca      	str	r2, [r1, #12]
  40a1fe:	4403      	add	r3, r0
  40a200:	f043 0001 	orr.w	r0, r3, #1
  40a204:	6091      	str	r1, [r2, #8]
  40a206:	6060      	str	r0, [r4, #4]
  40a208:	50e3      	str	r3, [r4, r3]
  40a20a:	e7a3      	b.n	40a154 <_free_r+0x84>
  40a20c:	2a14      	cmp	r2, #20
  40a20e:	d816      	bhi.n	40a23e <_free_r+0x16e>
  40a210:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40a214:	00ff      	lsls	r7, r7, #3
  40a216:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40a21a:	e7aa      	b.n	40a172 <_free_r+0xa2>
  40a21c:	10aa      	asrs	r2, r5, #2
  40a21e:	2301      	movs	r3, #1
  40a220:	684d      	ldr	r5, [r1, #4]
  40a222:	4093      	lsls	r3, r2
  40a224:	432b      	orrs	r3, r5
  40a226:	604b      	str	r3, [r1, #4]
  40a228:	4603      	mov	r3, r0
  40a22a:	e7b0      	b.n	40a18e <_free_r+0xbe>
  40a22c:	f043 0201 	orr.w	r2, r3, #1
  40a230:	614c      	str	r4, [r1, #20]
  40a232:	610c      	str	r4, [r1, #16]
  40a234:	60e5      	str	r5, [r4, #12]
  40a236:	60a5      	str	r5, [r4, #8]
  40a238:	6062      	str	r2, [r4, #4]
  40a23a:	50e3      	str	r3, [r4, r3]
  40a23c:	e78a      	b.n	40a154 <_free_r+0x84>
  40a23e:	2a54      	cmp	r2, #84	; 0x54
  40a240:	d806      	bhi.n	40a250 <_free_r+0x180>
  40a242:	0b1a      	lsrs	r2, r3, #12
  40a244:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40a248:	00ff      	lsls	r7, r7, #3
  40a24a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40a24e:	e790      	b.n	40a172 <_free_r+0xa2>
  40a250:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40a254:	d806      	bhi.n	40a264 <_free_r+0x194>
  40a256:	0bda      	lsrs	r2, r3, #15
  40a258:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40a25c:	00ff      	lsls	r7, r7, #3
  40a25e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40a262:	e786      	b.n	40a172 <_free_r+0xa2>
  40a264:	f240 5054 	movw	r0, #1364	; 0x554
  40a268:	4282      	cmp	r2, r0
  40a26a:	d806      	bhi.n	40a27a <_free_r+0x1aa>
  40a26c:	0c9a      	lsrs	r2, r3, #18
  40a26e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40a272:	00ff      	lsls	r7, r7, #3
  40a274:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40a278:	e77b      	b.n	40a172 <_free_r+0xa2>
  40a27a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40a27e:	257e      	movs	r5, #126	; 0x7e
  40a280:	e777      	b.n	40a172 <_free_r+0xa2>
  40a282:	f043 0101 	orr.w	r1, r3, #1
  40a286:	6061      	str	r1, [r4, #4]
  40a288:	6013      	str	r3, [r2, #0]
  40a28a:	e763      	b.n	40a154 <_free_r+0x84>
  40a28c:	20400448 	.word	0x20400448
  40a290:	20400450 	.word	0x20400450
  40a294:	20400854 	.word	0x20400854
  40a298:	20400bcc 	.word	0x20400bcc

0040a29c <__sfvwrite_r>:
  40a29c:	6893      	ldr	r3, [r2, #8]
  40a29e:	2b00      	cmp	r3, #0
  40a2a0:	d073      	beq.n	40a38a <__sfvwrite_r+0xee>
  40a2a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a2a6:	898b      	ldrh	r3, [r1, #12]
  40a2a8:	b083      	sub	sp, #12
  40a2aa:	460c      	mov	r4, r1
  40a2ac:	0719      	lsls	r1, r3, #28
  40a2ae:	9000      	str	r0, [sp, #0]
  40a2b0:	4616      	mov	r6, r2
  40a2b2:	d526      	bpl.n	40a302 <__sfvwrite_r+0x66>
  40a2b4:	6922      	ldr	r2, [r4, #16]
  40a2b6:	b322      	cbz	r2, 40a302 <__sfvwrite_r+0x66>
  40a2b8:	f013 0002 	ands.w	r0, r3, #2
  40a2bc:	6835      	ldr	r5, [r6, #0]
  40a2be:	d02c      	beq.n	40a31a <__sfvwrite_r+0x7e>
  40a2c0:	f04f 0900 	mov.w	r9, #0
  40a2c4:	4fb0      	ldr	r7, [pc, #704]	; (40a588 <__sfvwrite_r+0x2ec>)
  40a2c6:	46c8      	mov	r8, r9
  40a2c8:	46b2      	mov	sl, r6
  40a2ca:	45b8      	cmp	r8, r7
  40a2cc:	4643      	mov	r3, r8
  40a2ce:	464a      	mov	r2, r9
  40a2d0:	bf28      	it	cs
  40a2d2:	463b      	movcs	r3, r7
  40a2d4:	9800      	ldr	r0, [sp, #0]
  40a2d6:	f1b8 0f00 	cmp.w	r8, #0
  40a2da:	d050      	beq.n	40a37e <__sfvwrite_r+0xe2>
  40a2dc:	69e1      	ldr	r1, [r4, #28]
  40a2de:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40a2e0:	47b0      	blx	r6
  40a2e2:	2800      	cmp	r0, #0
  40a2e4:	dd58      	ble.n	40a398 <__sfvwrite_r+0xfc>
  40a2e6:	f8da 3008 	ldr.w	r3, [sl, #8]
  40a2ea:	1a1b      	subs	r3, r3, r0
  40a2ec:	4481      	add	r9, r0
  40a2ee:	eba8 0800 	sub.w	r8, r8, r0
  40a2f2:	f8ca 3008 	str.w	r3, [sl, #8]
  40a2f6:	2b00      	cmp	r3, #0
  40a2f8:	d1e7      	bne.n	40a2ca <__sfvwrite_r+0x2e>
  40a2fa:	2000      	movs	r0, #0
  40a2fc:	b003      	add	sp, #12
  40a2fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a302:	4621      	mov	r1, r4
  40a304:	9800      	ldr	r0, [sp, #0]
  40a306:	f7fe fd17 	bl	408d38 <__swsetup_r>
  40a30a:	2800      	cmp	r0, #0
  40a30c:	f040 8133 	bne.w	40a576 <__sfvwrite_r+0x2da>
  40a310:	89a3      	ldrh	r3, [r4, #12]
  40a312:	6835      	ldr	r5, [r6, #0]
  40a314:	f013 0002 	ands.w	r0, r3, #2
  40a318:	d1d2      	bne.n	40a2c0 <__sfvwrite_r+0x24>
  40a31a:	f013 0901 	ands.w	r9, r3, #1
  40a31e:	d145      	bne.n	40a3ac <__sfvwrite_r+0x110>
  40a320:	464f      	mov	r7, r9
  40a322:	9601      	str	r6, [sp, #4]
  40a324:	b337      	cbz	r7, 40a374 <__sfvwrite_r+0xd8>
  40a326:	059a      	lsls	r2, r3, #22
  40a328:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40a32c:	f140 8083 	bpl.w	40a436 <__sfvwrite_r+0x19a>
  40a330:	4547      	cmp	r7, r8
  40a332:	46c3      	mov	fp, r8
  40a334:	f0c0 80ab 	bcc.w	40a48e <__sfvwrite_r+0x1f2>
  40a338:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40a33c:	f040 80ac 	bne.w	40a498 <__sfvwrite_r+0x1fc>
  40a340:	6820      	ldr	r0, [r4, #0]
  40a342:	46ba      	mov	sl, r7
  40a344:	465a      	mov	r2, fp
  40a346:	4649      	mov	r1, r9
  40a348:	f000 fa2a 	bl	40a7a0 <memmove>
  40a34c:	68a2      	ldr	r2, [r4, #8]
  40a34e:	6823      	ldr	r3, [r4, #0]
  40a350:	eba2 0208 	sub.w	r2, r2, r8
  40a354:	445b      	add	r3, fp
  40a356:	60a2      	str	r2, [r4, #8]
  40a358:	6023      	str	r3, [r4, #0]
  40a35a:	9a01      	ldr	r2, [sp, #4]
  40a35c:	6893      	ldr	r3, [r2, #8]
  40a35e:	eba3 030a 	sub.w	r3, r3, sl
  40a362:	44d1      	add	r9, sl
  40a364:	eba7 070a 	sub.w	r7, r7, sl
  40a368:	6093      	str	r3, [r2, #8]
  40a36a:	2b00      	cmp	r3, #0
  40a36c:	d0c5      	beq.n	40a2fa <__sfvwrite_r+0x5e>
  40a36e:	89a3      	ldrh	r3, [r4, #12]
  40a370:	2f00      	cmp	r7, #0
  40a372:	d1d8      	bne.n	40a326 <__sfvwrite_r+0x8a>
  40a374:	f8d5 9000 	ldr.w	r9, [r5]
  40a378:	686f      	ldr	r7, [r5, #4]
  40a37a:	3508      	adds	r5, #8
  40a37c:	e7d2      	b.n	40a324 <__sfvwrite_r+0x88>
  40a37e:	f8d5 9000 	ldr.w	r9, [r5]
  40a382:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40a386:	3508      	adds	r5, #8
  40a388:	e79f      	b.n	40a2ca <__sfvwrite_r+0x2e>
  40a38a:	2000      	movs	r0, #0
  40a38c:	4770      	bx	lr
  40a38e:	4621      	mov	r1, r4
  40a390:	9800      	ldr	r0, [sp, #0]
  40a392:	f7ff fda3 	bl	409edc <_fflush_r>
  40a396:	b370      	cbz	r0, 40a3f6 <__sfvwrite_r+0x15a>
  40a398:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a39c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a3a0:	f04f 30ff 	mov.w	r0, #4294967295
  40a3a4:	81a3      	strh	r3, [r4, #12]
  40a3a6:	b003      	add	sp, #12
  40a3a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a3ac:	4681      	mov	r9, r0
  40a3ae:	4633      	mov	r3, r6
  40a3b0:	464e      	mov	r6, r9
  40a3b2:	46a8      	mov	r8, r5
  40a3b4:	469a      	mov	sl, r3
  40a3b6:	464d      	mov	r5, r9
  40a3b8:	b34e      	cbz	r6, 40a40e <__sfvwrite_r+0x172>
  40a3ba:	b380      	cbz	r0, 40a41e <__sfvwrite_r+0x182>
  40a3bc:	6820      	ldr	r0, [r4, #0]
  40a3be:	6923      	ldr	r3, [r4, #16]
  40a3c0:	6962      	ldr	r2, [r4, #20]
  40a3c2:	45b1      	cmp	r9, r6
  40a3c4:	46cb      	mov	fp, r9
  40a3c6:	bf28      	it	cs
  40a3c8:	46b3      	movcs	fp, r6
  40a3ca:	4298      	cmp	r0, r3
  40a3cc:	465f      	mov	r7, fp
  40a3ce:	d904      	bls.n	40a3da <__sfvwrite_r+0x13e>
  40a3d0:	68a3      	ldr	r3, [r4, #8]
  40a3d2:	4413      	add	r3, r2
  40a3d4:	459b      	cmp	fp, r3
  40a3d6:	f300 80a6 	bgt.w	40a526 <__sfvwrite_r+0x28a>
  40a3da:	4593      	cmp	fp, r2
  40a3dc:	db4b      	blt.n	40a476 <__sfvwrite_r+0x1da>
  40a3de:	4613      	mov	r3, r2
  40a3e0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40a3e2:	69e1      	ldr	r1, [r4, #28]
  40a3e4:	9800      	ldr	r0, [sp, #0]
  40a3e6:	462a      	mov	r2, r5
  40a3e8:	47b8      	blx	r7
  40a3ea:	1e07      	subs	r7, r0, #0
  40a3ec:	ddd4      	ble.n	40a398 <__sfvwrite_r+0xfc>
  40a3ee:	ebb9 0907 	subs.w	r9, r9, r7
  40a3f2:	d0cc      	beq.n	40a38e <__sfvwrite_r+0xf2>
  40a3f4:	2001      	movs	r0, #1
  40a3f6:	f8da 3008 	ldr.w	r3, [sl, #8]
  40a3fa:	1bdb      	subs	r3, r3, r7
  40a3fc:	443d      	add	r5, r7
  40a3fe:	1bf6      	subs	r6, r6, r7
  40a400:	f8ca 3008 	str.w	r3, [sl, #8]
  40a404:	2b00      	cmp	r3, #0
  40a406:	f43f af78 	beq.w	40a2fa <__sfvwrite_r+0x5e>
  40a40a:	2e00      	cmp	r6, #0
  40a40c:	d1d5      	bne.n	40a3ba <__sfvwrite_r+0x11e>
  40a40e:	f108 0308 	add.w	r3, r8, #8
  40a412:	e913 0060 	ldmdb	r3, {r5, r6}
  40a416:	4698      	mov	r8, r3
  40a418:	3308      	adds	r3, #8
  40a41a:	2e00      	cmp	r6, #0
  40a41c:	d0f9      	beq.n	40a412 <__sfvwrite_r+0x176>
  40a41e:	4632      	mov	r2, r6
  40a420:	210a      	movs	r1, #10
  40a422:	4628      	mov	r0, r5
  40a424:	f000 f96c 	bl	40a700 <memchr>
  40a428:	2800      	cmp	r0, #0
  40a42a:	f000 80a1 	beq.w	40a570 <__sfvwrite_r+0x2d4>
  40a42e:	3001      	adds	r0, #1
  40a430:	eba0 0905 	sub.w	r9, r0, r5
  40a434:	e7c2      	b.n	40a3bc <__sfvwrite_r+0x120>
  40a436:	6820      	ldr	r0, [r4, #0]
  40a438:	6923      	ldr	r3, [r4, #16]
  40a43a:	4298      	cmp	r0, r3
  40a43c:	d802      	bhi.n	40a444 <__sfvwrite_r+0x1a8>
  40a43e:	6963      	ldr	r3, [r4, #20]
  40a440:	429f      	cmp	r7, r3
  40a442:	d25d      	bcs.n	40a500 <__sfvwrite_r+0x264>
  40a444:	45b8      	cmp	r8, r7
  40a446:	bf28      	it	cs
  40a448:	46b8      	movcs	r8, r7
  40a44a:	4642      	mov	r2, r8
  40a44c:	4649      	mov	r1, r9
  40a44e:	f000 f9a7 	bl	40a7a0 <memmove>
  40a452:	68a3      	ldr	r3, [r4, #8]
  40a454:	6822      	ldr	r2, [r4, #0]
  40a456:	eba3 0308 	sub.w	r3, r3, r8
  40a45a:	4442      	add	r2, r8
  40a45c:	60a3      	str	r3, [r4, #8]
  40a45e:	6022      	str	r2, [r4, #0]
  40a460:	b10b      	cbz	r3, 40a466 <__sfvwrite_r+0x1ca>
  40a462:	46c2      	mov	sl, r8
  40a464:	e779      	b.n	40a35a <__sfvwrite_r+0xbe>
  40a466:	4621      	mov	r1, r4
  40a468:	9800      	ldr	r0, [sp, #0]
  40a46a:	f7ff fd37 	bl	409edc <_fflush_r>
  40a46e:	2800      	cmp	r0, #0
  40a470:	d192      	bne.n	40a398 <__sfvwrite_r+0xfc>
  40a472:	46c2      	mov	sl, r8
  40a474:	e771      	b.n	40a35a <__sfvwrite_r+0xbe>
  40a476:	465a      	mov	r2, fp
  40a478:	4629      	mov	r1, r5
  40a47a:	f000 f991 	bl	40a7a0 <memmove>
  40a47e:	68a2      	ldr	r2, [r4, #8]
  40a480:	6823      	ldr	r3, [r4, #0]
  40a482:	eba2 020b 	sub.w	r2, r2, fp
  40a486:	445b      	add	r3, fp
  40a488:	60a2      	str	r2, [r4, #8]
  40a48a:	6023      	str	r3, [r4, #0]
  40a48c:	e7af      	b.n	40a3ee <__sfvwrite_r+0x152>
  40a48e:	6820      	ldr	r0, [r4, #0]
  40a490:	46b8      	mov	r8, r7
  40a492:	46ba      	mov	sl, r7
  40a494:	46bb      	mov	fp, r7
  40a496:	e755      	b.n	40a344 <__sfvwrite_r+0xa8>
  40a498:	6962      	ldr	r2, [r4, #20]
  40a49a:	6820      	ldr	r0, [r4, #0]
  40a49c:	6921      	ldr	r1, [r4, #16]
  40a49e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40a4a2:	eba0 0a01 	sub.w	sl, r0, r1
  40a4a6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40a4aa:	f10a 0001 	add.w	r0, sl, #1
  40a4ae:	ea4f 0868 	mov.w	r8, r8, asr #1
  40a4b2:	4438      	add	r0, r7
  40a4b4:	4540      	cmp	r0, r8
  40a4b6:	4642      	mov	r2, r8
  40a4b8:	bf84      	itt	hi
  40a4ba:	4680      	movhi	r8, r0
  40a4bc:	4642      	movhi	r2, r8
  40a4be:	055b      	lsls	r3, r3, #21
  40a4c0:	d544      	bpl.n	40a54c <__sfvwrite_r+0x2b0>
  40a4c2:	4611      	mov	r1, r2
  40a4c4:	9800      	ldr	r0, [sp, #0]
  40a4c6:	f7fc fbe9 	bl	406c9c <_malloc_r>
  40a4ca:	4683      	mov	fp, r0
  40a4cc:	2800      	cmp	r0, #0
  40a4ce:	d055      	beq.n	40a57c <__sfvwrite_r+0x2e0>
  40a4d0:	4652      	mov	r2, sl
  40a4d2:	6921      	ldr	r1, [r4, #16]
  40a4d4:	f7fc fe92 	bl	4071fc <memcpy>
  40a4d8:	89a3      	ldrh	r3, [r4, #12]
  40a4da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40a4de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40a4e2:	81a3      	strh	r3, [r4, #12]
  40a4e4:	eb0b 000a 	add.w	r0, fp, sl
  40a4e8:	eba8 030a 	sub.w	r3, r8, sl
  40a4ec:	f8c4 b010 	str.w	fp, [r4, #16]
  40a4f0:	f8c4 8014 	str.w	r8, [r4, #20]
  40a4f4:	6020      	str	r0, [r4, #0]
  40a4f6:	60a3      	str	r3, [r4, #8]
  40a4f8:	46b8      	mov	r8, r7
  40a4fa:	46ba      	mov	sl, r7
  40a4fc:	46bb      	mov	fp, r7
  40a4fe:	e721      	b.n	40a344 <__sfvwrite_r+0xa8>
  40a500:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  40a504:	42b9      	cmp	r1, r7
  40a506:	bf28      	it	cs
  40a508:	4639      	movcs	r1, r7
  40a50a:	464a      	mov	r2, r9
  40a50c:	fb91 f1f3 	sdiv	r1, r1, r3
  40a510:	9800      	ldr	r0, [sp, #0]
  40a512:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40a514:	fb03 f301 	mul.w	r3, r3, r1
  40a518:	69e1      	ldr	r1, [r4, #28]
  40a51a:	47b0      	blx	r6
  40a51c:	f1b0 0a00 	subs.w	sl, r0, #0
  40a520:	f73f af1b 	bgt.w	40a35a <__sfvwrite_r+0xbe>
  40a524:	e738      	b.n	40a398 <__sfvwrite_r+0xfc>
  40a526:	461a      	mov	r2, r3
  40a528:	4629      	mov	r1, r5
  40a52a:	9301      	str	r3, [sp, #4]
  40a52c:	f000 f938 	bl	40a7a0 <memmove>
  40a530:	6822      	ldr	r2, [r4, #0]
  40a532:	9b01      	ldr	r3, [sp, #4]
  40a534:	9800      	ldr	r0, [sp, #0]
  40a536:	441a      	add	r2, r3
  40a538:	6022      	str	r2, [r4, #0]
  40a53a:	4621      	mov	r1, r4
  40a53c:	f7ff fcce 	bl	409edc <_fflush_r>
  40a540:	9b01      	ldr	r3, [sp, #4]
  40a542:	2800      	cmp	r0, #0
  40a544:	f47f af28 	bne.w	40a398 <__sfvwrite_r+0xfc>
  40a548:	461f      	mov	r7, r3
  40a54a:	e750      	b.n	40a3ee <__sfvwrite_r+0x152>
  40a54c:	9800      	ldr	r0, [sp, #0]
  40a54e:	f000 fc85 	bl	40ae5c <_realloc_r>
  40a552:	4683      	mov	fp, r0
  40a554:	2800      	cmp	r0, #0
  40a556:	d1c5      	bne.n	40a4e4 <__sfvwrite_r+0x248>
  40a558:	9d00      	ldr	r5, [sp, #0]
  40a55a:	6921      	ldr	r1, [r4, #16]
  40a55c:	4628      	mov	r0, r5
  40a55e:	f7ff fdb7 	bl	40a0d0 <_free_r>
  40a562:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a566:	220c      	movs	r2, #12
  40a568:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40a56c:	602a      	str	r2, [r5, #0]
  40a56e:	e715      	b.n	40a39c <__sfvwrite_r+0x100>
  40a570:	f106 0901 	add.w	r9, r6, #1
  40a574:	e722      	b.n	40a3bc <__sfvwrite_r+0x120>
  40a576:	f04f 30ff 	mov.w	r0, #4294967295
  40a57a:	e6bf      	b.n	40a2fc <__sfvwrite_r+0x60>
  40a57c:	9a00      	ldr	r2, [sp, #0]
  40a57e:	230c      	movs	r3, #12
  40a580:	6013      	str	r3, [r2, #0]
  40a582:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a586:	e709      	b.n	40a39c <__sfvwrite_r+0x100>
  40a588:	7ffffc00 	.word	0x7ffffc00

0040a58c <_fwalk_reent>:
  40a58c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40a590:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40a594:	d01f      	beq.n	40a5d6 <_fwalk_reent+0x4a>
  40a596:	4688      	mov	r8, r1
  40a598:	4606      	mov	r6, r0
  40a59a:	f04f 0900 	mov.w	r9, #0
  40a59e:	687d      	ldr	r5, [r7, #4]
  40a5a0:	68bc      	ldr	r4, [r7, #8]
  40a5a2:	3d01      	subs	r5, #1
  40a5a4:	d411      	bmi.n	40a5ca <_fwalk_reent+0x3e>
  40a5a6:	89a3      	ldrh	r3, [r4, #12]
  40a5a8:	2b01      	cmp	r3, #1
  40a5aa:	f105 35ff 	add.w	r5, r5, #4294967295
  40a5ae:	d908      	bls.n	40a5c2 <_fwalk_reent+0x36>
  40a5b0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40a5b4:	3301      	adds	r3, #1
  40a5b6:	4621      	mov	r1, r4
  40a5b8:	4630      	mov	r0, r6
  40a5ba:	d002      	beq.n	40a5c2 <_fwalk_reent+0x36>
  40a5bc:	47c0      	blx	r8
  40a5be:	ea49 0900 	orr.w	r9, r9, r0
  40a5c2:	1c6b      	adds	r3, r5, #1
  40a5c4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40a5c8:	d1ed      	bne.n	40a5a6 <_fwalk_reent+0x1a>
  40a5ca:	683f      	ldr	r7, [r7, #0]
  40a5cc:	2f00      	cmp	r7, #0
  40a5ce:	d1e6      	bne.n	40a59e <_fwalk_reent+0x12>
  40a5d0:	4648      	mov	r0, r9
  40a5d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a5d6:	46b9      	mov	r9, r7
  40a5d8:	4648      	mov	r0, r9
  40a5da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a5de:	bf00      	nop

0040a5e0 <_localeconv_r>:
  40a5e0:	4a04      	ldr	r2, [pc, #16]	; (40a5f4 <_localeconv_r+0x14>)
  40a5e2:	4b05      	ldr	r3, [pc, #20]	; (40a5f8 <_localeconv_r+0x18>)
  40a5e4:	6812      	ldr	r2, [r2, #0]
  40a5e6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  40a5e8:	2800      	cmp	r0, #0
  40a5ea:	bf08      	it	eq
  40a5ec:	4618      	moveq	r0, r3
  40a5ee:	30f0      	adds	r0, #240	; 0xf0
  40a5f0:	4770      	bx	lr
  40a5f2:	bf00      	nop
  40a5f4:	20400018 	.word	0x20400018
  40a5f8:	2040085c 	.word	0x2040085c

0040a5fc <__retarget_lock_init_recursive>:
  40a5fc:	4770      	bx	lr
  40a5fe:	bf00      	nop

0040a600 <__retarget_lock_close_recursive>:
  40a600:	4770      	bx	lr
  40a602:	bf00      	nop

0040a604 <__retarget_lock_acquire_recursive>:
  40a604:	4770      	bx	lr
  40a606:	bf00      	nop

0040a608 <__retarget_lock_release_recursive>:
  40a608:	4770      	bx	lr
  40a60a:	bf00      	nop

0040a60c <__swhatbuf_r>:
  40a60c:	b570      	push	{r4, r5, r6, lr}
  40a60e:	460c      	mov	r4, r1
  40a610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a614:	2900      	cmp	r1, #0
  40a616:	b090      	sub	sp, #64	; 0x40
  40a618:	4615      	mov	r5, r2
  40a61a:	461e      	mov	r6, r3
  40a61c:	db14      	blt.n	40a648 <__swhatbuf_r+0x3c>
  40a61e:	aa01      	add	r2, sp, #4
  40a620:	f000 fff0 	bl	40b604 <_fstat_r>
  40a624:	2800      	cmp	r0, #0
  40a626:	db0f      	blt.n	40a648 <__swhatbuf_r+0x3c>
  40a628:	9a02      	ldr	r2, [sp, #8]
  40a62a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40a62e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40a632:	fab2 f282 	clz	r2, r2
  40a636:	0952      	lsrs	r2, r2, #5
  40a638:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40a63c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40a640:	6032      	str	r2, [r6, #0]
  40a642:	602b      	str	r3, [r5, #0]
  40a644:	b010      	add	sp, #64	; 0x40
  40a646:	bd70      	pop	{r4, r5, r6, pc}
  40a648:	89a2      	ldrh	r2, [r4, #12]
  40a64a:	2300      	movs	r3, #0
  40a64c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40a650:	6033      	str	r3, [r6, #0]
  40a652:	d004      	beq.n	40a65e <__swhatbuf_r+0x52>
  40a654:	2240      	movs	r2, #64	; 0x40
  40a656:	4618      	mov	r0, r3
  40a658:	602a      	str	r2, [r5, #0]
  40a65a:	b010      	add	sp, #64	; 0x40
  40a65c:	bd70      	pop	{r4, r5, r6, pc}
  40a65e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40a662:	602b      	str	r3, [r5, #0]
  40a664:	b010      	add	sp, #64	; 0x40
  40a666:	bd70      	pop	{r4, r5, r6, pc}

0040a668 <__smakebuf_r>:
  40a668:	898a      	ldrh	r2, [r1, #12]
  40a66a:	0792      	lsls	r2, r2, #30
  40a66c:	460b      	mov	r3, r1
  40a66e:	d506      	bpl.n	40a67e <__smakebuf_r+0x16>
  40a670:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40a674:	2101      	movs	r1, #1
  40a676:	601a      	str	r2, [r3, #0]
  40a678:	611a      	str	r2, [r3, #16]
  40a67a:	6159      	str	r1, [r3, #20]
  40a67c:	4770      	bx	lr
  40a67e:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a680:	b083      	sub	sp, #12
  40a682:	ab01      	add	r3, sp, #4
  40a684:	466a      	mov	r2, sp
  40a686:	460c      	mov	r4, r1
  40a688:	4606      	mov	r6, r0
  40a68a:	f7ff ffbf 	bl	40a60c <__swhatbuf_r>
  40a68e:	9900      	ldr	r1, [sp, #0]
  40a690:	4605      	mov	r5, r0
  40a692:	4630      	mov	r0, r6
  40a694:	f7fc fb02 	bl	406c9c <_malloc_r>
  40a698:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a69c:	b1d8      	cbz	r0, 40a6d6 <__smakebuf_r+0x6e>
  40a69e:	9a01      	ldr	r2, [sp, #4]
  40a6a0:	4f15      	ldr	r7, [pc, #84]	; (40a6f8 <__smakebuf_r+0x90>)
  40a6a2:	9900      	ldr	r1, [sp, #0]
  40a6a4:	63f7      	str	r7, [r6, #60]	; 0x3c
  40a6a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40a6aa:	81a3      	strh	r3, [r4, #12]
  40a6ac:	6020      	str	r0, [r4, #0]
  40a6ae:	6120      	str	r0, [r4, #16]
  40a6b0:	6161      	str	r1, [r4, #20]
  40a6b2:	b91a      	cbnz	r2, 40a6bc <__smakebuf_r+0x54>
  40a6b4:	432b      	orrs	r3, r5
  40a6b6:	81a3      	strh	r3, [r4, #12]
  40a6b8:	b003      	add	sp, #12
  40a6ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a6bc:	4630      	mov	r0, r6
  40a6be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40a6c2:	f000 ffb3 	bl	40b62c <_isatty_r>
  40a6c6:	b1a0      	cbz	r0, 40a6f2 <__smakebuf_r+0x8a>
  40a6c8:	89a3      	ldrh	r3, [r4, #12]
  40a6ca:	f023 0303 	bic.w	r3, r3, #3
  40a6ce:	f043 0301 	orr.w	r3, r3, #1
  40a6d2:	b21b      	sxth	r3, r3
  40a6d4:	e7ee      	b.n	40a6b4 <__smakebuf_r+0x4c>
  40a6d6:	059a      	lsls	r2, r3, #22
  40a6d8:	d4ee      	bmi.n	40a6b8 <__smakebuf_r+0x50>
  40a6da:	f023 0303 	bic.w	r3, r3, #3
  40a6de:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40a6e2:	f043 0302 	orr.w	r3, r3, #2
  40a6e6:	2101      	movs	r1, #1
  40a6e8:	81a3      	strh	r3, [r4, #12]
  40a6ea:	6022      	str	r2, [r4, #0]
  40a6ec:	6122      	str	r2, [r4, #16]
  40a6ee:	6161      	str	r1, [r4, #20]
  40a6f0:	e7e2      	b.n	40a6b8 <__smakebuf_r+0x50>
  40a6f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a6f6:	e7dd      	b.n	40a6b4 <__smakebuf_r+0x4c>
  40a6f8:	00409f31 	.word	0x00409f31
  40a6fc:	00000000 	.word	0x00000000

0040a700 <memchr>:
  40a700:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40a704:	2a10      	cmp	r2, #16
  40a706:	db2b      	blt.n	40a760 <memchr+0x60>
  40a708:	f010 0f07 	tst.w	r0, #7
  40a70c:	d008      	beq.n	40a720 <memchr+0x20>
  40a70e:	f810 3b01 	ldrb.w	r3, [r0], #1
  40a712:	3a01      	subs	r2, #1
  40a714:	428b      	cmp	r3, r1
  40a716:	d02d      	beq.n	40a774 <memchr+0x74>
  40a718:	f010 0f07 	tst.w	r0, #7
  40a71c:	b342      	cbz	r2, 40a770 <memchr+0x70>
  40a71e:	d1f6      	bne.n	40a70e <memchr+0xe>
  40a720:	b4f0      	push	{r4, r5, r6, r7}
  40a722:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  40a726:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40a72a:	f022 0407 	bic.w	r4, r2, #7
  40a72e:	f07f 0700 	mvns.w	r7, #0
  40a732:	2300      	movs	r3, #0
  40a734:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  40a738:	3c08      	subs	r4, #8
  40a73a:	ea85 0501 	eor.w	r5, r5, r1
  40a73e:	ea86 0601 	eor.w	r6, r6, r1
  40a742:	fa85 f547 	uadd8	r5, r5, r7
  40a746:	faa3 f587 	sel	r5, r3, r7
  40a74a:	fa86 f647 	uadd8	r6, r6, r7
  40a74e:	faa5 f687 	sel	r6, r5, r7
  40a752:	b98e      	cbnz	r6, 40a778 <memchr+0x78>
  40a754:	d1ee      	bne.n	40a734 <memchr+0x34>
  40a756:	bcf0      	pop	{r4, r5, r6, r7}
  40a758:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40a75c:	f002 0207 	and.w	r2, r2, #7
  40a760:	b132      	cbz	r2, 40a770 <memchr+0x70>
  40a762:	f810 3b01 	ldrb.w	r3, [r0], #1
  40a766:	3a01      	subs	r2, #1
  40a768:	ea83 0301 	eor.w	r3, r3, r1
  40a76c:	b113      	cbz	r3, 40a774 <memchr+0x74>
  40a76e:	d1f8      	bne.n	40a762 <memchr+0x62>
  40a770:	2000      	movs	r0, #0
  40a772:	4770      	bx	lr
  40a774:	3801      	subs	r0, #1
  40a776:	4770      	bx	lr
  40a778:	2d00      	cmp	r5, #0
  40a77a:	bf06      	itte	eq
  40a77c:	4635      	moveq	r5, r6
  40a77e:	3803      	subeq	r0, #3
  40a780:	3807      	subne	r0, #7
  40a782:	f015 0f01 	tst.w	r5, #1
  40a786:	d107      	bne.n	40a798 <memchr+0x98>
  40a788:	3001      	adds	r0, #1
  40a78a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40a78e:	bf02      	ittt	eq
  40a790:	3001      	addeq	r0, #1
  40a792:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  40a796:	3001      	addeq	r0, #1
  40a798:	bcf0      	pop	{r4, r5, r6, r7}
  40a79a:	3801      	subs	r0, #1
  40a79c:	4770      	bx	lr
  40a79e:	bf00      	nop

0040a7a0 <memmove>:
  40a7a0:	4288      	cmp	r0, r1
  40a7a2:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a7a4:	d90d      	bls.n	40a7c2 <memmove+0x22>
  40a7a6:	188b      	adds	r3, r1, r2
  40a7a8:	4298      	cmp	r0, r3
  40a7aa:	d20a      	bcs.n	40a7c2 <memmove+0x22>
  40a7ac:	1884      	adds	r4, r0, r2
  40a7ae:	2a00      	cmp	r2, #0
  40a7b0:	d051      	beq.n	40a856 <memmove+0xb6>
  40a7b2:	4622      	mov	r2, r4
  40a7b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40a7b8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40a7bc:	4299      	cmp	r1, r3
  40a7be:	d1f9      	bne.n	40a7b4 <memmove+0x14>
  40a7c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a7c2:	2a0f      	cmp	r2, #15
  40a7c4:	d948      	bls.n	40a858 <memmove+0xb8>
  40a7c6:	ea41 0300 	orr.w	r3, r1, r0
  40a7ca:	079b      	lsls	r3, r3, #30
  40a7cc:	d146      	bne.n	40a85c <memmove+0xbc>
  40a7ce:	f100 0410 	add.w	r4, r0, #16
  40a7d2:	f101 0310 	add.w	r3, r1, #16
  40a7d6:	4615      	mov	r5, r2
  40a7d8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40a7dc:	f844 6c10 	str.w	r6, [r4, #-16]
  40a7e0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40a7e4:	f844 6c0c 	str.w	r6, [r4, #-12]
  40a7e8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40a7ec:	f844 6c08 	str.w	r6, [r4, #-8]
  40a7f0:	3d10      	subs	r5, #16
  40a7f2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40a7f6:	f844 6c04 	str.w	r6, [r4, #-4]
  40a7fa:	2d0f      	cmp	r5, #15
  40a7fc:	f103 0310 	add.w	r3, r3, #16
  40a800:	f104 0410 	add.w	r4, r4, #16
  40a804:	d8e8      	bhi.n	40a7d8 <memmove+0x38>
  40a806:	f1a2 0310 	sub.w	r3, r2, #16
  40a80a:	f023 030f 	bic.w	r3, r3, #15
  40a80e:	f002 0e0f 	and.w	lr, r2, #15
  40a812:	3310      	adds	r3, #16
  40a814:	f1be 0f03 	cmp.w	lr, #3
  40a818:	4419      	add	r1, r3
  40a81a:	4403      	add	r3, r0
  40a81c:	d921      	bls.n	40a862 <memmove+0xc2>
  40a81e:	1f1e      	subs	r6, r3, #4
  40a820:	460d      	mov	r5, r1
  40a822:	4674      	mov	r4, lr
  40a824:	3c04      	subs	r4, #4
  40a826:	f855 7b04 	ldr.w	r7, [r5], #4
  40a82a:	f846 7f04 	str.w	r7, [r6, #4]!
  40a82e:	2c03      	cmp	r4, #3
  40a830:	d8f8      	bhi.n	40a824 <memmove+0x84>
  40a832:	f1ae 0404 	sub.w	r4, lr, #4
  40a836:	f024 0403 	bic.w	r4, r4, #3
  40a83a:	3404      	adds	r4, #4
  40a83c:	4421      	add	r1, r4
  40a83e:	4423      	add	r3, r4
  40a840:	f002 0203 	and.w	r2, r2, #3
  40a844:	b162      	cbz	r2, 40a860 <memmove+0xc0>
  40a846:	3b01      	subs	r3, #1
  40a848:	440a      	add	r2, r1
  40a84a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40a84e:	f803 4f01 	strb.w	r4, [r3, #1]!
  40a852:	428a      	cmp	r2, r1
  40a854:	d1f9      	bne.n	40a84a <memmove+0xaa>
  40a856:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a858:	4603      	mov	r3, r0
  40a85a:	e7f3      	b.n	40a844 <memmove+0xa4>
  40a85c:	4603      	mov	r3, r0
  40a85e:	e7f2      	b.n	40a846 <memmove+0xa6>
  40a860:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a862:	4672      	mov	r2, lr
  40a864:	e7ee      	b.n	40a844 <memmove+0xa4>
  40a866:	bf00      	nop

0040a868 <_Balloc>:
  40a868:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40a86a:	b570      	push	{r4, r5, r6, lr}
  40a86c:	4605      	mov	r5, r0
  40a86e:	460c      	mov	r4, r1
  40a870:	b14b      	cbz	r3, 40a886 <_Balloc+0x1e>
  40a872:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40a876:	b180      	cbz	r0, 40a89a <_Balloc+0x32>
  40a878:	6802      	ldr	r2, [r0, #0]
  40a87a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40a87e:	2300      	movs	r3, #0
  40a880:	6103      	str	r3, [r0, #16]
  40a882:	60c3      	str	r3, [r0, #12]
  40a884:	bd70      	pop	{r4, r5, r6, pc}
  40a886:	2221      	movs	r2, #33	; 0x21
  40a888:	2104      	movs	r1, #4
  40a88a:	f000 fd93 	bl	40b3b4 <_calloc_r>
  40a88e:	64e8      	str	r0, [r5, #76]	; 0x4c
  40a890:	4603      	mov	r3, r0
  40a892:	2800      	cmp	r0, #0
  40a894:	d1ed      	bne.n	40a872 <_Balloc+0xa>
  40a896:	2000      	movs	r0, #0
  40a898:	bd70      	pop	{r4, r5, r6, pc}
  40a89a:	2101      	movs	r1, #1
  40a89c:	fa01 f604 	lsl.w	r6, r1, r4
  40a8a0:	1d72      	adds	r2, r6, #5
  40a8a2:	4628      	mov	r0, r5
  40a8a4:	0092      	lsls	r2, r2, #2
  40a8a6:	f000 fd85 	bl	40b3b4 <_calloc_r>
  40a8aa:	2800      	cmp	r0, #0
  40a8ac:	d0f3      	beq.n	40a896 <_Balloc+0x2e>
  40a8ae:	6044      	str	r4, [r0, #4]
  40a8b0:	6086      	str	r6, [r0, #8]
  40a8b2:	e7e4      	b.n	40a87e <_Balloc+0x16>

0040a8b4 <_Bfree>:
  40a8b4:	b131      	cbz	r1, 40a8c4 <_Bfree+0x10>
  40a8b6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40a8b8:	684a      	ldr	r2, [r1, #4]
  40a8ba:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40a8be:	6008      	str	r0, [r1, #0]
  40a8c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40a8c4:	4770      	bx	lr
  40a8c6:	bf00      	nop

0040a8c8 <__multadd>:
  40a8c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a8ca:	690c      	ldr	r4, [r1, #16]
  40a8cc:	b083      	sub	sp, #12
  40a8ce:	460d      	mov	r5, r1
  40a8d0:	4606      	mov	r6, r0
  40a8d2:	f101 0e14 	add.w	lr, r1, #20
  40a8d6:	2700      	movs	r7, #0
  40a8d8:	f8de 0000 	ldr.w	r0, [lr]
  40a8dc:	b281      	uxth	r1, r0
  40a8de:	fb02 3301 	mla	r3, r2, r1, r3
  40a8e2:	0c01      	lsrs	r1, r0, #16
  40a8e4:	0c18      	lsrs	r0, r3, #16
  40a8e6:	fb02 0101 	mla	r1, r2, r1, r0
  40a8ea:	b29b      	uxth	r3, r3
  40a8ec:	3701      	adds	r7, #1
  40a8ee:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40a8f2:	42bc      	cmp	r4, r7
  40a8f4:	f84e 3b04 	str.w	r3, [lr], #4
  40a8f8:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40a8fc:	dcec      	bgt.n	40a8d8 <__multadd+0x10>
  40a8fe:	b13b      	cbz	r3, 40a910 <__multadd+0x48>
  40a900:	68aa      	ldr	r2, [r5, #8]
  40a902:	4294      	cmp	r4, r2
  40a904:	da07      	bge.n	40a916 <__multadd+0x4e>
  40a906:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40a90a:	3401      	adds	r4, #1
  40a90c:	6153      	str	r3, [r2, #20]
  40a90e:	612c      	str	r4, [r5, #16]
  40a910:	4628      	mov	r0, r5
  40a912:	b003      	add	sp, #12
  40a914:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a916:	6869      	ldr	r1, [r5, #4]
  40a918:	9301      	str	r3, [sp, #4]
  40a91a:	3101      	adds	r1, #1
  40a91c:	4630      	mov	r0, r6
  40a91e:	f7ff ffa3 	bl	40a868 <_Balloc>
  40a922:	692a      	ldr	r2, [r5, #16]
  40a924:	3202      	adds	r2, #2
  40a926:	f105 010c 	add.w	r1, r5, #12
  40a92a:	4607      	mov	r7, r0
  40a92c:	0092      	lsls	r2, r2, #2
  40a92e:	300c      	adds	r0, #12
  40a930:	f7fc fc64 	bl	4071fc <memcpy>
  40a934:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40a936:	6869      	ldr	r1, [r5, #4]
  40a938:	9b01      	ldr	r3, [sp, #4]
  40a93a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40a93e:	6028      	str	r0, [r5, #0]
  40a940:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40a944:	463d      	mov	r5, r7
  40a946:	e7de      	b.n	40a906 <__multadd+0x3e>

0040a948 <__hi0bits>:
  40a948:	0c02      	lsrs	r2, r0, #16
  40a94a:	0412      	lsls	r2, r2, #16
  40a94c:	4603      	mov	r3, r0
  40a94e:	b9b2      	cbnz	r2, 40a97e <__hi0bits+0x36>
  40a950:	0403      	lsls	r3, r0, #16
  40a952:	2010      	movs	r0, #16
  40a954:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40a958:	bf04      	itt	eq
  40a95a:	021b      	lsleq	r3, r3, #8
  40a95c:	3008      	addeq	r0, #8
  40a95e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40a962:	bf04      	itt	eq
  40a964:	011b      	lsleq	r3, r3, #4
  40a966:	3004      	addeq	r0, #4
  40a968:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40a96c:	bf04      	itt	eq
  40a96e:	009b      	lsleq	r3, r3, #2
  40a970:	3002      	addeq	r0, #2
  40a972:	2b00      	cmp	r3, #0
  40a974:	db02      	blt.n	40a97c <__hi0bits+0x34>
  40a976:	005b      	lsls	r3, r3, #1
  40a978:	d403      	bmi.n	40a982 <__hi0bits+0x3a>
  40a97a:	2020      	movs	r0, #32
  40a97c:	4770      	bx	lr
  40a97e:	2000      	movs	r0, #0
  40a980:	e7e8      	b.n	40a954 <__hi0bits+0xc>
  40a982:	3001      	adds	r0, #1
  40a984:	4770      	bx	lr
  40a986:	bf00      	nop

0040a988 <__lo0bits>:
  40a988:	6803      	ldr	r3, [r0, #0]
  40a98a:	f013 0207 	ands.w	r2, r3, #7
  40a98e:	4601      	mov	r1, r0
  40a990:	d007      	beq.n	40a9a2 <__lo0bits+0x1a>
  40a992:	07da      	lsls	r2, r3, #31
  40a994:	d421      	bmi.n	40a9da <__lo0bits+0x52>
  40a996:	0798      	lsls	r0, r3, #30
  40a998:	d421      	bmi.n	40a9de <__lo0bits+0x56>
  40a99a:	089b      	lsrs	r3, r3, #2
  40a99c:	600b      	str	r3, [r1, #0]
  40a99e:	2002      	movs	r0, #2
  40a9a0:	4770      	bx	lr
  40a9a2:	b298      	uxth	r0, r3
  40a9a4:	b198      	cbz	r0, 40a9ce <__lo0bits+0x46>
  40a9a6:	4610      	mov	r0, r2
  40a9a8:	f013 0fff 	tst.w	r3, #255	; 0xff
  40a9ac:	bf04      	itt	eq
  40a9ae:	0a1b      	lsreq	r3, r3, #8
  40a9b0:	3008      	addeq	r0, #8
  40a9b2:	071a      	lsls	r2, r3, #28
  40a9b4:	bf04      	itt	eq
  40a9b6:	091b      	lsreq	r3, r3, #4
  40a9b8:	3004      	addeq	r0, #4
  40a9ba:	079a      	lsls	r2, r3, #30
  40a9bc:	bf04      	itt	eq
  40a9be:	089b      	lsreq	r3, r3, #2
  40a9c0:	3002      	addeq	r0, #2
  40a9c2:	07da      	lsls	r2, r3, #31
  40a9c4:	d407      	bmi.n	40a9d6 <__lo0bits+0x4e>
  40a9c6:	085b      	lsrs	r3, r3, #1
  40a9c8:	d104      	bne.n	40a9d4 <__lo0bits+0x4c>
  40a9ca:	2020      	movs	r0, #32
  40a9cc:	4770      	bx	lr
  40a9ce:	0c1b      	lsrs	r3, r3, #16
  40a9d0:	2010      	movs	r0, #16
  40a9d2:	e7e9      	b.n	40a9a8 <__lo0bits+0x20>
  40a9d4:	3001      	adds	r0, #1
  40a9d6:	600b      	str	r3, [r1, #0]
  40a9d8:	4770      	bx	lr
  40a9da:	2000      	movs	r0, #0
  40a9dc:	4770      	bx	lr
  40a9de:	085b      	lsrs	r3, r3, #1
  40a9e0:	600b      	str	r3, [r1, #0]
  40a9e2:	2001      	movs	r0, #1
  40a9e4:	4770      	bx	lr
  40a9e6:	bf00      	nop

0040a9e8 <__i2b>:
  40a9e8:	b510      	push	{r4, lr}
  40a9ea:	460c      	mov	r4, r1
  40a9ec:	2101      	movs	r1, #1
  40a9ee:	f7ff ff3b 	bl	40a868 <_Balloc>
  40a9f2:	2201      	movs	r2, #1
  40a9f4:	6144      	str	r4, [r0, #20]
  40a9f6:	6102      	str	r2, [r0, #16]
  40a9f8:	bd10      	pop	{r4, pc}
  40a9fa:	bf00      	nop

0040a9fc <__multiply>:
  40a9fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40aa00:	690c      	ldr	r4, [r1, #16]
  40aa02:	6915      	ldr	r5, [r2, #16]
  40aa04:	42ac      	cmp	r4, r5
  40aa06:	b083      	sub	sp, #12
  40aa08:	468b      	mov	fp, r1
  40aa0a:	4616      	mov	r6, r2
  40aa0c:	da04      	bge.n	40aa18 <__multiply+0x1c>
  40aa0e:	4622      	mov	r2, r4
  40aa10:	46b3      	mov	fp, r6
  40aa12:	462c      	mov	r4, r5
  40aa14:	460e      	mov	r6, r1
  40aa16:	4615      	mov	r5, r2
  40aa18:	f8db 3008 	ldr.w	r3, [fp, #8]
  40aa1c:	f8db 1004 	ldr.w	r1, [fp, #4]
  40aa20:	eb04 0805 	add.w	r8, r4, r5
  40aa24:	4598      	cmp	r8, r3
  40aa26:	bfc8      	it	gt
  40aa28:	3101      	addgt	r1, #1
  40aa2a:	f7ff ff1d 	bl	40a868 <_Balloc>
  40aa2e:	f100 0914 	add.w	r9, r0, #20
  40aa32:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40aa36:	45d1      	cmp	r9, sl
  40aa38:	9000      	str	r0, [sp, #0]
  40aa3a:	d205      	bcs.n	40aa48 <__multiply+0x4c>
  40aa3c:	464b      	mov	r3, r9
  40aa3e:	2100      	movs	r1, #0
  40aa40:	f843 1b04 	str.w	r1, [r3], #4
  40aa44:	459a      	cmp	sl, r3
  40aa46:	d8fb      	bhi.n	40aa40 <__multiply+0x44>
  40aa48:	f106 0c14 	add.w	ip, r6, #20
  40aa4c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40aa50:	f10b 0b14 	add.w	fp, fp, #20
  40aa54:	459c      	cmp	ip, r3
  40aa56:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40aa5a:	d24c      	bcs.n	40aaf6 <__multiply+0xfa>
  40aa5c:	f8cd a004 	str.w	sl, [sp, #4]
  40aa60:	469a      	mov	sl, r3
  40aa62:	f8dc 5000 	ldr.w	r5, [ip]
  40aa66:	b2af      	uxth	r7, r5
  40aa68:	b1ef      	cbz	r7, 40aaa6 <__multiply+0xaa>
  40aa6a:	2100      	movs	r1, #0
  40aa6c:	464d      	mov	r5, r9
  40aa6e:	465e      	mov	r6, fp
  40aa70:	460c      	mov	r4, r1
  40aa72:	f856 2b04 	ldr.w	r2, [r6], #4
  40aa76:	6828      	ldr	r0, [r5, #0]
  40aa78:	b293      	uxth	r3, r2
  40aa7a:	b281      	uxth	r1, r0
  40aa7c:	fb07 1303 	mla	r3, r7, r3, r1
  40aa80:	0c12      	lsrs	r2, r2, #16
  40aa82:	0c01      	lsrs	r1, r0, #16
  40aa84:	4423      	add	r3, r4
  40aa86:	fb07 1102 	mla	r1, r7, r2, r1
  40aa8a:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40aa8e:	b29b      	uxth	r3, r3
  40aa90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40aa94:	45b6      	cmp	lr, r6
  40aa96:	f845 3b04 	str.w	r3, [r5], #4
  40aa9a:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40aa9e:	d8e8      	bhi.n	40aa72 <__multiply+0x76>
  40aaa0:	602c      	str	r4, [r5, #0]
  40aaa2:	f8dc 5000 	ldr.w	r5, [ip]
  40aaa6:	0c2d      	lsrs	r5, r5, #16
  40aaa8:	d01d      	beq.n	40aae6 <__multiply+0xea>
  40aaaa:	f8d9 3000 	ldr.w	r3, [r9]
  40aaae:	4648      	mov	r0, r9
  40aab0:	461c      	mov	r4, r3
  40aab2:	4659      	mov	r1, fp
  40aab4:	2200      	movs	r2, #0
  40aab6:	880e      	ldrh	r6, [r1, #0]
  40aab8:	0c24      	lsrs	r4, r4, #16
  40aaba:	fb05 4406 	mla	r4, r5, r6, r4
  40aabe:	4422      	add	r2, r4
  40aac0:	b29b      	uxth	r3, r3
  40aac2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40aac6:	f840 3b04 	str.w	r3, [r0], #4
  40aaca:	f851 3b04 	ldr.w	r3, [r1], #4
  40aace:	6804      	ldr	r4, [r0, #0]
  40aad0:	0c1b      	lsrs	r3, r3, #16
  40aad2:	b2a6      	uxth	r6, r4
  40aad4:	fb05 6303 	mla	r3, r5, r3, r6
  40aad8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40aadc:	458e      	cmp	lr, r1
  40aade:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40aae2:	d8e8      	bhi.n	40aab6 <__multiply+0xba>
  40aae4:	6003      	str	r3, [r0, #0]
  40aae6:	f10c 0c04 	add.w	ip, ip, #4
  40aaea:	45e2      	cmp	sl, ip
  40aaec:	f109 0904 	add.w	r9, r9, #4
  40aaf0:	d8b7      	bhi.n	40aa62 <__multiply+0x66>
  40aaf2:	f8dd a004 	ldr.w	sl, [sp, #4]
  40aaf6:	f1b8 0f00 	cmp.w	r8, #0
  40aafa:	dd0b      	ble.n	40ab14 <__multiply+0x118>
  40aafc:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40ab00:	f1aa 0a04 	sub.w	sl, sl, #4
  40ab04:	b11b      	cbz	r3, 40ab0e <__multiply+0x112>
  40ab06:	e005      	b.n	40ab14 <__multiply+0x118>
  40ab08:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40ab0c:	b913      	cbnz	r3, 40ab14 <__multiply+0x118>
  40ab0e:	f1b8 0801 	subs.w	r8, r8, #1
  40ab12:	d1f9      	bne.n	40ab08 <__multiply+0x10c>
  40ab14:	9800      	ldr	r0, [sp, #0]
  40ab16:	f8c0 8010 	str.w	r8, [r0, #16]
  40ab1a:	b003      	add	sp, #12
  40ab1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040ab20 <__pow5mult>:
  40ab20:	f012 0303 	ands.w	r3, r2, #3
  40ab24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ab28:	4614      	mov	r4, r2
  40ab2a:	4607      	mov	r7, r0
  40ab2c:	d12e      	bne.n	40ab8c <__pow5mult+0x6c>
  40ab2e:	460d      	mov	r5, r1
  40ab30:	10a4      	asrs	r4, r4, #2
  40ab32:	d01c      	beq.n	40ab6e <__pow5mult+0x4e>
  40ab34:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40ab36:	b396      	cbz	r6, 40ab9e <__pow5mult+0x7e>
  40ab38:	07e3      	lsls	r3, r4, #31
  40ab3a:	f04f 0800 	mov.w	r8, #0
  40ab3e:	d406      	bmi.n	40ab4e <__pow5mult+0x2e>
  40ab40:	1064      	asrs	r4, r4, #1
  40ab42:	d014      	beq.n	40ab6e <__pow5mult+0x4e>
  40ab44:	6830      	ldr	r0, [r6, #0]
  40ab46:	b1a8      	cbz	r0, 40ab74 <__pow5mult+0x54>
  40ab48:	4606      	mov	r6, r0
  40ab4a:	07e3      	lsls	r3, r4, #31
  40ab4c:	d5f8      	bpl.n	40ab40 <__pow5mult+0x20>
  40ab4e:	4632      	mov	r2, r6
  40ab50:	4629      	mov	r1, r5
  40ab52:	4638      	mov	r0, r7
  40ab54:	f7ff ff52 	bl	40a9fc <__multiply>
  40ab58:	b1b5      	cbz	r5, 40ab88 <__pow5mult+0x68>
  40ab5a:	686a      	ldr	r2, [r5, #4]
  40ab5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40ab5e:	1064      	asrs	r4, r4, #1
  40ab60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40ab64:	6029      	str	r1, [r5, #0]
  40ab66:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40ab6a:	4605      	mov	r5, r0
  40ab6c:	d1ea      	bne.n	40ab44 <__pow5mult+0x24>
  40ab6e:	4628      	mov	r0, r5
  40ab70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ab74:	4632      	mov	r2, r6
  40ab76:	4631      	mov	r1, r6
  40ab78:	4638      	mov	r0, r7
  40ab7a:	f7ff ff3f 	bl	40a9fc <__multiply>
  40ab7e:	6030      	str	r0, [r6, #0]
  40ab80:	f8c0 8000 	str.w	r8, [r0]
  40ab84:	4606      	mov	r6, r0
  40ab86:	e7e0      	b.n	40ab4a <__pow5mult+0x2a>
  40ab88:	4605      	mov	r5, r0
  40ab8a:	e7d9      	b.n	40ab40 <__pow5mult+0x20>
  40ab8c:	1e5a      	subs	r2, r3, #1
  40ab8e:	4d0b      	ldr	r5, [pc, #44]	; (40abbc <__pow5mult+0x9c>)
  40ab90:	2300      	movs	r3, #0
  40ab92:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40ab96:	f7ff fe97 	bl	40a8c8 <__multadd>
  40ab9a:	4605      	mov	r5, r0
  40ab9c:	e7c8      	b.n	40ab30 <__pow5mult+0x10>
  40ab9e:	2101      	movs	r1, #1
  40aba0:	4638      	mov	r0, r7
  40aba2:	f7ff fe61 	bl	40a868 <_Balloc>
  40aba6:	f240 2171 	movw	r1, #625	; 0x271
  40abaa:	2201      	movs	r2, #1
  40abac:	2300      	movs	r3, #0
  40abae:	6141      	str	r1, [r0, #20]
  40abb0:	6102      	str	r2, [r0, #16]
  40abb2:	4606      	mov	r6, r0
  40abb4:	64b8      	str	r0, [r7, #72]	; 0x48
  40abb6:	6003      	str	r3, [r0, #0]
  40abb8:	e7be      	b.n	40ab38 <__pow5mult+0x18>
  40abba:	bf00      	nop
  40abbc:	0040bf88 	.word	0x0040bf88

0040abc0 <__lshift>:
  40abc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40abc4:	4691      	mov	r9, r2
  40abc6:	690a      	ldr	r2, [r1, #16]
  40abc8:	688b      	ldr	r3, [r1, #8]
  40abca:	ea4f 1469 	mov.w	r4, r9, asr #5
  40abce:	eb04 0802 	add.w	r8, r4, r2
  40abd2:	f108 0501 	add.w	r5, r8, #1
  40abd6:	429d      	cmp	r5, r3
  40abd8:	460e      	mov	r6, r1
  40abda:	4607      	mov	r7, r0
  40abdc:	6849      	ldr	r1, [r1, #4]
  40abde:	dd04      	ble.n	40abea <__lshift+0x2a>
  40abe0:	005b      	lsls	r3, r3, #1
  40abe2:	429d      	cmp	r5, r3
  40abe4:	f101 0101 	add.w	r1, r1, #1
  40abe8:	dcfa      	bgt.n	40abe0 <__lshift+0x20>
  40abea:	4638      	mov	r0, r7
  40abec:	f7ff fe3c 	bl	40a868 <_Balloc>
  40abf0:	2c00      	cmp	r4, #0
  40abf2:	f100 0314 	add.w	r3, r0, #20
  40abf6:	dd06      	ble.n	40ac06 <__lshift+0x46>
  40abf8:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40abfc:	2100      	movs	r1, #0
  40abfe:	f843 1b04 	str.w	r1, [r3], #4
  40ac02:	429a      	cmp	r2, r3
  40ac04:	d1fb      	bne.n	40abfe <__lshift+0x3e>
  40ac06:	6934      	ldr	r4, [r6, #16]
  40ac08:	f106 0114 	add.w	r1, r6, #20
  40ac0c:	f019 091f 	ands.w	r9, r9, #31
  40ac10:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40ac14:	d01d      	beq.n	40ac52 <__lshift+0x92>
  40ac16:	f1c9 0c20 	rsb	ip, r9, #32
  40ac1a:	2200      	movs	r2, #0
  40ac1c:	680c      	ldr	r4, [r1, #0]
  40ac1e:	fa04 f409 	lsl.w	r4, r4, r9
  40ac22:	4314      	orrs	r4, r2
  40ac24:	f843 4b04 	str.w	r4, [r3], #4
  40ac28:	f851 2b04 	ldr.w	r2, [r1], #4
  40ac2c:	458e      	cmp	lr, r1
  40ac2e:	fa22 f20c 	lsr.w	r2, r2, ip
  40ac32:	d8f3      	bhi.n	40ac1c <__lshift+0x5c>
  40ac34:	601a      	str	r2, [r3, #0]
  40ac36:	b10a      	cbz	r2, 40ac3c <__lshift+0x7c>
  40ac38:	f108 0502 	add.w	r5, r8, #2
  40ac3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40ac3e:	6872      	ldr	r2, [r6, #4]
  40ac40:	3d01      	subs	r5, #1
  40ac42:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40ac46:	6105      	str	r5, [r0, #16]
  40ac48:	6031      	str	r1, [r6, #0]
  40ac4a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40ac4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40ac52:	3b04      	subs	r3, #4
  40ac54:	f851 2b04 	ldr.w	r2, [r1], #4
  40ac58:	f843 2f04 	str.w	r2, [r3, #4]!
  40ac5c:	458e      	cmp	lr, r1
  40ac5e:	d8f9      	bhi.n	40ac54 <__lshift+0x94>
  40ac60:	e7ec      	b.n	40ac3c <__lshift+0x7c>
  40ac62:	bf00      	nop

0040ac64 <__mcmp>:
  40ac64:	b430      	push	{r4, r5}
  40ac66:	690b      	ldr	r3, [r1, #16]
  40ac68:	4605      	mov	r5, r0
  40ac6a:	6900      	ldr	r0, [r0, #16]
  40ac6c:	1ac0      	subs	r0, r0, r3
  40ac6e:	d10f      	bne.n	40ac90 <__mcmp+0x2c>
  40ac70:	009b      	lsls	r3, r3, #2
  40ac72:	3514      	adds	r5, #20
  40ac74:	3114      	adds	r1, #20
  40ac76:	4419      	add	r1, r3
  40ac78:	442b      	add	r3, r5
  40ac7a:	e001      	b.n	40ac80 <__mcmp+0x1c>
  40ac7c:	429d      	cmp	r5, r3
  40ac7e:	d207      	bcs.n	40ac90 <__mcmp+0x2c>
  40ac80:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40ac84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40ac88:	4294      	cmp	r4, r2
  40ac8a:	d0f7      	beq.n	40ac7c <__mcmp+0x18>
  40ac8c:	d302      	bcc.n	40ac94 <__mcmp+0x30>
  40ac8e:	2001      	movs	r0, #1
  40ac90:	bc30      	pop	{r4, r5}
  40ac92:	4770      	bx	lr
  40ac94:	f04f 30ff 	mov.w	r0, #4294967295
  40ac98:	e7fa      	b.n	40ac90 <__mcmp+0x2c>
  40ac9a:	bf00      	nop

0040ac9c <__mdiff>:
  40ac9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40aca0:	690f      	ldr	r7, [r1, #16]
  40aca2:	460e      	mov	r6, r1
  40aca4:	6911      	ldr	r1, [r2, #16]
  40aca6:	1a7f      	subs	r7, r7, r1
  40aca8:	2f00      	cmp	r7, #0
  40acaa:	4690      	mov	r8, r2
  40acac:	d117      	bne.n	40acde <__mdiff+0x42>
  40acae:	0089      	lsls	r1, r1, #2
  40acb0:	f106 0514 	add.w	r5, r6, #20
  40acb4:	f102 0e14 	add.w	lr, r2, #20
  40acb8:	186b      	adds	r3, r5, r1
  40acba:	4471      	add	r1, lr
  40acbc:	e001      	b.n	40acc2 <__mdiff+0x26>
  40acbe:	429d      	cmp	r5, r3
  40acc0:	d25c      	bcs.n	40ad7c <__mdiff+0xe0>
  40acc2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40acc6:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40acca:	42a2      	cmp	r2, r4
  40accc:	d0f7      	beq.n	40acbe <__mdiff+0x22>
  40acce:	d25e      	bcs.n	40ad8e <__mdiff+0xf2>
  40acd0:	4633      	mov	r3, r6
  40acd2:	462c      	mov	r4, r5
  40acd4:	4646      	mov	r6, r8
  40acd6:	4675      	mov	r5, lr
  40acd8:	4698      	mov	r8, r3
  40acda:	2701      	movs	r7, #1
  40acdc:	e005      	b.n	40acea <__mdiff+0x4e>
  40acde:	db58      	blt.n	40ad92 <__mdiff+0xf6>
  40ace0:	f106 0514 	add.w	r5, r6, #20
  40ace4:	f108 0414 	add.w	r4, r8, #20
  40ace8:	2700      	movs	r7, #0
  40acea:	6871      	ldr	r1, [r6, #4]
  40acec:	f7ff fdbc 	bl	40a868 <_Balloc>
  40acf0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40acf4:	6936      	ldr	r6, [r6, #16]
  40acf6:	60c7      	str	r7, [r0, #12]
  40acf8:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40acfc:	46a6      	mov	lr, r4
  40acfe:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40ad02:	f100 0414 	add.w	r4, r0, #20
  40ad06:	2300      	movs	r3, #0
  40ad08:	f85e 1b04 	ldr.w	r1, [lr], #4
  40ad0c:	f855 8b04 	ldr.w	r8, [r5], #4
  40ad10:	b28a      	uxth	r2, r1
  40ad12:	fa13 f388 	uxtah	r3, r3, r8
  40ad16:	0c09      	lsrs	r1, r1, #16
  40ad18:	1a9a      	subs	r2, r3, r2
  40ad1a:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40ad1e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40ad22:	b292      	uxth	r2, r2
  40ad24:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40ad28:	45f4      	cmp	ip, lr
  40ad2a:	f844 2b04 	str.w	r2, [r4], #4
  40ad2e:	ea4f 4323 	mov.w	r3, r3, asr #16
  40ad32:	d8e9      	bhi.n	40ad08 <__mdiff+0x6c>
  40ad34:	42af      	cmp	r7, r5
  40ad36:	d917      	bls.n	40ad68 <__mdiff+0xcc>
  40ad38:	46a4      	mov	ip, r4
  40ad3a:	46ae      	mov	lr, r5
  40ad3c:	f85e 2b04 	ldr.w	r2, [lr], #4
  40ad40:	fa13 f382 	uxtah	r3, r3, r2
  40ad44:	1419      	asrs	r1, r3, #16
  40ad46:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40ad4a:	b29b      	uxth	r3, r3
  40ad4c:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40ad50:	4577      	cmp	r7, lr
  40ad52:	f84c 2b04 	str.w	r2, [ip], #4
  40ad56:	ea4f 4321 	mov.w	r3, r1, asr #16
  40ad5a:	d8ef      	bhi.n	40ad3c <__mdiff+0xa0>
  40ad5c:	43ed      	mvns	r5, r5
  40ad5e:	442f      	add	r7, r5
  40ad60:	f027 0703 	bic.w	r7, r7, #3
  40ad64:	3704      	adds	r7, #4
  40ad66:	443c      	add	r4, r7
  40ad68:	3c04      	subs	r4, #4
  40ad6a:	b922      	cbnz	r2, 40ad76 <__mdiff+0xda>
  40ad6c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40ad70:	3e01      	subs	r6, #1
  40ad72:	2b00      	cmp	r3, #0
  40ad74:	d0fa      	beq.n	40ad6c <__mdiff+0xd0>
  40ad76:	6106      	str	r6, [r0, #16]
  40ad78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ad7c:	2100      	movs	r1, #0
  40ad7e:	f7ff fd73 	bl	40a868 <_Balloc>
  40ad82:	2201      	movs	r2, #1
  40ad84:	2300      	movs	r3, #0
  40ad86:	6102      	str	r2, [r0, #16]
  40ad88:	6143      	str	r3, [r0, #20]
  40ad8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ad8e:	4674      	mov	r4, lr
  40ad90:	e7ab      	b.n	40acea <__mdiff+0x4e>
  40ad92:	4633      	mov	r3, r6
  40ad94:	f106 0414 	add.w	r4, r6, #20
  40ad98:	f102 0514 	add.w	r5, r2, #20
  40ad9c:	4616      	mov	r6, r2
  40ad9e:	2701      	movs	r7, #1
  40ada0:	4698      	mov	r8, r3
  40ada2:	e7a2      	b.n	40acea <__mdiff+0x4e>

0040ada4 <__d2b>:
  40ada4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ada8:	b082      	sub	sp, #8
  40adaa:	2101      	movs	r1, #1
  40adac:	461c      	mov	r4, r3
  40adae:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40adb2:	4615      	mov	r5, r2
  40adb4:	9e08      	ldr	r6, [sp, #32]
  40adb6:	f7ff fd57 	bl	40a868 <_Balloc>
  40adba:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40adbe:	4680      	mov	r8, r0
  40adc0:	b10f      	cbz	r7, 40adc6 <__d2b+0x22>
  40adc2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40adc6:	9401      	str	r4, [sp, #4]
  40adc8:	b31d      	cbz	r5, 40ae12 <__d2b+0x6e>
  40adca:	a802      	add	r0, sp, #8
  40adcc:	f840 5d08 	str.w	r5, [r0, #-8]!
  40add0:	f7ff fdda 	bl	40a988 <__lo0bits>
  40add4:	2800      	cmp	r0, #0
  40add6:	d134      	bne.n	40ae42 <__d2b+0x9e>
  40add8:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40addc:	f8c8 2014 	str.w	r2, [r8, #20]
  40ade0:	2b00      	cmp	r3, #0
  40ade2:	bf0c      	ite	eq
  40ade4:	2101      	moveq	r1, #1
  40ade6:	2102      	movne	r1, #2
  40ade8:	f8c8 3018 	str.w	r3, [r8, #24]
  40adec:	f8c8 1010 	str.w	r1, [r8, #16]
  40adf0:	b9df      	cbnz	r7, 40ae2a <__d2b+0x86>
  40adf2:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40adf6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40adfa:	6030      	str	r0, [r6, #0]
  40adfc:	6918      	ldr	r0, [r3, #16]
  40adfe:	f7ff fda3 	bl	40a948 <__hi0bits>
  40ae02:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40ae04:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40ae08:	6018      	str	r0, [r3, #0]
  40ae0a:	4640      	mov	r0, r8
  40ae0c:	b002      	add	sp, #8
  40ae0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ae12:	a801      	add	r0, sp, #4
  40ae14:	f7ff fdb8 	bl	40a988 <__lo0bits>
  40ae18:	9b01      	ldr	r3, [sp, #4]
  40ae1a:	f8c8 3014 	str.w	r3, [r8, #20]
  40ae1e:	2101      	movs	r1, #1
  40ae20:	3020      	adds	r0, #32
  40ae22:	f8c8 1010 	str.w	r1, [r8, #16]
  40ae26:	2f00      	cmp	r7, #0
  40ae28:	d0e3      	beq.n	40adf2 <__d2b+0x4e>
  40ae2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40ae2c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40ae30:	4407      	add	r7, r0
  40ae32:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40ae36:	6037      	str	r7, [r6, #0]
  40ae38:	6018      	str	r0, [r3, #0]
  40ae3a:	4640      	mov	r0, r8
  40ae3c:	b002      	add	sp, #8
  40ae3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ae42:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40ae46:	f1c0 0220 	rsb	r2, r0, #32
  40ae4a:	fa03 f202 	lsl.w	r2, r3, r2
  40ae4e:	430a      	orrs	r2, r1
  40ae50:	40c3      	lsrs	r3, r0
  40ae52:	9301      	str	r3, [sp, #4]
  40ae54:	f8c8 2014 	str.w	r2, [r8, #20]
  40ae58:	e7c2      	b.n	40ade0 <__d2b+0x3c>
  40ae5a:	bf00      	nop

0040ae5c <_realloc_r>:
  40ae5c:	2900      	cmp	r1, #0
  40ae5e:	f000 8095 	beq.w	40af8c <_realloc_r+0x130>
  40ae62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ae66:	460d      	mov	r5, r1
  40ae68:	4616      	mov	r6, r2
  40ae6a:	b083      	sub	sp, #12
  40ae6c:	4680      	mov	r8, r0
  40ae6e:	f106 070b 	add.w	r7, r6, #11
  40ae72:	f7fc faab 	bl	4073cc <__malloc_lock>
  40ae76:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40ae7a:	2f16      	cmp	r7, #22
  40ae7c:	f02e 0403 	bic.w	r4, lr, #3
  40ae80:	f1a5 0908 	sub.w	r9, r5, #8
  40ae84:	d83c      	bhi.n	40af00 <_realloc_r+0xa4>
  40ae86:	2210      	movs	r2, #16
  40ae88:	4617      	mov	r7, r2
  40ae8a:	42be      	cmp	r6, r7
  40ae8c:	d83d      	bhi.n	40af0a <_realloc_r+0xae>
  40ae8e:	4294      	cmp	r4, r2
  40ae90:	da43      	bge.n	40af1a <_realloc_r+0xbe>
  40ae92:	4bc4      	ldr	r3, [pc, #784]	; (40b1a4 <_realloc_r+0x348>)
  40ae94:	6899      	ldr	r1, [r3, #8]
  40ae96:	eb09 0004 	add.w	r0, r9, r4
  40ae9a:	4288      	cmp	r0, r1
  40ae9c:	f000 80b4 	beq.w	40b008 <_realloc_r+0x1ac>
  40aea0:	6843      	ldr	r3, [r0, #4]
  40aea2:	f023 0101 	bic.w	r1, r3, #1
  40aea6:	4401      	add	r1, r0
  40aea8:	6849      	ldr	r1, [r1, #4]
  40aeaa:	07c9      	lsls	r1, r1, #31
  40aeac:	d54c      	bpl.n	40af48 <_realloc_r+0xec>
  40aeae:	f01e 0f01 	tst.w	lr, #1
  40aeb2:	f000 809b 	beq.w	40afec <_realloc_r+0x190>
  40aeb6:	4631      	mov	r1, r6
  40aeb8:	4640      	mov	r0, r8
  40aeba:	f7fb feef 	bl	406c9c <_malloc_r>
  40aebe:	4606      	mov	r6, r0
  40aec0:	2800      	cmp	r0, #0
  40aec2:	d03a      	beq.n	40af3a <_realloc_r+0xde>
  40aec4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40aec8:	f023 0301 	bic.w	r3, r3, #1
  40aecc:	444b      	add	r3, r9
  40aece:	f1a0 0208 	sub.w	r2, r0, #8
  40aed2:	429a      	cmp	r2, r3
  40aed4:	f000 8121 	beq.w	40b11a <_realloc_r+0x2be>
  40aed8:	1f22      	subs	r2, r4, #4
  40aeda:	2a24      	cmp	r2, #36	; 0x24
  40aedc:	f200 8107 	bhi.w	40b0ee <_realloc_r+0x292>
  40aee0:	2a13      	cmp	r2, #19
  40aee2:	f200 80db 	bhi.w	40b09c <_realloc_r+0x240>
  40aee6:	4603      	mov	r3, r0
  40aee8:	462a      	mov	r2, r5
  40aeea:	6811      	ldr	r1, [r2, #0]
  40aeec:	6019      	str	r1, [r3, #0]
  40aeee:	6851      	ldr	r1, [r2, #4]
  40aef0:	6059      	str	r1, [r3, #4]
  40aef2:	6892      	ldr	r2, [r2, #8]
  40aef4:	609a      	str	r2, [r3, #8]
  40aef6:	4629      	mov	r1, r5
  40aef8:	4640      	mov	r0, r8
  40aefa:	f7ff f8e9 	bl	40a0d0 <_free_r>
  40aefe:	e01c      	b.n	40af3a <_realloc_r+0xde>
  40af00:	f027 0707 	bic.w	r7, r7, #7
  40af04:	2f00      	cmp	r7, #0
  40af06:	463a      	mov	r2, r7
  40af08:	dabf      	bge.n	40ae8a <_realloc_r+0x2e>
  40af0a:	2600      	movs	r6, #0
  40af0c:	230c      	movs	r3, #12
  40af0e:	4630      	mov	r0, r6
  40af10:	f8c8 3000 	str.w	r3, [r8]
  40af14:	b003      	add	sp, #12
  40af16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40af1a:	462e      	mov	r6, r5
  40af1c:	1be3      	subs	r3, r4, r7
  40af1e:	2b0f      	cmp	r3, #15
  40af20:	d81e      	bhi.n	40af60 <_realloc_r+0x104>
  40af22:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40af26:	f003 0301 	and.w	r3, r3, #1
  40af2a:	4323      	orrs	r3, r4
  40af2c:	444c      	add	r4, r9
  40af2e:	f8c9 3004 	str.w	r3, [r9, #4]
  40af32:	6863      	ldr	r3, [r4, #4]
  40af34:	f043 0301 	orr.w	r3, r3, #1
  40af38:	6063      	str	r3, [r4, #4]
  40af3a:	4640      	mov	r0, r8
  40af3c:	f7fc fa4c 	bl	4073d8 <__malloc_unlock>
  40af40:	4630      	mov	r0, r6
  40af42:	b003      	add	sp, #12
  40af44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40af48:	f023 0303 	bic.w	r3, r3, #3
  40af4c:	18e1      	adds	r1, r4, r3
  40af4e:	4291      	cmp	r1, r2
  40af50:	db1f      	blt.n	40af92 <_realloc_r+0x136>
  40af52:	68c3      	ldr	r3, [r0, #12]
  40af54:	6882      	ldr	r2, [r0, #8]
  40af56:	462e      	mov	r6, r5
  40af58:	60d3      	str	r3, [r2, #12]
  40af5a:	460c      	mov	r4, r1
  40af5c:	609a      	str	r2, [r3, #8]
  40af5e:	e7dd      	b.n	40af1c <_realloc_r+0xc0>
  40af60:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40af64:	eb09 0107 	add.w	r1, r9, r7
  40af68:	f002 0201 	and.w	r2, r2, #1
  40af6c:	444c      	add	r4, r9
  40af6e:	f043 0301 	orr.w	r3, r3, #1
  40af72:	4317      	orrs	r7, r2
  40af74:	f8c9 7004 	str.w	r7, [r9, #4]
  40af78:	604b      	str	r3, [r1, #4]
  40af7a:	6863      	ldr	r3, [r4, #4]
  40af7c:	f043 0301 	orr.w	r3, r3, #1
  40af80:	3108      	adds	r1, #8
  40af82:	6063      	str	r3, [r4, #4]
  40af84:	4640      	mov	r0, r8
  40af86:	f7ff f8a3 	bl	40a0d0 <_free_r>
  40af8a:	e7d6      	b.n	40af3a <_realloc_r+0xde>
  40af8c:	4611      	mov	r1, r2
  40af8e:	f7fb be85 	b.w	406c9c <_malloc_r>
  40af92:	f01e 0f01 	tst.w	lr, #1
  40af96:	d18e      	bne.n	40aeb6 <_realloc_r+0x5a>
  40af98:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40af9c:	eba9 0a01 	sub.w	sl, r9, r1
  40afa0:	f8da 1004 	ldr.w	r1, [sl, #4]
  40afa4:	f021 0103 	bic.w	r1, r1, #3
  40afa8:	440b      	add	r3, r1
  40afaa:	4423      	add	r3, r4
  40afac:	4293      	cmp	r3, r2
  40afae:	db25      	blt.n	40affc <_realloc_r+0x1a0>
  40afb0:	68c2      	ldr	r2, [r0, #12]
  40afb2:	6881      	ldr	r1, [r0, #8]
  40afb4:	4656      	mov	r6, sl
  40afb6:	60ca      	str	r2, [r1, #12]
  40afb8:	6091      	str	r1, [r2, #8]
  40afba:	f8da 100c 	ldr.w	r1, [sl, #12]
  40afbe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40afc2:	1f22      	subs	r2, r4, #4
  40afc4:	2a24      	cmp	r2, #36	; 0x24
  40afc6:	60c1      	str	r1, [r0, #12]
  40afc8:	6088      	str	r0, [r1, #8]
  40afca:	f200 8094 	bhi.w	40b0f6 <_realloc_r+0x29a>
  40afce:	2a13      	cmp	r2, #19
  40afd0:	d96f      	bls.n	40b0b2 <_realloc_r+0x256>
  40afd2:	6829      	ldr	r1, [r5, #0]
  40afd4:	f8ca 1008 	str.w	r1, [sl, #8]
  40afd8:	6869      	ldr	r1, [r5, #4]
  40afda:	f8ca 100c 	str.w	r1, [sl, #12]
  40afde:	2a1b      	cmp	r2, #27
  40afe0:	f200 80a2 	bhi.w	40b128 <_realloc_r+0x2cc>
  40afe4:	3508      	adds	r5, #8
  40afe6:	f10a 0210 	add.w	r2, sl, #16
  40afea:	e063      	b.n	40b0b4 <_realloc_r+0x258>
  40afec:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40aff0:	eba9 0a03 	sub.w	sl, r9, r3
  40aff4:	f8da 1004 	ldr.w	r1, [sl, #4]
  40aff8:	f021 0103 	bic.w	r1, r1, #3
  40affc:	1863      	adds	r3, r4, r1
  40affe:	4293      	cmp	r3, r2
  40b000:	f6ff af59 	blt.w	40aeb6 <_realloc_r+0x5a>
  40b004:	4656      	mov	r6, sl
  40b006:	e7d8      	b.n	40afba <_realloc_r+0x15e>
  40b008:	6841      	ldr	r1, [r0, #4]
  40b00a:	f021 0b03 	bic.w	fp, r1, #3
  40b00e:	44a3      	add	fp, r4
  40b010:	f107 0010 	add.w	r0, r7, #16
  40b014:	4583      	cmp	fp, r0
  40b016:	da56      	bge.n	40b0c6 <_realloc_r+0x26a>
  40b018:	f01e 0f01 	tst.w	lr, #1
  40b01c:	f47f af4b 	bne.w	40aeb6 <_realloc_r+0x5a>
  40b020:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40b024:	eba9 0a01 	sub.w	sl, r9, r1
  40b028:	f8da 1004 	ldr.w	r1, [sl, #4]
  40b02c:	f021 0103 	bic.w	r1, r1, #3
  40b030:	448b      	add	fp, r1
  40b032:	4558      	cmp	r0, fp
  40b034:	dce2      	bgt.n	40affc <_realloc_r+0x1a0>
  40b036:	4656      	mov	r6, sl
  40b038:	f8da 100c 	ldr.w	r1, [sl, #12]
  40b03c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40b040:	1f22      	subs	r2, r4, #4
  40b042:	2a24      	cmp	r2, #36	; 0x24
  40b044:	60c1      	str	r1, [r0, #12]
  40b046:	6088      	str	r0, [r1, #8]
  40b048:	f200 808f 	bhi.w	40b16a <_realloc_r+0x30e>
  40b04c:	2a13      	cmp	r2, #19
  40b04e:	f240 808a 	bls.w	40b166 <_realloc_r+0x30a>
  40b052:	6829      	ldr	r1, [r5, #0]
  40b054:	f8ca 1008 	str.w	r1, [sl, #8]
  40b058:	6869      	ldr	r1, [r5, #4]
  40b05a:	f8ca 100c 	str.w	r1, [sl, #12]
  40b05e:	2a1b      	cmp	r2, #27
  40b060:	f200 808a 	bhi.w	40b178 <_realloc_r+0x31c>
  40b064:	3508      	adds	r5, #8
  40b066:	f10a 0210 	add.w	r2, sl, #16
  40b06a:	6829      	ldr	r1, [r5, #0]
  40b06c:	6011      	str	r1, [r2, #0]
  40b06e:	6869      	ldr	r1, [r5, #4]
  40b070:	6051      	str	r1, [r2, #4]
  40b072:	68a9      	ldr	r1, [r5, #8]
  40b074:	6091      	str	r1, [r2, #8]
  40b076:	eb0a 0107 	add.w	r1, sl, r7
  40b07a:	ebab 0207 	sub.w	r2, fp, r7
  40b07e:	f042 0201 	orr.w	r2, r2, #1
  40b082:	6099      	str	r1, [r3, #8]
  40b084:	604a      	str	r2, [r1, #4]
  40b086:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b08a:	f003 0301 	and.w	r3, r3, #1
  40b08e:	431f      	orrs	r7, r3
  40b090:	4640      	mov	r0, r8
  40b092:	f8ca 7004 	str.w	r7, [sl, #4]
  40b096:	f7fc f99f 	bl	4073d8 <__malloc_unlock>
  40b09a:	e751      	b.n	40af40 <_realloc_r+0xe4>
  40b09c:	682b      	ldr	r3, [r5, #0]
  40b09e:	6003      	str	r3, [r0, #0]
  40b0a0:	686b      	ldr	r3, [r5, #4]
  40b0a2:	6043      	str	r3, [r0, #4]
  40b0a4:	2a1b      	cmp	r2, #27
  40b0a6:	d82d      	bhi.n	40b104 <_realloc_r+0x2a8>
  40b0a8:	f100 0308 	add.w	r3, r0, #8
  40b0ac:	f105 0208 	add.w	r2, r5, #8
  40b0b0:	e71b      	b.n	40aeea <_realloc_r+0x8e>
  40b0b2:	4632      	mov	r2, r6
  40b0b4:	6829      	ldr	r1, [r5, #0]
  40b0b6:	6011      	str	r1, [r2, #0]
  40b0b8:	6869      	ldr	r1, [r5, #4]
  40b0ba:	6051      	str	r1, [r2, #4]
  40b0bc:	68a9      	ldr	r1, [r5, #8]
  40b0be:	6091      	str	r1, [r2, #8]
  40b0c0:	461c      	mov	r4, r3
  40b0c2:	46d1      	mov	r9, sl
  40b0c4:	e72a      	b.n	40af1c <_realloc_r+0xc0>
  40b0c6:	eb09 0107 	add.w	r1, r9, r7
  40b0ca:	ebab 0b07 	sub.w	fp, fp, r7
  40b0ce:	f04b 0201 	orr.w	r2, fp, #1
  40b0d2:	6099      	str	r1, [r3, #8]
  40b0d4:	604a      	str	r2, [r1, #4]
  40b0d6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40b0da:	f003 0301 	and.w	r3, r3, #1
  40b0de:	431f      	orrs	r7, r3
  40b0e0:	4640      	mov	r0, r8
  40b0e2:	f845 7c04 	str.w	r7, [r5, #-4]
  40b0e6:	f7fc f977 	bl	4073d8 <__malloc_unlock>
  40b0ea:	462e      	mov	r6, r5
  40b0ec:	e728      	b.n	40af40 <_realloc_r+0xe4>
  40b0ee:	4629      	mov	r1, r5
  40b0f0:	f7ff fb56 	bl	40a7a0 <memmove>
  40b0f4:	e6ff      	b.n	40aef6 <_realloc_r+0x9a>
  40b0f6:	4629      	mov	r1, r5
  40b0f8:	4630      	mov	r0, r6
  40b0fa:	461c      	mov	r4, r3
  40b0fc:	46d1      	mov	r9, sl
  40b0fe:	f7ff fb4f 	bl	40a7a0 <memmove>
  40b102:	e70b      	b.n	40af1c <_realloc_r+0xc0>
  40b104:	68ab      	ldr	r3, [r5, #8]
  40b106:	6083      	str	r3, [r0, #8]
  40b108:	68eb      	ldr	r3, [r5, #12]
  40b10a:	60c3      	str	r3, [r0, #12]
  40b10c:	2a24      	cmp	r2, #36	; 0x24
  40b10e:	d017      	beq.n	40b140 <_realloc_r+0x2e4>
  40b110:	f100 0310 	add.w	r3, r0, #16
  40b114:	f105 0210 	add.w	r2, r5, #16
  40b118:	e6e7      	b.n	40aeea <_realloc_r+0x8e>
  40b11a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40b11e:	f023 0303 	bic.w	r3, r3, #3
  40b122:	441c      	add	r4, r3
  40b124:	462e      	mov	r6, r5
  40b126:	e6f9      	b.n	40af1c <_realloc_r+0xc0>
  40b128:	68a9      	ldr	r1, [r5, #8]
  40b12a:	f8ca 1010 	str.w	r1, [sl, #16]
  40b12e:	68e9      	ldr	r1, [r5, #12]
  40b130:	f8ca 1014 	str.w	r1, [sl, #20]
  40b134:	2a24      	cmp	r2, #36	; 0x24
  40b136:	d00c      	beq.n	40b152 <_realloc_r+0x2f6>
  40b138:	3510      	adds	r5, #16
  40b13a:	f10a 0218 	add.w	r2, sl, #24
  40b13e:	e7b9      	b.n	40b0b4 <_realloc_r+0x258>
  40b140:	692b      	ldr	r3, [r5, #16]
  40b142:	6103      	str	r3, [r0, #16]
  40b144:	696b      	ldr	r3, [r5, #20]
  40b146:	6143      	str	r3, [r0, #20]
  40b148:	f105 0218 	add.w	r2, r5, #24
  40b14c:	f100 0318 	add.w	r3, r0, #24
  40b150:	e6cb      	b.n	40aeea <_realloc_r+0x8e>
  40b152:	692a      	ldr	r2, [r5, #16]
  40b154:	f8ca 2018 	str.w	r2, [sl, #24]
  40b158:	696a      	ldr	r2, [r5, #20]
  40b15a:	f8ca 201c 	str.w	r2, [sl, #28]
  40b15e:	3518      	adds	r5, #24
  40b160:	f10a 0220 	add.w	r2, sl, #32
  40b164:	e7a6      	b.n	40b0b4 <_realloc_r+0x258>
  40b166:	4632      	mov	r2, r6
  40b168:	e77f      	b.n	40b06a <_realloc_r+0x20e>
  40b16a:	4629      	mov	r1, r5
  40b16c:	4630      	mov	r0, r6
  40b16e:	9301      	str	r3, [sp, #4]
  40b170:	f7ff fb16 	bl	40a7a0 <memmove>
  40b174:	9b01      	ldr	r3, [sp, #4]
  40b176:	e77e      	b.n	40b076 <_realloc_r+0x21a>
  40b178:	68a9      	ldr	r1, [r5, #8]
  40b17a:	f8ca 1010 	str.w	r1, [sl, #16]
  40b17e:	68e9      	ldr	r1, [r5, #12]
  40b180:	f8ca 1014 	str.w	r1, [sl, #20]
  40b184:	2a24      	cmp	r2, #36	; 0x24
  40b186:	d003      	beq.n	40b190 <_realloc_r+0x334>
  40b188:	3510      	adds	r5, #16
  40b18a:	f10a 0218 	add.w	r2, sl, #24
  40b18e:	e76c      	b.n	40b06a <_realloc_r+0x20e>
  40b190:	692a      	ldr	r2, [r5, #16]
  40b192:	f8ca 2018 	str.w	r2, [sl, #24]
  40b196:	696a      	ldr	r2, [r5, #20]
  40b198:	f8ca 201c 	str.w	r2, [sl, #28]
  40b19c:	3518      	adds	r5, #24
  40b19e:	f10a 0220 	add.w	r2, sl, #32
  40b1a2:	e762      	b.n	40b06a <_realloc_r+0x20e>
  40b1a4:	20400448 	.word	0x20400448

0040b1a8 <__sread>:
  40b1a8:	b510      	push	{r4, lr}
  40b1aa:	460c      	mov	r4, r1
  40b1ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b1b0:	f000 fa88 	bl	40b6c4 <_read_r>
  40b1b4:	2800      	cmp	r0, #0
  40b1b6:	db03      	blt.n	40b1c0 <__sread+0x18>
  40b1b8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40b1ba:	4403      	add	r3, r0
  40b1bc:	6523      	str	r3, [r4, #80]	; 0x50
  40b1be:	bd10      	pop	{r4, pc}
  40b1c0:	89a3      	ldrh	r3, [r4, #12]
  40b1c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40b1c6:	81a3      	strh	r3, [r4, #12]
  40b1c8:	bd10      	pop	{r4, pc}
  40b1ca:	bf00      	nop

0040b1cc <__swrite>:
  40b1cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b1d0:	4616      	mov	r6, r2
  40b1d2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40b1d6:	461f      	mov	r7, r3
  40b1d8:	05d3      	lsls	r3, r2, #23
  40b1da:	460c      	mov	r4, r1
  40b1dc:	4605      	mov	r5, r0
  40b1de:	d507      	bpl.n	40b1f0 <__swrite+0x24>
  40b1e0:	2200      	movs	r2, #0
  40b1e2:	2302      	movs	r3, #2
  40b1e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b1e8:	f000 fa40 	bl	40b66c <_lseek_r>
  40b1ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40b1f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40b1f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40b1f8:	81a2      	strh	r2, [r4, #12]
  40b1fa:	463b      	mov	r3, r7
  40b1fc:	4632      	mov	r2, r6
  40b1fe:	4628      	mov	r0, r5
  40b200:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40b204:	f000 b85e 	b.w	40b2c4 <_write_r>

0040b208 <__sseek>:
  40b208:	b510      	push	{r4, lr}
  40b20a:	460c      	mov	r4, r1
  40b20c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b210:	f000 fa2c 	bl	40b66c <_lseek_r>
  40b214:	89a3      	ldrh	r3, [r4, #12]
  40b216:	1c42      	adds	r2, r0, #1
  40b218:	bf0e      	itee	eq
  40b21a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40b21e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40b222:	6520      	strne	r0, [r4, #80]	; 0x50
  40b224:	81a3      	strh	r3, [r4, #12]
  40b226:	bd10      	pop	{r4, pc}

0040b228 <__sclose>:
  40b228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b22c:	f000 b8f2 	b.w	40b414 <_close_r>

0040b230 <__sprint_r.part.0>:
  40b230:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b234:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40b236:	049c      	lsls	r4, r3, #18
  40b238:	4693      	mov	fp, r2
  40b23a:	d52f      	bpl.n	40b29c <__sprint_r.part.0+0x6c>
  40b23c:	6893      	ldr	r3, [r2, #8]
  40b23e:	6812      	ldr	r2, [r2, #0]
  40b240:	b353      	cbz	r3, 40b298 <__sprint_r.part.0+0x68>
  40b242:	460e      	mov	r6, r1
  40b244:	4607      	mov	r7, r0
  40b246:	f102 0908 	add.w	r9, r2, #8
  40b24a:	e919 0420 	ldmdb	r9, {r5, sl}
  40b24e:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40b252:	d017      	beq.n	40b284 <__sprint_r.part.0+0x54>
  40b254:	3d04      	subs	r5, #4
  40b256:	2400      	movs	r4, #0
  40b258:	e001      	b.n	40b25e <__sprint_r.part.0+0x2e>
  40b25a:	45a0      	cmp	r8, r4
  40b25c:	d010      	beq.n	40b280 <__sprint_r.part.0+0x50>
  40b25e:	4632      	mov	r2, r6
  40b260:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40b264:	4638      	mov	r0, r7
  40b266:	f000 f999 	bl	40b59c <_fputwc_r>
  40b26a:	1c43      	adds	r3, r0, #1
  40b26c:	f104 0401 	add.w	r4, r4, #1
  40b270:	d1f3      	bne.n	40b25a <__sprint_r.part.0+0x2a>
  40b272:	2300      	movs	r3, #0
  40b274:	f8cb 3008 	str.w	r3, [fp, #8]
  40b278:	f8cb 3004 	str.w	r3, [fp, #4]
  40b27c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b280:	f8db 3008 	ldr.w	r3, [fp, #8]
  40b284:	f02a 0a03 	bic.w	sl, sl, #3
  40b288:	eba3 030a 	sub.w	r3, r3, sl
  40b28c:	f8cb 3008 	str.w	r3, [fp, #8]
  40b290:	f109 0908 	add.w	r9, r9, #8
  40b294:	2b00      	cmp	r3, #0
  40b296:	d1d8      	bne.n	40b24a <__sprint_r.part.0+0x1a>
  40b298:	2000      	movs	r0, #0
  40b29a:	e7ea      	b.n	40b272 <__sprint_r.part.0+0x42>
  40b29c:	f7fe fffe 	bl	40a29c <__sfvwrite_r>
  40b2a0:	2300      	movs	r3, #0
  40b2a2:	f8cb 3008 	str.w	r3, [fp, #8]
  40b2a6:	f8cb 3004 	str.w	r3, [fp, #4]
  40b2aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b2ae:	bf00      	nop

0040b2b0 <__sprint_r>:
  40b2b0:	6893      	ldr	r3, [r2, #8]
  40b2b2:	b10b      	cbz	r3, 40b2b8 <__sprint_r+0x8>
  40b2b4:	f7ff bfbc 	b.w	40b230 <__sprint_r.part.0>
  40b2b8:	b410      	push	{r4}
  40b2ba:	4618      	mov	r0, r3
  40b2bc:	6053      	str	r3, [r2, #4]
  40b2be:	bc10      	pop	{r4}
  40b2c0:	4770      	bx	lr
  40b2c2:	bf00      	nop

0040b2c4 <_write_r>:
  40b2c4:	b570      	push	{r4, r5, r6, lr}
  40b2c6:	460d      	mov	r5, r1
  40b2c8:	4c08      	ldr	r4, [pc, #32]	; (40b2ec <_write_r+0x28>)
  40b2ca:	4611      	mov	r1, r2
  40b2cc:	4606      	mov	r6, r0
  40b2ce:	461a      	mov	r2, r3
  40b2d0:	4628      	mov	r0, r5
  40b2d2:	2300      	movs	r3, #0
  40b2d4:	6023      	str	r3, [r4, #0]
  40b2d6:	f7f5 fecf 	bl	401078 <_write>
  40b2da:	1c43      	adds	r3, r0, #1
  40b2dc:	d000      	beq.n	40b2e0 <_write_r+0x1c>
  40b2de:	bd70      	pop	{r4, r5, r6, pc}
  40b2e0:	6823      	ldr	r3, [r4, #0]
  40b2e2:	2b00      	cmp	r3, #0
  40b2e4:	d0fb      	beq.n	40b2de <_write_r+0x1a>
  40b2e6:	6033      	str	r3, [r6, #0]
  40b2e8:	bd70      	pop	{r4, r5, r6, pc}
  40b2ea:	bf00      	nop
  40b2ec:	20400c48 	.word	0x20400c48

0040b2f0 <__register_exitproc>:
  40b2f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40b2f4:	4d2c      	ldr	r5, [pc, #176]	; (40b3a8 <__register_exitproc+0xb8>)
  40b2f6:	4606      	mov	r6, r0
  40b2f8:	6828      	ldr	r0, [r5, #0]
  40b2fa:	4698      	mov	r8, r3
  40b2fc:	460f      	mov	r7, r1
  40b2fe:	4691      	mov	r9, r2
  40b300:	f7ff f980 	bl	40a604 <__retarget_lock_acquire_recursive>
  40b304:	4b29      	ldr	r3, [pc, #164]	; (40b3ac <__register_exitproc+0xbc>)
  40b306:	681c      	ldr	r4, [r3, #0]
  40b308:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40b30c:	2b00      	cmp	r3, #0
  40b30e:	d03e      	beq.n	40b38e <__register_exitproc+0x9e>
  40b310:	685a      	ldr	r2, [r3, #4]
  40b312:	2a1f      	cmp	r2, #31
  40b314:	dc1c      	bgt.n	40b350 <__register_exitproc+0x60>
  40b316:	f102 0e01 	add.w	lr, r2, #1
  40b31a:	b176      	cbz	r6, 40b33a <__register_exitproc+0x4a>
  40b31c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40b320:	2401      	movs	r4, #1
  40b322:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40b326:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40b32a:	4094      	lsls	r4, r2
  40b32c:	4320      	orrs	r0, r4
  40b32e:	2e02      	cmp	r6, #2
  40b330:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40b334:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40b338:	d023      	beq.n	40b382 <__register_exitproc+0x92>
  40b33a:	3202      	adds	r2, #2
  40b33c:	f8c3 e004 	str.w	lr, [r3, #4]
  40b340:	6828      	ldr	r0, [r5, #0]
  40b342:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40b346:	f7ff f95f 	bl	40a608 <__retarget_lock_release_recursive>
  40b34a:	2000      	movs	r0, #0
  40b34c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40b350:	4b17      	ldr	r3, [pc, #92]	; (40b3b0 <__register_exitproc+0xc0>)
  40b352:	b30b      	cbz	r3, 40b398 <__register_exitproc+0xa8>
  40b354:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40b358:	f7fb fc90 	bl	406c7c <malloc>
  40b35c:	4603      	mov	r3, r0
  40b35e:	b1d8      	cbz	r0, 40b398 <__register_exitproc+0xa8>
  40b360:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40b364:	6002      	str	r2, [r0, #0]
  40b366:	2100      	movs	r1, #0
  40b368:	6041      	str	r1, [r0, #4]
  40b36a:	460a      	mov	r2, r1
  40b36c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40b370:	f04f 0e01 	mov.w	lr, #1
  40b374:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40b378:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40b37c:	2e00      	cmp	r6, #0
  40b37e:	d0dc      	beq.n	40b33a <__register_exitproc+0x4a>
  40b380:	e7cc      	b.n	40b31c <__register_exitproc+0x2c>
  40b382:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40b386:	430c      	orrs	r4, r1
  40b388:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40b38c:	e7d5      	b.n	40b33a <__register_exitproc+0x4a>
  40b38e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40b392:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40b396:	e7bb      	b.n	40b310 <__register_exitproc+0x20>
  40b398:	6828      	ldr	r0, [r5, #0]
  40b39a:	f7ff f935 	bl	40a608 <__retarget_lock_release_recursive>
  40b39e:	f04f 30ff 	mov.w	r0, #4294967295
  40b3a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40b3a6:	bf00      	nop
  40b3a8:	20400858 	.word	0x20400858
  40b3ac:	0040be18 	.word	0x0040be18
  40b3b0:	00406c7d 	.word	0x00406c7d

0040b3b4 <_calloc_r>:
  40b3b4:	b510      	push	{r4, lr}
  40b3b6:	fb02 f101 	mul.w	r1, r2, r1
  40b3ba:	f7fb fc6f 	bl	406c9c <_malloc_r>
  40b3be:	4604      	mov	r4, r0
  40b3c0:	b1d8      	cbz	r0, 40b3fa <_calloc_r+0x46>
  40b3c2:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40b3c6:	f022 0203 	bic.w	r2, r2, #3
  40b3ca:	3a04      	subs	r2, #4
  40b3cc:	2a24      	cmp	r2, #36	; 0x24
  40b3ce:	d818      	bhi.n	40b402 <_calloc_r+0x4e>
  40b3d0:	2a13      	cmp	r2, #19
  40b3d2:	d914      	bls.n	40b3fe <_calloc_r+0x4a>
  40b3d4:	2300      	movs	r3, #0
  40b3d6:	2a1b      	cmp	r2, #27
  40b3d8:	6003      	str	r3, [r0, #0]
  40b3da:	6043      	str	r3, [r0, #4]
  40b3dc:	d916      	bls.n	40b40c <_calloc_r+0x58>
  40b3de:	2a24      	cmp	r2, #36	; 0x24
  40b3e0:	6083      	str	r3, [r0, #8]
  40b3e2:	60c3      	str	r3, [r0, #12]
  40b3e4:	bf11      	iteee	ne
  40b3e6:	f100 0210 	addne.w	r2, r0, #16
  40b3ea:	6103      	streq	r3, [r0, #16]
  40b3ec:	6143      	streq	r3, [r0, #20]
  40b3ee:	f100 0218 	addeq.w	r2, r0, #24
  40b3f2:	2300      	movs	r3, #0
  40b3f4:	6013      	str	r3, [r2, #0]
  40b3f6:	6053      	str	r3, [r2, #4]
  40b3f8:	6093      	str	r3, [r2, #8]
  40b3fa:	4620      	mov	r0, r4
  40b3fc:	bd10      	pop	{r4, pc}
  40b3fe:	4602      	mov	r2, r0
  40b400:	e7f7      	b.n	40b3f2 <_calloc_r+0x3e>
  40b402:	2100      	movs	r1, #0
  40b404:	f7fb ff94 	bl	407330 <memset>
  40b408:	4620      	mov	r0, r4
  40b40a:	bd10      	pop	{r4, pc}
  40b40c:	f100 0208 	add.w	r2, r0, #8
  40b410:	e7ef      	b.n	40b3f2 <_calloc_r+0x3e>
  40b412:	bf00      	nop

0040b414 <_close_r>:
  40b414:	b538      	push	{r3, r4, r5, lr}
  40b416:	4c07      	ldr	r4, [pc, #28]	; (40b434 <_close_r+0x20>)
  40b418:	2300      	movs	r3, #0
  40b41a:	4605      	mov	r5, r0
  40b41c:	4608      	mov	r0, r1
  40b41e:	6023      	str	r3, [r4, #0]
  40b420:	f7f6 fae2 	bl	4019e8 <_close>
  40b424:	1c43      	adds	r3, r0, #1
  40b426:	d000      	beq.n	40b42a <_close_r+0x16>
  40b428:	bd38      	pop	{r3, r4, r5, pc}
  40b42a:	6823      	ldr	r3, [r4, #0]
  40b42c:	2b00      	cmp	r3, #0
  40b42e:	d0fb      	beq.n	40b428 <_close_r+0x14>
  40b430:	602b      	str	r3, [r5, #0]
  40b432:	bd38      	pop	{r3, r4, r5, pc}
  40b434:	20400c48 	.word	0x20400c48

0040b438 <_fclose_r>:
  40b438:	b570      	push	{r4, r5, r6, lr}
  40b43a:	b159      	cbz	r1, 40b454 <_fclose_r+0x1c>
  40b43c:	4605      	mov	r5, r0
  40b43e:	460c      	mov	r4, r1
  40b440:	b110      	cbz	r0, 40b448 <_fclose_r+0x10>
  40b442:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b444:	2b00      	cmp	r3, #0
  40b446:	d03c      	beq.n	40b4c2 <_fclose_r+0x8a>
  40b448:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40b44a:	07d8      	lsls	r0, r3, #31
  40b44c:	d505      	bpl.n	40b45a <_fclose_r+0x22>
  40b44e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b452:	b92b      	cbnz	r3, 40b460 <_fclose_r+0x28>
  40b454:	2600      	movs	r6, #0
  40b456:	4630      	mov	r0, r6
  40b458:	bd70      	pop	{r4, r5, r6, pc}
  40b45a:	89a3      	ldrh	r3, [r4, #12]
  40b45c:	0599      	lsls	r1, r3, #22
  40b45e:	d53c      	bpl.n	40b4da <_fclose_r+0xa2>
  40b460:	4621      	mov	r1, r4
  40b462:	4628      	mov	r0, r5
  40b464:	f7fe fc9a 	bl	409d9c <__sflush_r>
  40b468:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40b46a:	4606      	mov	r6, r0
  40b46c:	b133      	cbz	r3, 40b47c <_fclose_r+0x44>
  40b46e:	69e1      	ldr	r1, [r4, #28]
  40b470:	4628      	mov	r0, r5
  40b472:	4798      	blx	r3
  40b474:	2800      	cmp	r0, #0
  40b476:	bfb8      	it	lt
  40b478:	f04f 36ff 	movlt.w	r6, #4294967295
  40b47c:	89a3      	ldrh	r3, [r4, #12]
  40b47e:	061a      	lsls	r2, r3, #24
  40b480:	d422      	bmi.n	40b4c8 <_fclose_r+0x90>
  40b482:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40b484:	b141      	cbz	r1, 40b498 <_fclose_r+0x60>
  40b486:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40b48a:	4299      	cmp	r1, r3
  40b48c:	d002      	beq.n	40b494 <_fclose_r+0x5c>
  40b48e:	4628      	mov	r0, r5
  40b490:	f7fe fe1e 	bl	40a0d0 <_free_r>
  40b494:	2300      	movs	r3, #0
  40b496:	6323      	str	r3, [r4, #48]	; 0x30
  40b498:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40b49a:	b121      	cbz	r1, 40b4a6 <_fclose_r+0x6e>
  40b49c:	4628      	mov	r0, r5
  40b49e:	f7fe fe17 	bl	40a0d0 <_free_r>
  40b4a2:	2300      	movs	r3, #0
  40b4a4:	6463      	str	r3, [r4, #68]	; 0x44
  40b4a6:	f7fe fd9d 	bl	409fe4 <__sfp_lock_acquire>
  40b4aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40b4ac:	2200      	movs	r2, #0
  40b4ae:	07db      	lsls	r3, r3, #31
  40b4b0:	81a2      	strh	r2, [r4, #12]
  40b4b2:	d50e      	bpl.n	40b4d2 <_fclose_r+0x9a>
  40b4b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b4b6:	f7ff f8a3 	bl	40a600 <__retarget_lock_close_recursive>
  40b4ba:	f7fe fd99 	bl	409ff0 <__sfp_lock_release>
  40b4be:	4630      	mov	r0, r6
  40b4c0:	bd70      	pop	{r4, r5, r6, pc}
  40b4c2:	f7fe fd63 	bl	409f8c <__sinit>
  40b4c6:	e7bf      	b.n	40b448 <_fclose_r+0x10>
  40b4c8:	6921      	ldr	r1, [r4, #16]
  40b4ca:	4628      	mov	r0, r5
  40b4cc:	f7fe fe00 	bl	40a0d0 <_free_r>
  40b4d0:	e7d7      	b.n	40b482 <_fclose_r+0x4a>
  40b4d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b4d4:	f7ff f898 	bl	40a608 <__retarget_lock_release_recursive>
  40b4d8:	e7ec      	b.n	40b4b4 <_fclose_r+0x7c>
  40b4da:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b4dc:	f7ff f892 	bl	40a604 <__retarget_lock_acquire_recursive>
  40b4e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b4e4:	2b00      	cmp	r3, #0
  40b4e6:	d1bb      	bne.n	40b460 <_fclose_r+0x28>
  40b4e8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40b4ea:	f016 0601 	ands.w	r6, r6, #1
  40b4ee:	d1b1      	bne.n	40b454 <_fclose_r+0x1c>
  40b4f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b4f2:	f7ff f889 	bl	40a608 <__retarget_lock_release_recursive>
  40b4f6:	4630      	mov	r0, r6
  40b4f8:	bd70      	pop	{r4, r5, r6, pc}
  40b4fa:	bf00      	nop

0040b4fc <__fputwc>:
  40b4fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40b500:	b082      	sub	sp, #8
  40b502:	4680      	mov	r8, r0
  40b504:	4689      	mov	r9, r1
  40b506:	4614      	mov	r4, r2
  40b508:	f000 f8a2 	bl	40b650 <__locale_mb_cur_max>
  40b50c:	2801      	cmp	r0, #1
  40b50e:	d036      	beq.n	40b57e <__fputwc+0x82>
  40b510:	464a      	mov	r2, r9
  40b512:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40b516:	a901      	add	r1, sp, #4
  40b518:	4640      	mov	r0, r8
  40b51a:	f000 f941 	bl	40b7a0 <_wcrtomb_r>
  40b51e:	1c42      	adds	r2, r0, #1
  40b520:	4606      	mov	r6, r0
  40b522:	d025      	beq.n	40b570 <__fputwc+0x74>
  40b524:	b3a8      	cbz	r0, 40b592 <__fputwc+0x96>
  40b526:	f89d e004 	ldrb.w	lr, [sp, #4]
  40b52a:	2500      	movs	r5, #0
  40b52c:	f10d 0a04 	add.w	sl, sp, #4
  40b530:	e009      	b.n	40b546 <__fputwc+0x4a>
  40b532:	6823      	ldr	r3, [r4, #0]
  40b534:	1c5a      	adds	r2, r3, #1
  40b536:	6022      	str	r2, [r4, #0]
  40b538:	f883 e000 	strb.w	lr, [r3]
  40b53c:	3501      	adds	r5, #1
  40b53e:	42b5      	cmp	r5, r6
  40b540:	d227      	bcs.n	40b592 <__fputwc+0x96>
  40b542:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40b546:	68a3      	ldr	r3, [r4, #8]
  40b548:	3b01      	subs	r3, #1
  40b54a:	2b00      	cmp	r3, #0
  40b54c:	60a3      	str	r3, [r4, #8]
  40b54e:	daf0      	bge.n	40b532 <__fputwc+0x36>
  40b550:	69a7      	ldr	r7, [r4, #24]
  40b552:	42bb      	cmp	r3, r7
  40b554:	4671      	mov	r1, lr
  40b556:	4622      	mov	r2, r4
  40b558:	4640      	mov	r0, r8
  40b55a:	db02      	blt.n	40b562 <__fputwc+0x66>
  40b55c:	f1be 0f0a 	cmp.w	lr, #10
  40b560:	d1e7      	bne.n	40b532 <__fputwc+0x36>
  40b562:	f000 f8c5 	bl	40b6f0 <__swbuf_r>
  40b566:	1c43      	adds	r3, r0, #1
  40b568:	d1e8      	bne.n	40b53c <__fputwc+0x40>
  40b56a:	b002      	add	sp, #8
  40b56c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b570:	89a3      	ldrh	r3, [r4, #12]
  40b572:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b576:	81a3      	strh	r3, [r4, #12]
  40b578:	b002      	add	sp, #8
  40b57a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b57e:	f109 33ff 	add.w	r3, r9, #4294967295
  40b582:	2bfe      	cmp	r3, #254	; 0xfe
  40b584:	d8c4      	bhi.n	40b510 <__fputwc+0x14>
  40b586:	fa5f fe89 	uxtb.w	lr, r9
  40b58a:	4606      	mov	r6, r0
  40b58c:	f88d e004 	strb.w	lr, [sp, #4]
  40b590:	e7cb      	b.n	40b52a <__fputwc+0x2e>
  40b592:	4648      	mov	r0, r9
  40b594:	b002      	add	sp, #8
  40b596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b59a:	bf00      	nop

0040b59c <_fputwc_r>:
  40b59c:	b530      	push	{r4, r5, lr}
  40b59e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40b5a0:	f013 0f01 	tst.w	r3, #1
  40b5a4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40b5a8:	4614      	mov	r4, r2
  40b5aa:	b083      	sub	sp, #12
  40b5ac:	4605      	mov	r5, r0
  40b5ae:	b29a      	uxth	r2, r3
  40b5b0:	d101      	bne.n	40b5b6 <_fputwc_r+0x1a>
  40b5b2:	0590      	lsls	r0, r2, #22
  40b5b4:	d51c      	bpl.n	40b5f0 <_fputwc_r+0x54>
  40b5b6:	0490      	lsls	r0, r2, #18
  40b5b8:	d406      	bmi.n	40b5c8 <_fputwc_r+0x2c>
  40b5ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40b5bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40b5c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40b5c4:	81a3      	strh	r3, [r4, #12]
  40b5c6:	6662      	str	r2, [r4, #100]	; 0x64
  40b5c8:	4628      	mov	r0, r5
  40b5ca:	4622      	mov	r2, r4
  40b5cc:	f7ff ff96 	bl	40b4fc <__fputwc>
  40b5d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40b5d2:	07da      	lsls	r2, r3, #31
  40b5d4:	4605      	mov	r5, r0
  40b5d6:	d402      	bmi.n	40b5de <_fputwc_r+0x42>
  40b5d8:	89a3      	ldrh	r3, [r4, #12]
  40b5da:	059b      	lsls	r3, r3, #22
  40b5dc:	d502      	bpl.n	40b5e4 <_fputwc_r+0x48>
  40b5de:	4628      	mov	r0, r5
  40b5e0:	b003      	add	sp, #12
  40b5e2:	bd30      	pop	{r4, r5, pc}
  40b5e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b5e6:	f7ff f80f 	bl	40a608 <__retarget_lock_release_recursive>
  40b5ea:	4628      	mov	r0, r5
  40b5ec:	b003      	add	sp, #12
  40b5ee:	bd30      	pop	{r4, r5, pc}
  40b5f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b5f2:	9101      	str	r1, [sp, #4]
  40b5f4:	f7ff f806 	bl	40a604 <__retarget_lock_acquire_recursive>
  40b5f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b5fc:	9901      	ldr	r1, [sp, #4]
  40b5fe:	b29a      	uxth	r2, r3
  40b600:	e7d9      	b.n	40b5b6 <_fputwc_r+0x1a>
  40b602:	bf00      	nop

0040b604 <_fstat_r>:
  40b604:	b538      	push	{r3, r4, r5, lr}
  40b606:	460b      	mov	r3, r1
  40b608:	4c07      	ldr	r4, [pc, #28]	; (40b628 <_fstat_r+0x24>)
  40b60a:	4605      	mov	r5, r0
  40b60c:	4611      	mov	r1, r2
  40b60e:	4618      	mov	r0, r3
  40b610:	2300      	movs	r3, #0
  40b612:	6023      	str	r3, [r4, #0]
  40b614:	f7f6 f9eb 	bl	4019ee <_fstat>
  40b618:	1c43      	adds	r3, r0, #1
  40b61a:	d000      	beq.n	40b61e <_fstat_r+0x1a>
  40b61c:	bd38      	pop	{r3, r4, r5, pc}
  40b61e:	6823      	ldr	r3, [r4, #0]
  40b620:	2b00      	cmp	r3, #0
  40b622:	d0fb      	beq.n	40b61c <_fstat_r+0x18>
  40b624:	602b      	str	r3, [r5, #0]
  40b626:	bd38      	pop	{r3, r4, r5, pc}
  40b628:	20400c48 	.word	0x20400c48

0040b62c <_isatty_r>:
  40b62c:	b538      	push	{r3, r4, r5, lr}
  40b62e:	4c07      	ldr	r4, [pc, #28]	; (40b64c <_isatty_r+0x20>)
  40b630:	2300      	movs	r3, #0
  40b632:	4605      	mov	r5, r0
  40b634:	4608      	mov	r0, r1
  40b636:	6023      	str	r3, [r4, #0]
  40b638:	f7f6 f9de 	bl	4019f8 <_isatty>
  40b63c:	1c43      	adds	r3, r0, #1
  40b63e:	d000      	beq.n	40b642 <_isatty_r+0x16>
  40b640:	bd38      	pop	{r3, r4, r5, pc}
  40b642:	6823      	ldr	r3, [r4, #0]
  40b644:	2b00      	cmp	r3, #0
  40b646:	d0fb      	beq.n	40b640 <_isatty_r+0x14>
  40b648:	602b      	str	r3, [r5, #0]
  40b64a:	bd38      	pop	{r3, r4, r5, pc}
  40b64c:	20400c48 	.word	0x20400c48

0040b650 <__locale_mb_cur_max>:
  40b650:	4b04      	ldr	r3, [pc, #16]	; (40b664 <__locale_mb_cur_max+0x14>)
  40b652:	4a05      	ldr	r2, [pc, #20]	; (40b668 <__locale_mb_cur_max+0x18>)
  40b654:	681b      	ldr	r3, [r3, #0]
  40b656:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40b658:	2b00      	cmp	r3, #0
  40b65a:	bf08      	it	eq
  40b65c:	4613      	moveq	r3, r2
  40b65e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40b662:	4770      	bx	lr
  40b664:	20400018 	.word	0x20400018
  40b668:	2040085c 	.word	0x2040085c

0040b66c <_lseek_r>:
  40b66c:	b570      	push	{r4, r5, r6, lr}
  40b66e:	460d      	mov	r5, r1
  40b670:	4c08      	ldr	r4, [pc, #32]	; (40b694 <_lseek_r+0x28>)
  40b672:	4611      	mov	r1, r2
  40b674:	4606      	mov	r6, r0
  40b676:	461a      	mov	r2, r3
  40b678:	4628      	mov	r0, r5
  40b67a:	2300      	movs	r3, #0
  40b67c:	6023      	str	r3, [r4, #0]
  40b67e:	f7f6 f9bd 	bl	4019fc <_lseek>
  40b682:	1c43      	adds	r3, r0, #1
  40b684:	d000      	beq.n	40b688 <_lseek_r+0x1c>
  40b686:	bd70      	pop	{r4, r5, r6, pc}
  40b688:	6823      	ldr	r3, [r4, #0]
  40b68a:	2b00      	cmp	r3, #0
  40b68c:	d0fb      	beq.n	40b686 <_lseek_r+0x1a>
  40b68e:	6033      	str	r3, [r6, #0]
  40b690:	bd70      	pop	{r4, r5, r6, pc}
  40b692:	bf00      	nop
  40b694:	20400c48 	.word	0x20400c48

0040b698 <__ascii_mbtowc>:
  40b698:	b082      	sub	sp, #8
  40b69a:	b149      	cbz	r1, 40b6b0 <__ascii_mbtowc+0x18>
  40b69c:	b15a      	cbz	r2, 40b6b6 <__ascii_mbtowc+0x1e>
  40b69e:	b16b      	cbz	r3, 40b6bc <__ascii_mbtowc+0x24>
  40b6a0:	7813      	ldrb	r3, [r2, #0]
  40b6a2:	600b      	str	r3, [r1, #0]
  40b6a4:	7812      	ldrb	r2, [r2, #0]
  40b6a6:	1c10      	adds	r0, r2, #0
  40b6a8:	bf18      	it	ne
  40b6aa:	2001      	movne	r0, #1
  40b6ac:	b002      	add	sp, #8
  40b6ae:	4770      	bx	lr
  40b6b0:	a901      	add	r1, sp, #4
  40b6b2:	2a00      	cmp	r2, #0
  40b6b4:	d1f3      	bne.n	40b69e <__ascii_mbtowc+0x6>
  40b6b6:	4610      	mov	r0, r2
  40b6b8:	b002      	add	sp, #8
  40b6ba:	4770      	bx	lr
  40b6bc:	f06f 0001 	mvn.w	r0, #1
  40b6c0:	e7f4      	b.n	40b6ac <__ascii_mbtowc+0x14>
  40b6c2:	bf00      	nop

0040b6c4 <_read_r>:
  40b6c4:	b570      	push	{r4, r5, r6, lr}
  40b6c6:	460d      	mov	r5, r1
  40b6c8:	4c08      	ldr	r4, [pc, #32]	; (40b6ec <_read_r+0x28>)
  40b6ca:	4611      	mov	r1, r2
  40b6cc:	4606      	mov	r6, r0
  40b6ce:	461a      	mov	r2, r3
  40b6d0:	4628      	mov	r0, r5
  40b6d2:	2300      	movs	r3, #0
  40b6d4:	6023      	str	r3, [r4, #0]
  40b6d6:	f7f5 fcb1 	bl	40103c <_read>
  40b6da:	1c43      	adds	r3, r0, #1
  40b6dc:	d000      	beq.n	40b6e0 <_read_r+0x1c>
  40b6de:	bd70      	pop	{r4, r5, r6, pc}
  40b6e0:	6823      	ldr	r3, [r4, #0]
  40b6e2:	2b00      	cmp	r3, #0
  40b6e4:	d0fb      	beq.n	40b6de <_read_r+0x1a>
  40b6e6:	6033      	str	r3, [r6, #0]
  40b6e8:	bd70      	pop	{r4, r5, r6, pc}
  40b6ea:	bf00      	nop
  40b6ec:	20400c48 	.word	0x20400c48

0040b6f0 <__swbuf_r>:
  40b6f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b6f2:	460d      	mov	r5, r1
  40b6f4:	4614      	mov	r4, r2
  40b6f6:	4606      	mov	r6, r0
  40b6f8:	b110      	cbz	r0, 40b700 <__swbuf_r+0x10>
  40b6fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b6fc:	2b00      	cmp	r3, #0
  40b6fe:	d04b      	beq.n	40b798 <__swbuf_r+0xa8>
  40b700:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40b704:	69a3      	ldr	r3, [r4, #24]
  40b706:	60a3      	str	r3, [r4, #8]
  40b708:	b291      	uxth	r1, r2
  40b70a:	0708      	lsls	r0, r1, #28
  40b70c:	d539      	bpl.n	40b782 <__swbuf_r+0x92>
  40b70e:	6923      	ldr	r3, [r4, #16]
  40b710:	2b00      	cmp	r3, #0
  40b712:	d036      	beq.n	40b782 <__swbuf_r+0x92>
  40b714:	b2ed      	uxtb	r5, r5
  40b716:	0489      	lsls	r1, r1, #18
  40b718:	462f      	mov	r7, r5
  40b71a:	d515      	bpl.n	40b748 <__swbuf_r+0x58>
  40b71c:	6822      	ldr	r2, [r4, #0]
  40b71e:	6961      	ldr	r1, [r4, #20]
  40b720:	1ad3      	subs	r3, r2, r3
  40b722:	428b      	cmp	r3, r1
  40b724:	da1c      	bge.n	40b760 <__swbuf_r+0x70>
  40b726:	3301      	adds	r3, #1
  40b728:	68a1      	ldr	r1, [r4, #8]
  40b72a:	1c50      	adds	r0, r2, #1
  40b72c:	3901      	subs	r1, #1
  40b72e:	60a1      	str	r1, [r4, #8]
  40b730:	6020      	str	r0, [r4, #0]
  40b732:	7015      	strb	r5, [r2, #0]
  40b734:	6962      	ldr	r2, [r4, #20]
  40b736:	429a      	cmp	r2, r3
  40b738:	d01a      	beq.n	40b770 <__swbuf_r+0x80>
  40b73a:	89a3      	ldrh	r3, [r4, #12]
  40b73c:	07db      	lsls	r3, r3, #31
  40b73e:	d501      	bpl.n	40b744 <__swbuf_r+0x54>
  40b740:	2d0a      	cmp	r5, #10
  40b742:	d015      	beq.n	40b770 <__swbuf_r+0x80>
  40b744:	4638      	mov	r0, r7
  40b746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b748:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40b74a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40b74e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40b752:	81a2      	strh	r2, [r4, #12]
  40b754:	6822      	ldr	r2, [r4, #0]
  40b756:	6661      	str	r1, [r4, #100]	; 0x64
  40b758:	6961      	ldr	r1, [r4, #20]
  40b75a:	1ad3      	subs	r3, r2, r3
  40b75c:	428b      	cmp	r3, r1
  40b75e:	dbe2      	blt.n	40b726 <__swbuf_r+0x36>
  40b760:	4621      	mov	r1, r4
  40b762:	4630      	mov	r0, r6
  40b764:	f7fe fbba 	bl	409edc <_fflush_r>
  40b768:	b940      	cbnz	r0, 40b77c <__swbuf_r+0x8c>
  40b76a:	6822      	ldr	r2, [r4, #0]
  40b76c:	2301      	movs	r3, #1
  40b76e:	e7db      	b.n	40b728 <__swbuf_r+0x38>
  40b770:	4621      	mov	r1, r4
  40b772:	4630      	mov	r0, r6
  40b774:	f7fe fbb2 	bl	409edc <_fflush_r>
  40b778:	2800      	cmp	r0, #0
  40b77a:	d0e3      	beq.n	40b744 <__swbuf_r+0x54>
  40b77c:	f04f 37ff 	mov.w	r7, #4294967295
  40b780:	e7e0      	b.n	40b744 <__swbuf_r+0x54>
  40b782:	4621      	mov	r1, r4
  40b784:	4630      	mov	r0, r6
  40b786:	f7fd fad7 	bl	408d38 <__swsetup_r>
  40b78a:	2800      	cmp	r0, #0
  40b78c:	d1f6      	bne.n	40b77c <__swbuf_r+0x8c>
  40b78e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40b792:	6923      	ldr	r3, [r4, #16]
  40b794:	b291      	uxth	r1, r2
  40b796:	e7bd      	b.n	40b714 <__swbuf_r+0x24>
  40b798:	f7fe fbf8 	bl	409f8c <__sinit>
  40b79c:	e7b0      	b.n	40b700 <__swbuf_r+0x10>
  40b79e:	bf00      	nop

0040b7a0 <_wcrtomb_r>:
  40b7a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  40b7a2:	4606      	mov	r6, r0
  40b7a4:	b085      	sub	sp, #20
  40b7a6:	461f      	mov	r7, r3
  40b7a8:	b189      	cbz	r1, 40b7ce <_wcrtomb_r+0x2e>
  40b7aa:	4c10      	ldr	r4, [pc, #64]	; (40b7ec <_wcrtomb_r+0x4c>)
  40b7ac:	4d10      	ldr	r5, [pc, #64]	; (40b7f0 <_wcrtomb_r+0x50>)
  40b7ae:	6824      	ldr	r4, [r4, #0]
  40b7b0:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40b7b2:	2c00      	cmp	r4, #0
  40b7b4:	bf08      	it	eq
  40b7b6:	462c      	moveq	r4, r5
  40b7b8:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40b7bc:	47a0      	blx	r4
  40b7be:	1c43      	adds	r3, r0, #1
  40b7c0:	d103      	bne.n	40b7ca <_wcrtomb_r+0x2a>
  40b7c2:	2200      	movs	r2, #0
  40b7c4:	238a      	movs	r3, #138	; 0x8a
  40b7c6:	603a      	str	r2, [r7, #0]
  40b7c8:	6033      	str	r3, [r6, #0]
  40b7ca:	b005      	add	sp, #20
  40b7cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b7ce:	460c      	mov	r4, r1
  40b7d0:	4906      	ldr	r1, [pc, #24]	; (40b7ec <_wcrtomb_r+0x4c>)
  40b7d2:	4a07      	ldr	r2, [pc, #28]	; (40b7f0 <_wcrtomb_r+0x50>)
  40b7d4:	6809      	ldr	r1, [r1, #0]
  40b7d6:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40b7d8:	2900      	cmp	r1, #0
  40b7da:	bf08      	it	eq
  40b7dc:	4611      	moveq	r1, r2
  40b7de:	4622      	mov	r2, r4
  40b7e0:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40b7e4:	a901      	add	r1, sp, #4
  40b7e6:	47a0      	blx	r4
  40b7e8:	e7e9      	b.n	40b7be <_wcrtomb_r+0x1e>
  40b7ea:	bf00      	nop
  40b7ec:	20400018 	.word	0x20400018
  40b7f0:	2040085c 	.word	0x2040085c

0040b7f4 <__ascii_wctomb>:
  40b7f4:	b121      	cbz	r1, 40b800 <__ascii_wctomb+0xc>
  40b7f6:	2aff      	cmp	r2, #255	; 0xff
  40b7f8:	d804      	bhi.n	40b804 <__ascii_wctomb+0x10>
  40b7fa:	700a      	strb	r2, [r1, #0]
  40b7fc:	2001      	movs	r0, #1
  40b7fe:	4770      	bx	lr
  40b800:	4608      	mov	r0, r1
  40b802:	4770      	bx	lr
  40b804:	238a      	movs	r3, #138	; 0x8a
  40b806:	6003      	str	r3, [r0, #0]
  40b808:	f04f 30ff 	mov.w	r0, #4294967295
  40b80c:	4770      	bx	lr
  40b80e:	bf00      	nop

0040b810 <__aeabi_d2iz>:
  40b810:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40b814:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40b818:	d215      	bcs.n	40b846 <__aeabi_d2iz+0x36>
  40b81a:	d511      	bpl.n	40b840 <__aeabi_d2iz+0x30>
  40b81c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40b820:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40b824:	d912      	bls.n	40b84c <__aeabi_d2iz+0x3c>
  40b826:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40b82a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40b82e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40b832:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40b836:	fa23 f002 	lsr.w	r0, r3, r2
  40b83a:	bf18      	it	ne
  40b83c:	4240      	negne	r0, r0
  40b83e:	4770      	bx	lr
  40b840:	f04f 0000 	mov.w	r0, #0
  40b844:	4770      	bx	lr
  40b846:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40b84a:	d105      	bne.n	40b858 <__aeabi_d2iz+0x48>
  40b84c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40b850:	bf08      	it	eq
  40b852:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40b856:	4770      	bx	lr
  40b858:	f04f 0000 	mov.w	r0, #0
  40b85c:	4770      	bx	lr
  40b85e:	bf00      	nop
  40b860:	00000000 	.word	0x00000000
  40b864:	3f000000 	.word	0x3f000000
  40b868:	42b40000 	.word	0x42b40000
  40b86c:	42b40000 	.word	0x42b40000
  40b870:	00000000 	.word	0x00000000
  40b874:	454c4449 	.word	0x454c4449
  40b878:	00000000 	.word	0x00000000
  40b87c:	51726d54 	.word	0x51726d54
  40b880:	00000000 	.word	0x00000000
  40b884:	20726d54 	.word	0x20726d54
  40b888:	00637653 	.word	0x00637653
  40b88c:	686c6166 	.word	0x686c6166
  40b890:	6d652061 	.word	0x6d652061
  40b894:	69726320 	.word	0x69726320
  40b898:	6f207261 	.word	0x6f207261
  40b89c:	6d657320 	.word	0x6d657320
  40b8a0:	726f6661 	.word	0x726f6661
  40b8a4:	7571206f 	.word	0x7571206f
  40b8a8:	00616465 	.word	0x00616465
  40b8ac:	00756d69 	.word	0x00756d69
  40b8b0:	6c696146 	.word	0x6c696146
  40b8b4:	74206465 	.word	0x74206465
  40b8b8:	7263206f 	.word	0x7263206f
  40b8bc:	65746165 	.word	0x65746165
  40b8c0:	756d6920 	.word	0x756d6920
  40b8c4:	73617420 	.word	0x73617420
  40b8c8:	00000d6b 	.word	0x00000d6b
  40b8cc:	73756f68 	.word	0x73756f68
  40b8d0:	6f645f65 	.word	0x6f645f65
  40b8d4:	00006e77 	.word	0x00006e77
  40b8d8:	6c696146 	.word	0x6c696146
  40b8dc:	74206465 	.word	0x74206465
  40b8e0:	7263206f 	.word	0x7263206f
  40b8e4:	65746165 	.word	0x65746165
  40b8e8:	756f6820 	.word	0x756f6820
  40b8ec:	645f6573 	.word	0x645f6573
  40b8f0:	206e776f 	.word	0x206e776f
  40b8f4:	6b736174 	.word	0x6b736174
  40b8f8:	0000000d 	.word	0x0000000d
  40b8fc:	6569726f 	.word	0x6569726f
  40b900:	6361746e 	.word	0x6361746e
  40b904:	00006f61 	.word	0x00006f61
  40b908:	686c6166 	.word	0x686c6166
  40b90c:	6d652061 	.word	0x6d652061
  40b910:	69726320 	.word	0x69726320
  40b914:	61207261 	.word	0x61207261
  40b918:	65757120 	.word	0x65757120
  40b91c:	00206575 	.word	0x00206575
  40b920:	0000696f 	.word	0x0000696f
  40b924:	5252455b 	.word	0x5252455b
  40b928:	5b205d4f 	.word	0x5b205d4f
  40b92c:	5d633269 	.word	0x5d633269
  40b930:	72705b20 	.word	0x72705b20
  40b934:	5d65626f 	.word	0x5d65626f
  40b938:	00000020 	.word	0x00000020
  40b93c:	4441445b 	.word	0x4441445b
  40b940:	5b205d4f 	.word	0x5b205d4f
  40b944:	5d633269 	.word	0x5d633269
  40b948:	6f727020 	.word	0x6f727020
  40b94c:	4f206562 	.word	0x4f206562
  40b950:	0000004b 	.word	0x0000004b
  40b954:	5252455b 	.word	0x5252455b
  40b958:	5b205d4f 	.word	0x5b205d4f
  40b95c:	5d633269 	.word	0x5d633269
  40b960:	65725b20 	.word	0x65725b20
  40b964:	205d6461 	.word	0x205d6461
  40b968:	00000000 	.word	0x00000000
  40b96c:	4441445b 	.word	0x4441445b
  40b970:	5b205d4f 	.word	0x5b205d4f
  40b974:	5d633269 	.word	0x5d633269
  40b978:	3a782520 	.word	0x3a782520
  40b97c:	0a207825 	.word	0x0a207825
  40b980:	00000000 	.word	0x00000000
  40b984:	66667562 	.word	0x66667562
  40b988:	65207265 	.word	0x65207265
  40b98c:	20e17473 	.word	0x20e17473
  40b990:	65636572 	.word	0x65636572
  40b994:	646e6562 	.word	0x646e6562
  40b998:	6563206f 	.word	0x6563206f
  40b99c:	206f7472 	.word	0x206f7472
  40b9a0:	00000000 	.word	0x00000000
  40b9a4:	6f727245 	.word	0x6f727245
  40b9a8:	206f6e20 	.word	0x206f6e20
  40b9ac:	65636572 	.word	0x65636572
  40b9b0:	656d6962 	.word	0x656d6962
  40b9b4:	206f746e 	.word	0x206f746e
  40b9b8:	62206f64 	.word	0x62206f64
  40b9bc:	65666675 	.word	0x65666675
  40b9c0:	00002072 	.word	0x00002072
  40b9c4:	5252455b 	.word	0x5252455b
  40b9c8:	5b205d4f 	.word	0x5b205d4f
  40b9cc:	5d633269 	.word	0x5d633269
  40b9d0:	72775b20 	.word	0x72775b20
  40b9d4:	5d657469 	.word	0x5d657469
  40b9d8:	00000020 	.word	0x00000020
  40b9dc:	6c6c6f52 	.word	0x6c6c6f52
  40b9e0:	2e302520 	.word	0x2e302520
  40b9e4:	202c6631 	.word	0x202c6631
  40b9e8:	63746950 	.word	0x63746950
  40b9ec:	30252068 	.word	0x30252068
  40b9f0:	2c66312e 	.word	0x2c66312e
  40b9f4:	77615920 	.word	0x77615920
  40b9f8:	2e302520 	.word	0x2e302520
  40b9fc:	000a6631 	.word	0x000a6631
  40ba00:	63617473 	.word	0x63617473
  40ba04:	766f206b 	.word	0x766f206b
  40ba08:	6c667265 	.word	0x6c667265
  40ba0c:	2520776f 	.word	0x2520776f
  40ba10:	73252078 	.word	0x73252078
  40ba14:	00000a0d 	.word	0x00000a0d
  40ba18:	74727173 	.word	0x74727173
  40ba1c:	00000000 	.word	0x00000000
  40ba20:	6e697361 	.word	0x6e697361
  40ba24:	00000066 	.word	0x00000066

0040ba28 <npio2_hw>:
  40ba28:	3fc90f00 40490f00 4096cb00 40c90f00     ...?..I@...@...@
  40ba38:	40fb5300 4116cb00 412fed00 41490f00     .S.@...A../A..IA
  40ba48:	41623100 417b5300 418a3a00 4196cb00     .1bA.S{A.:.A...A
  40ba58:	41a35c00 41afed00 41bc7e00 41c90f00     .\.A...A.~.A...A
  40ba68:	41d5a000 41e23100 41eec200 41fb5300     ...A.1.A...A.S.A
  40ba78:	4203f200 420a3a00 42108300 4216cb00     ...B.:.B...B...B
  40ba88:	421d1400 42235c00 4229a500 422fed00     ...B.\#B..)B../B
  40ba98:	42363600 423c7e00 4242c700 42490f00     .66B.~<B..BB..IB

0040baa8 <two_over_pi>:
  40baa8:	000000a2 000000f9 00000083 0000006e     ............n...
  40bab8:	0000004e 00000044 00000015 00000029     N...D.......)...
  40bac8:	000000fc 00000027 00000057 000000d1     ....'...W.......
  40bad8:	000000f5 00000034 000000dd 000000c0     ....4...........
  40bae8:	000000db 00000062 00000095 00000099     ....b...........
  40baf8:	0000003c 00000043 00000090 00000041     <...C.......A...
  40bb08:	000000fe 00000051 00000063 000000ab     ....Q...c.......
  40bb18:	000000de 000000bb 000000c5 00000061     ............a...
  40bb28:	000000b7 00000024 0000006e 0000003a     ....$...n...:...
  40bb38:	00000042 0000004d 000000d2 000000e0     B...M...........
  40bb48:	00000006 00000049 0000002e 000000ea     ....I...........
  40bb58:	00000009 000000d1 00000092 0000001c     ................
  40bb68:	000000fe 0000001d 000000eb 0000001c     ................
  40bb78:	000000b1 00000029 000000a7 0000003e     ....).......>...
  40bb88:	000000e8 00000082 00000035 000000f5     ........5.......
  40bb98:	0000002e 000000bb 00000044 00000084     ........D.......
  40bba8:	000000e9 0000009c 00000070 00000026     ........p...&...
  40bbb8:	000000b4 0000005f 0000007e 00000041     ...._...~...A...
  40bbc8:	00000039 00000091 000000d6 00000039     9...........9...
  40bbd8:	00000083 00000053 00000039 000000f4     ....S...9.......
  40bbe8:	0000009c 00000084 0000005f 0000008b     ........_.......
  40bbf8:	000000bd 000000f9 00000028 0000003b     ........(...;...
  40bc08:	0000001f 000000f8 00000097 000000ff     ................
  40bc18:	000000de 00000005 00000098 0000000f     ................
  40bc28:	000000ef 0000002f 00000011 0000008b     ..../...........
  40bc38:	0000005a 0000000a 0000006d 0000001f     Z.......m.......
  40bc48:	0000006d 00000036 0000007e 000000cf     m...6...~.......
  40bc58:	00000027 000000cb 00000009 000000b7     '...............
  40bc68:	0000004f 00000046 0000003f 00000066     O...F...?...f...
  40bc78:	0000009e 0000005f 000000ea 0000002d     ...._.......-...
  40bc88:	00000075 00000027 000000ba 000000c7     u...'...........
  40bc98:	000000eb 000000e5 000000f1 0000007b     ............{...
  40bca8:	0000003d 00000007 00000039 000000f7     =.......9.......
  40bcb8:	0000008a 00000052 00000092 000000ea     ....R...........
  40bcc8:	0000006b 000000fb 0000005f 000000b1     k......._.......
  40bcd8:	0000001f 0000008d 0000005d 00000008     ........].......
  40bce8:	00000056 00000003 00000030 00000046     V.......0...F...
  40bcf8:	000000fc 0000007b 0000006b 000000ab     ....{...k.......
  40bd08:	000000f0 000000cf 000000bc 00000020     ............ ...
  40bd18:	0000009a 000000f4 00000036 0000001d     ........6.......
  40bd28:	000000a9 000000e3 00000091 00000061     ............a...
  40bd38:	0000005e 000000e6 0000001b 00000008     ^...............
  40bd48:	00000065 00000099 00000085 0000005f     e..........._...
  40bd58:	00000014 000000a0 00000068 00000040     ........h...@...
  40bd68:	0000008d 000000ff 000000d8 00000080     ................
  40bd78:	0000004d 00000073 00000027 00000031     M...s...'...1...
  40bd88:	00000006 00000006 00000015 00000056     ............V...
  40bd98:	000000ca 00000073 000000a8 000000c9     ....s...........
  40bda8:	00000060 000000e2 0000007b 000000c0     `.......{.......
  40bdb8:	0000008c 0000006b                       ....k...

0040bdc0 <PIo2>:
  40bdc0:	3fc90000 39f00000 37da0000 33a20000     ...?...9...7...3
  40bdd0:	2e840000 2b500000 27c20000 22d00000     ......P+...'..."
  40bde0:	1fc40000 1bc60000 17440000              ..........D.

0040bdec <init_jk>:
  40bdec:	00000004 00000007 00000009              ............

0040bdf8 <atanhi>:
  40bdf8:	3eed6338 3f490fda 3f7b985e 3fc90fda     8c.>..I?^.{?...?

0040be08 <atanlo>:
  40be08:	31ac3769 33222168 33140fb4 33a22168     i7.1h!"3...3h!.3

0040be18 <_global_impure_ptr>:
  40be18:	20400020 0000000a 00464e49 00666e69      .@ ....INF.inf.
  40be28:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  40be38:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  40be48:	37363534 62613938 66656463 00000000     456789abcdef....
  40be58:	6c756e28 0000296c 00000030              (null)..0...

0040be64 <blanks.7238>:
  40be64:	20202020 20202020 20202020 20202020                     

0040be74 <zeroes.7239>:
  40be74:	30303030 30303030 30303030 30303030     0000000000000000
  40be84:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40be94:	00000000                                ....

0040be98 <__mprec_bigtens>:
  40be98:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40bea8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40beb8:	7f73bf3c 75154fdd                       <.s..O.u

0040bec0 <__mprec_tens>:
  40bec0:	00000000 3ff00000 00000000 40240000     .......?......$@
  40bed0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40bee0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40bef0:	00000000 412e8480 00000000 416312d0     .......A......cA
  40bf00:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40bf10:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40bf20:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40bf30:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40bf40:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40bf50:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40bf60:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40bf70:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40bf80:	79d99db4 44ea7843                       ...yCx.D

0040bf88 <p05.6055>:
  40bf88:	00000005 00000019 0000007d 00000043     ........}...C...
  40bf98:	49534f50 00000058 0000002e              POSIX.......

0040bfa4 <_ctype_>:
  40bfa4:	20202000 20202020 28282020 20282828     .         ((((( 
  40bfb4:	20202020 20202020 20202020 20202020                     
  40bfc4:	10108820 10101010 10101010 10101010      ...............
  40bfd4:	04040410 04040404 10040404 10101010     ................
  40bfe4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40bff4:	01010101 01010101 01010101 10101010     ................
  40c004:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40c014:	02020202 02020202 02020202 10101010     ................
  40c024:	00000020 00000000 00000000 00000000      ...............
	...

0040c0a8 <_init>:
  40c0a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40c0aa:	bf00      	nop
  40c0ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40c0ae:	bc08      	pop	{r3}
  40c0b0:	469e      	mov	lr, r3
  40c0b2:	4770      	bx	lr

0040c0b4 <__init_array_start>:
  40c0b4:	00408e01 	.word	0x00408e01

0040c0b8 <__frame_dummy_init_array_entry>:
  40c0b8:	00400165                                e.@.

0040c0bc <_fini>:
  40c0bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40c0be:	bf00      	nop
  40c0c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40c0c2:	bc08      	pop	{r3}
  40c0c4:	469e      	mov	lr, r3
  40c0c6:	4770      	bx	lr

0040c0c8 <__fini_array_start>:
  40c0c8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <uxCriticalNesting>:
20400010:	aaaa aaaa                                   ....

20400014 <__fdlib_version>:
20400014:	0001 0000                                   ....

20400018 <_impure_ptr>:
20400018:	0020 2040 0000 0000                          .@ ....

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <__malloc_av_>:
	...
20400450:	0448 2040 0448 2040 0450 2040 0450 2040     H.@ H.@ P.@ P.@ 
20400460:	0458 2040 0458 2040 0460 2040 0460 2040     X.@ X.@ `.@ `.@ 
20400470:	0468 2040 0468 2040 0470 2040 0470 2040     h.@ h.@ p.@ p.@ 
20400480:	0478 2040 0478 2040 0480 2040 0480 2040     x.@ x.@ ..@ ..@ 
20400490:	0488 2040 0488 2040 0490 2040 0490 2040     ..@ ..@ ..@ ..@ 
204004a0:	0498 2040 0498 2040 04a0 2040 04a0 2040     ..@ ..@ ..@ ..@ 
204004b0:	04a8 2040 04a8 2040 04b0 2040 04b0 2040     ..@ ..@ ..@ ..@ 
204004c0:	04b8 2040 04b8 2040 04c0 2040 04c0 2040     ..@ ..@ ..@ ..@ 
204004d0:	04c8 2040 04c8 2040 04d0 2040 04d0 2040     ..@ ..@ ..@ ..@ 
204004e0:	04d8 2040 04d8 2040 04e0 2040 04e0 2040     ..@ ..@ ..@ ..@ 
204004f0:	04e8 2040 04e8 2040 04f0 2040 04f0 2040     ..@ ..@ ..@ ..@ 
20400500:	04f8 2040 04f8 2040 0500 2040 0500 2040     ..@ ..@ ..@ ..@ 
20400510:	0508 2040 0508 2040 0510 2040 0510 2040     ..@ ..@ ..@ ..@ 
20400520:	0518 2040 0518 2040 0520 2040 0520 2040     ..@ ..@  .@  .@ 
20400530:	0528 2040 0528 2040 0530 2040 0530 2040     (.@ (.@ 0.@ 0.@ 
20400540:	0538 2040 0538 2040 0540 2040 0540 2040     8.@ 8.@ @.@ @.@ 
20400550:	0548 2040 0548 2040 0550 2040 0550 2040     H.@ H.@ P.@ P.@ 
20400560:	0558 2040 0558 2040 0560 2040 0560 2040     X.@ X.@ `.@ `.@ 
20400570:	0568 2040 0568 2040 0570 2040 0570 2040     h.@ h.@ p.@ p.@ 
20400580:	0578 2040 0578 2040 0580 2040 0580 2040     x.@ x.@ ..@ ..@ 
20400590:	0588 2040 0588 2040 0590 2040 0590 2040     ..@ ..@ ..@ ..@ 
204005a0:	0598 2040 0598 2040 05a0 2040 05a0 2040     ..@ ..@ ..@ ..@ 
204005b0:	05a8 2040 05a8 2040 05b0 2040 05b0 2040     ..@ ..@ ..@ ..@ 
204005c0:	05b8 2040 05b8 2040 05c0 2040 05c0 2040     ..@ ..@ ..@ ..@ 
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 

20400850 <__malloc_sbrk_base>:
20400850:	ffff ffff                                   ....

20400854 <__malloc_trim_threshold>:
20400854:	0000 0002                                   ....

20400858 <__atexit_recursive_mutex>:
20400858:	0c24 2040                                   $.@ 

2040085c <__global_locale>:
2040085c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040087c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040089c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040091c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040093c:	b7f5 0040 b699 0040 0000 0000 bfa4 0040     ..@...@.......@.
2040094c:	bfa0 0040 b980 0040 b980 0040 b980 0040     ..@...@...@...@.
2040095c:	b980 0040 b980 0040 b980 0040 b980 0040     ..@...@...@...@.
2040096c:	b980 0040 b980 0040 ffff ffff ffff ffff     ..@...@.........
2040097c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009a4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
