Protel Design System Design Rule Check
PCB File : C:\Users\Daniel\Documents\Uni\Year 3\Semester 1\ECTE 351\Kookaberry_Rover\PCB\DRV8833_Dev\DRV8833_Dev.PcbDoc
Date     : 19/05/2022
Time     : 15:24:11

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (396.492mil,509.567mil) on Top Overlay And Pad DRV8833-1(448.764mil,509.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
Rule Violations :1

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (1.545mil < 10mil) Between Text "C1" (803.163mil,525.01mil) on Top Overlay And Track (813.11mil,514.528mil)(880.039mil,514.528mil) on Top Overlay Silk Text to Silk Clearance [1.545mil]
   Violation between Silk To Silk Clearance Constraint: (5.518mil < 10mil) Between Text "R1" (230.013mil,710.01mil) on Top Overlay And Track (220.665mil,695.555mil)(319.335mil,695.555mil) on Top Overlay Silk Text to Silk Clearance [5.518mil]
   Violation between Silk To Silk Clearance Constraint: (5.518mil < 10mil) Between Text "R2" (221.447mil,470.01mil) on Top Overlay And Track (220.665mil,544.445mil)(319.335mil,544.445mil) on Top Overlay Silk Text to Silk Clearance [5.518mil]
   Violation between Silk To Silk Clearance Constraint: (5.518mil < 10mil) Between Text "R3" (220.016mil,310.01mil) on Top Overlay And Track (220.665mil,295.555mil)(319.335mil,295.555mil) on Top Overlay Silk Text to Silk Clearance [5.518mil]
   Violation between Silk To Silk Clearance Constraint: (5.518mil < 10mil) Between Text "R4" (218.585mil,70.01mil) on Top Overlay And Track (220.665mil,144.445mil)(319.335mil,144.445mil) on Top Overlay Silk Text to Silk Clearance [5.518mil]
Rule Violations :5

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 6
Waived Violations : 0
Time Elapsed        : 00:00:02