Updating from 3c520892b10ca249723f11d3e4858cc41e072e0c to ad980dc699ef59d68716039e661c9230d6652769

Alyssa Rosenzweig (18):
      nir: Add intrinsics for register access
      nir: Add helpers for walking register uses
      nir: Add pass for trivializing register access
      nir: Add legacy data structures & helpers
      nir: Add new version of lower_regs_to_ssa
      nir: Produce intrinsics in lower_{phis,ssa_defs}_to_regs
      nir: Add intrinsics version of locals_to_regs
      nir: Add lower_vec_to_regs pass
      gallium: Return SSA values from TTN ALU helpers
      gallium: Convert TTN to register intrinsics
      mesa: Simplify ptn_log() a bit
      mesa: Return SSA defs from PTN ALU helpers
      mesa: Convert PTN to register intrinsics
      nir/lower_shader_calls: Convert to register intrinsics
      nir: Remove nir_lower_regs_to_ssa
      nir: Remove nir_register-based unit tests
      gallivm: Switch to reg intrinsics
      pan/mdg: Ingest new-style registers

Christian Gmeiner (2):
      etnaviv: linker: handle scenario where there are FS inputs without matching VS output
      etnaviv: linker: clean up etna_link_shader(..)

Daniel Schürmann (8):
      aco/assembler: align resume shaders with cache lines
      aco/assembler: align loops if it reduces the number of cache lines
      aco/assembler: change prefetch mode on GFX10.3+ during loops if beneficial
      vulkan/pipeline_cache: add 'skip_disk_cache' option
      radv/meta: disable disk cache for meta shaders
      radv: migrate radv_shader hash to BLAKE3
      amd: move end-of-code marker padding to ACO.
      amd: Do shader binary alignment for prefetch at memory allocation time.

Danylo Piliaiev (1):
      tu: Fix zombie VMAs array not initialized when first BOs may be freed

Dave Airlie (7):
      llvmpipe/linear: don't allow linear path for shader output with location frac
      llvmpipe/linear: refactor linear samplers into templated code.
      llvmpipe/linear/tgsi: calculate num_texs properly for nir.
      llvmpipe/linear: add sample routines for swapping r/b channels
      llvmpipe/linear: add support for sampling when cbuf order is different.
      llvmpipe/linear: add support for rgba color buffers.
      ci: update fails for fixed tests due to llvmpipe linear changes.

David Heidelberg (1):
      ci/freedreno: another batch of a530 flakes

Eric Engestrom (4):
      ci: document workflow rules
      ci: set priority:low tag only on non-Marge pipelines
      ci: fix .valve-farm-manual-rules
      ci: split farm rules out of test-source-dep.yml

Faith Ekstrand (4):
      nir: Add a reg_intrinsics flag to nir_convert_from_ssa
      nir/from_ssa: Make additional assumptions in coalescing
      nir/from_ssa: Support register intrinsics
      freedreno/ci: Update pixmark piano checksums

Feng Jiang (1):
      virgl/video: Fix out-of-bounds access in fill_mpeg4_picture_desc()

Julia Tatz (1):
      aux/trace: fix (u)int dump

Karmjit Mahil (1):
      docs: Add inital PowerVR driver documentation

Konstantin Seurer (3):
      nir/lower_shader_calls: Remat derefs after shader calls
      nir/opt_dead_cf: Run dead_cf_block while it makes progress
      nir/opt_dead_cf: Clarify comment

Lionel Landwerlin (2):
      zink: drop linear D32_SFLOAT_S8_UINT requirement
      anv: fix utrace signaling with Xe

Lucas Fryzek (1):
      gallium: Remove `PIPE_CAP_RGB_OVERRIDE_DST_ALPHA_BLEND`

Marek Olšák (2):
      radeonsi: fix gfx9 regression causing GPU hangs
      radeonsi/gfx11: fix a regression with PAIRS packets due to shader changes

Rob Clark (1):
      freedreno/drm/virtio: Trigger host side wait boost

