// Seed: 2181724491
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output tri id_1;
  parameter id_7 = 1 & -1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout logic [7:0] id_2;
  output uwire id_1;
  assign id_2[1] = 1 == 1;
  wire id_4, id_5;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_2,
      id_4
  );
endmodule
