// Seed: 3774511474
module module_0 (
    output tri id_0,
    output wand id_1,
    input wand id_2,
    input tri id_3
    , id_11,
    input supply0 id_4,
    input wor id_5,
    output tri id_6,
    input wor id_7,
    output supply1 id_8,
    output supply0 id_9
);
  wire id_12;
  module_2 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11,
      id_12,
      id_12
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1,
    input  tri1 id_2,
    output tri0 id_3,
    output wand id_4
);
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_3,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_11 :
  assert property (@(posedge id_10) id_4)
  else $display(1, 1, 1, (1'b0), id_10, id_10, 1'h0, 1, 1);
  wire id_12;
  wire id_13;
  assign module_0.id_2 = 0;
endmodule
