
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                      Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)
	S4= GPR[rT]=b                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= PC.Out=>IMem.RAddr                                      Premise(F5)
	S8= IMem.RAddr=addr                                         Path(S6,S7)
	S9= CP0.ASID=>IMem.ASID                                     Premise(F6)
	S10= IMem.ASID=pid                                          Path(S5,S9)
	S11= IMem.Out={28,rS,rT,rD,0,2}                             IMem-Read(S10,S8,S2)
	S12= IMem.Out=>IR.In                                        Premise(F7)
	S13= IR.In={28,rS,rT,rD,0,2}                                Path(S11,S12)
	S14= CtrlPC=0                                               Premise(F8)
	S15= CtrlPCInc=1                                            Premise(F9)
	S16= PC[Out]=addr+4                                         PC-Inc(S1,S14,S15)
	S17= PC[CIA]=addr                                           PC-Inc(S1,S14,S15)
	S18= CtrlIMem=0                                             Premise(F10)
	S19= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                     IMem-Hold(S2,S18)
	S20= CtrlASIDIn=0                                           Premise(F11)
	S21= CtrlCP0=0                                              Premise(F12)
	S22= CP0[ASID]=pid                                          CP0-Hold(S0,S21)
	S23= CtrlEPCIn=0                                            Premise(F13)
	S24= CtrlExCodeIn=0                                         Premise(F14)
	S25= CtrlIR=1                                               Premise(F15)
	S26= [IR]={28,rS,rT,rD,0,2}                                 IR-Write(S13,S25)
	S27= CtrlGPR=0                                              Premise(F16)
	S28= GPR[rS]=a                                              GPR-Hold(S3,S27)
	S29= GPR[rT]=b                                              GPR-Hold(S4,S27)
	S30= CtrlA=0                                                Premise(F17)
	S31= CtrlB=0                                                Premise(F18)
	S32= CtrlLo=0                                               Premise(F19)

ID	S33= PC.Out=addr+4                                          PC-Out(S16)
	S34= PC.CIA=addr                                            PC-Out(S17)
	S35= PC.CIA31_28=addr[31:28]                                PC-Out(S17)
	S36= CP0.ASID=pid                                           CP0-Read-ASID(S22)
	S37= IR.Out={28,rS,rT,rD,0,2}                               IR-Out(S26)
	S38= IR.Out31_26=28                                         IR-Out(S26)
	S39= IR.Out25_21=rS                                         IR-Out(S26)
	S40= IR.Out20_16=rT                                         IR-Out(S26)
	S41= IR.Out15_11=rD                                         IR-Out(S26)
	S42= IR.Out10_6=0                                           IR-Out(S26)
	S43= IR.Out5_0=2                                            IR-Out(S26)
	S44= IR.Out31_26=>CU.Op                                     Premise(F20)
	S45= CU.Op=28                                               Path(S38,S44)
	S46= CU.Func=alu_and                                        CU(S45)
	S47= IR.Out25_21=>GPR.RReg1                                 Premise(F21)
	S48= GPR.RReg1=rS                                           Path(S39,S47)
	S49= GPR.Rdata1=a                                           GPR-Read(S48,S28)
	S50= IR.Out20_16=>GPR.RReg2                                 Premise(F22)
	S51= GPR.RReg2=rT                                           Path(S40,S50)
	S52= GPR.Rdata2=b                                           GPR-Read(S51,S29)
	S53= IR.Out5_0=>CU.IRFunc                                   Premise(F23)
	S54= CU.IRFunc=2                                            Path(S43,S53)
	S55= GPR.Rdata1=>A.In                                       Premise(F24)
	S56= A.In=a                                                 Path(S49,S55)
	S57= GPR.Rdata2=>B.In                                       Premise(F25)
	S58= B.In=b                                                 Path(S52,S57)
	S59= CtrlPC=0                                               Premise(F26)
	S60= CtrlPCInc=0                                            Premise(F27)
	S61= PC[CIA]=addr                                           PC-Hold(S17,S60)
	S62= PC[Out]=addr+4                                         PC-Hold(S16,S59,S60)
	S63= CtrlIMem=0                                             Premise(F28)
	S64= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                     IMem-Hold(S19,S63)
	S65= CtrlASIDIn=0                                           Premise(F29)
	S66= CtrlCP0=0                                              Premise(F30)
	S67= CP0[ASID]=pid                                          CP0-Hold(S22,S66)
	S68= CtrlEPCIn=0                                            Premise(F31)
	S69= CtrlExCodeIn=0                                         Premise(F32)
	S70= CtrlIR=0                                               Premise(F33)
	S71= [IR]={28,rS,rT,rD,0,2}                                 IR-Hold(S26,S70)
	S72= CtrlGPR=0                                              Premise(F34)
	S73= GPR[rS]=a                                              GPR-Hold(S28,S72)
	S74= GPR[rT]=b                                              GPR-Hold(S29,S72)
	S75= CtrlA=1                                                Premise(F35)
	S76= [A]=a                                                  A-Write(S56,S75)
	S77= CtrlB=1                                                Premise(F36)
	S78= [B]=b                                                  B-Write(S58,S77)
	S79= CtrlLo=0                                               Premise(F37)

EX	S80= PC.CIA=addr                                            PC-Out(S61)
	S81= PC.CIA31_28=addr[31:28]                                PC-Out(S61)
	S82= PC.Out=addr+4                                          PC-Out(S62)
	S83= CP0.ASID=pid                                           CP0-Read-ASID(S67)
	S84= IR.Out={28,rS,rT,rD,0,2}                               IR-Out(S71)
	S85= IR.Out31_26=28                                         IR-Out(S71)
	S86= IR.Out25_21=rS                                         IR-Out(S71)
	S87= IR.Out20_16=rT                                         IR-Out(S71)
	S88= IR.Out15_11=rD                                         IR-Out(S71)
	S89= IR.Out10_6=0                                           IR-Out(S71)
	S90= IR.Out5_0=2                                            IR-Out(S71)
	S91= A.Out=a                                                A-Out(S76)
	S92= A.Out1_0={a}[1:0]                                      A-Out(S76)
	S93= A.Out4_0={a}[4:0]                                      A-Out(S76)
	S94= B.Out=b                                                B-Out(S78)
	S95= B.Out1_0={b}[1:0]                                      B-Out(S78)
	S96= B.Out4_0={b}[4:0]                                      B-Out(S78)
	S97= A.Out=>MDU.A                                           Premise(F38)
	S98= MDU.A=a                                                Path(S91,S97)
	S99= B.Out=>MDU.B                                           Premise(F39)
	S100= MDU.B=b                                               Path(S94,S99)
	S101= MDU.Func=6'b000001                                    Premise(F40)
	S102= MDU.lo=(a×b)[31:0]                                    MDU(S98,S100)
	S103= MDU.hi=(a×b)[63:32]                                   MDU(S98,S100)
	S104= MDU.CMP=Compare0(a×b)                                 MDU(S98,S100)
	S105= MDU.OV=OverFlow(a×b)                                  MDU(S98,S100)
	S106= MDU.lo=>Lo.In                                         Premise(F41)
	S107= Lo.In=(a×b)[31:0]                                     Path(S102,S106)
	S108= CtrlPC=0                                              Premise(F42)
	S109= CtrlPCInc=0                                           Premise(F43)
	S110= PC[CIA]=addr                                          PC-Hold(S61,S109)
	S111= PC[Out]=addr+4                                        PC-Hold(S62,S108,S109)
	S112= CtrlIMem=0                                            Premise(F44)
	S113= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                    IMem-Hold(S64,S112)
	S114= CtrlASIDIn=0                                          Premise(F45)
	S115= CtrlCP0=0                                             Premise(F46)
	S116= CP0[ASID]=pid                                         CP0-Hold(S67,S115)
	S117= CtrlEPCIn=0                                           Premise(F47)
	S118= CtrlExCodeIn=0                                        Premise(F48)
	S119= CtrlIR=0                                              Premise(F49)
	S120= [IR]={28,rS,rT,rD,0,2}                                IR-Hold(S71,S119)
	S121= CtrlGPR=0                                             Premise(F50)
	S122= GPR[rS]=a                                             GPR-Hold(S73,S121)
	S123= GPR[rT]=b                                             GPR-Hold(S74,S121)
	S124= CtrlA=0                                               Premise(F51)
	S125= [A]=a                                                 A-Hold(S76,S124)
	S126= CtrlB=0                                               Premise(F52)
	S127= [B]=b                                                 B-Hold(S78,S126)
	S128= CtrlLo=1                                              Premise(F53)
	S129= [Lo]=(a×b)[31:0]                                      Lo-Write(S107,S128)

MEM	S130= PC.CIA=addr                                           PC-Out(S110)
	S131= PC.CIA31_28=addr[31:28]                               PC-Out(S110)
	S132= PC.Out=addr+4                                         PC-Out(S111)
	S133= CP0.ASID=pid                                          CP0-Read-ASID(S116)
	S134= IR.Out={28,rS,rT,rD,0,2}                              IR-Out(S120)
	S135= IR.Out31_26=28                                        IR-Out(S120)
	S136= IR.Out25_21=rS                                        IR-Out(S120)
	S137= IR.Out20_16=rT                                        IR-Out(S120)
	S138= IR.Out15_11=rD                                        IR-Out(S120)
	S139= IR.Out10_6=0                                          IR-Out(S120)
	S140= IR.Out5_0=2                                           IR-Out(S120)
	S141= A.Out=a                                               A-Out(S125)
	S142= A.Out1_0={a}[1:0]                                     A-Out(S125)
	S143= A.Out4_0={a}[4:0]                                     A-Out(S125)
	S144= B.Out=b                                               B-Out(S127)
	S145= B.Out1_0={b}[1:0]                                     B-Out(S127)
	S146= B.Out4_0={b}[4:0]                                     B-Out(S127)
	S147= Lo.Out=(a×b)[31:0]                                    Lo-Out(S129)
	S148= Lo.Out1_0={(a×b)[31:0]}[1:0]                          Lo-Out(S129)
	S149= Lo.Out4_0={(a×b)[31:0]}[4:0]                          Lo-Out(S129)
	S150= CtrlPC=0                                              Premise(F54)
	S151= CtrlPCInc=0                                           Premise(F55)
	S152= PC[CIA]=addr                                          PC-Hold(S110,S151)
	S153= PC[Out]=addr+4                                        PC-Hold(S111,S150,S151)
	S154= CtrlIMem=0                                            Premise(F56)
	S155= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                    IMem-Hold(S113,S154)
	S156= CtrlASIDIn=0                                          Premise(F57)
	S157= CtrlCP0=0                                             Premise(F58)
	S158= CP0[ASID]=pid                                         CP0-Hold(S116,S157)
	S159= CtrlEPCIn=0                                           Premise(F59)
	S160= CtrlExCodeIn=0                                        Premise(F60)
	S161= CtrlIR=0                                              Premise(F61)
	S162= [IR]={28,rS,rT,rD,0,2}                                IR-Hold(S120,S161)
	S163= CtrlGPR=0                                             Premise(F62)
	S164= GPR[rS]=a                                             GPR-Hold(S122,S163)
	S165= GPR[rT]=b                                             GPR-Hold(S123,S163)
	S166= CtrlA=0                                               Premise(F63)
	S167= [A]=a                                                 A-Hold(S125,S166)
	S168= CtrlB=0                                               Premise(F64)
	S169= [B]=b                                                 B-Hold(S127,S168)
	S170= CtrlLo=0                                              Premise(F65)
	S171= [Lo]=(a×b)[31:0]                                      Lo-Hold(S129,S170)

WB	S172= PC.CIA=addr                                           PC-Out(S152)
	S173= PC.CIA31_28=addr[31:28]                               PC-Out(S152)
	S174= PC.Out=addr+4                                         PC-Out(S153)
	S175= CP0.ASID=pid                                          CP0-Read-ASID(S158)
	S176= IR.Out={28,rS,rT,rD,0,2}                              IR-Out(S162)
	S177= IR.Out31_26=28                                        IR-Out(S162)
	S178= IR.Out25_21=rS                                        IR-Out(S162)
	S179= IR.Out20_16=rT                                        IR-Out(S162)
	S180= IR.Out15_11=rD                                        IR-Out(S162)
	S181= IR.Out10_6=0                                          IR-Out(S162)
	S182= IR.Out5_0=2                                           IR-Out(S162)
	S183= A.Out=a                                               A-Out(S167)
	S184= A.Out1_0={a}[1:0]                                     A-Out(S167)
	S185= A.Out4_0={a}[4:0]                                     A-Out(S167)
	S186= B.Out=b                                               B-Out(S169)
	S187= B.Out1_0={b}[1:0]                                     B-Out(S169)
	S188= B.Out4_0={b}[4:0]                                     B-Out(S169)
	S189= Lo.Out=(a×b)[31:0]                                    Lo-Out(S171)
	S190= Lo.Out1_0={(a×b)[31:0]}[1:0]                          Lo-Out(S171)
	S191= Lo.Out4_0={(a×b)[31:0]}[4:0]                          Lo-Out(S171)
	S192= Lo.Out=>GPR.WData                                     Premise(F66)
	S193= GPR.WData=(a×b)[31:0]                                 Path(S189,S192)
	S194= IR.Out15_11=>GPR.WReg                                 Premise(F67)
	S195= GPR.WReg=rD                                           Path(S180,S194)
	S196= CtrlPC=0                                              Premise(F68)
	S197= CtrlPCInc=0                                           Premise(F69)
	S198= PC[CIA]=addr                                          PC-Hold(S152,S197)
	S199= PC[Out]=addr+4                                        PC-Hold(S153,S196,S197)
	S200= CtrlIMem=0                                            Premise(F70)
	S201= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                    IMem-Hold(S155,S200)
	S202= CtrlASIDIn=0                                          Premise(F71)
	S203= CtrlCP0=0                                             Premise(F72)
	S204= CP0[ASID]=pid                                         CP0-Hold(S158,S203)
	S205= CtrlEPCIn=0                                           Premise(F73)
	S206= CtrlExCodeIn=0                                        Premise(F74)
	S207= CtrlIR=0                                              Premise(F75)
	S208= [IR]={28,rS,rT,rD,0,2}                                IR-Hold(S162,S207)
	S209= CtrlGPR=1                                             Premise(F76)
	S210= GPR[rD]=(a×b)[31:0]                                   GPR-Write(S195,S193,S209)
	S211= CtrlA=0                                               Premise(F77)
	S212= [A]=a                                                 A-Hold(S167,S211)
	S213= CtrlB=0                                               Premise(F78)
	S214= [B]=b                                                 B-Hold(S169,S213)
	S215= CtrlLo=0                                              Premise(F79)
	S216= [Lo]=(a×b)[31:0]                                      Lo-Hold(S171,S215)

POST	S198= PC[CIA]=addr                                          PC-Hold(S152,S197)
	S199= PC[Out]=addr+4                                        PC-Hold(S153,S196,S197)
	S201= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                    IMem-Hold(S155,S200)
	S204= CP0[ASID]=pid                                         CP0-Hold(S158,S203)
	S208= [IR]={28,rS,rT,rD,0,2}                                IR-Hold(S162,S207)
	S210= GPR[rD]=(a×b)[31:0]                                   GPR-Write(S195,S193,S209)
	S212= [A]=a                                                 A-Hold(S167,S211)
	S214= [B]=b                                                 B-Hold(S169,S213)
	S216= [Lo]=(a×b)[31:0]                                      Lo-Hold(S171,S215)

