#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Sep  9 13:49:19 2020
# Process ID: 66880
# Current directory: /home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.runs/synth_1/top.vds
# Journal file: /home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 66922
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2008.195 ; gain = 0.000 ; free physical = 334 ; free virtual = 6565
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/top.vhd:19]
	Parameter DATA_LEN bound to: 8 - type: integer 
	Parameter LOG_N bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_cell' [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/top_cell.vhd:28]
	Parameter DATA_LEN bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'prev_cell_pushing' is read in the process but is not in the sensitivity list [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/top_cell.vhd:49]
WARNING: [Synth 8-614] signal 'prev_cell_state' is read in the process but is not in the sensitivity list [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/top_cell.vhd:49]
INFO: [Synth 8-638] synthesizing module 'comparator' [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/comparator.vhd:15]
	Parameter DATA_LEN bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparator' (1#1) [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/comparator.vhd:15]
INFO: [Synth 8-638] synthesizing module 'multiplexer' [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/multiplixer.vhd:27]
	Parameter DATA_LEN bound to: 8 - type: integer 
	Parameter MUX_BITS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplexer' (2#1) [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/multiplixer.vhd:27]
INFO: [Synth 8-638] synthesizing module '\reg ' [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/reg.vhd:16]
	Parameter DATA_LEN bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'load' is read in the process but is not in the sensitivity list [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/reg.vhd:20]
INFO: [Synth 8-256] done synthesizing module '\reg ' (3#1) [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/reg.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'top_cell' (4#1) [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/top_cell.vhd:28]
INFO: [Synth 8-638] synthesizing module 'multiplexer__parameterized0' [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/multiplixer.vhd:27]
	Parameter DATA_LEN bound to: 8 - type: integer 
	Parameter MUX_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplexer__parameterized0' (4#1) [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/multiplixer.vhd:27]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/counter.vhd:14]
	Parameter LOG_N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (5#1) [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/counter.vhd:14]
INFO: [Synth 8-638] synthesizing module 'comparator_eq' [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/comparator_eq.vhd:15]
	Parameter INPUT_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparator_eq' (6#1) [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/comparator_eq.vhd:15]
INFO: [Synth 8-638] synthesizing module 'control' [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/control.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'control' (7#1) [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/control.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.srcs/sources_1/new/top.vhd:19]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2008.195 ; gain = 0.000 ; free physical = 850 ; free virtual = 7265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2008.195 ; gain = 0.000 ; free physical = 842 ; free virtual = 7262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2016.027 ; gain = 7.832 ; free physical = 842 ; free virtual = 7264
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'cur_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                 reading |                              010 |                               01
              outputting |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2016.027 ; gain = 7.832 ; free physical = 798 ; free virtual = 7249
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 122   
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2083.566 ; gain = 75.371 ; free physical = 482 ; free virtual = 7020
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2083.566 ; gain = 75.371 ; free physical = 481 ; free virtual = 7020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2083.566 ; gain = 75.371 ; free physical = 480 ; free virtual = 7019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2083.566 ; gain = 75.371 ; free physical = 469 ; free virtual = 7025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2083.566 ; gain = 75.371 ; free physical = 469 ; free virtual = 7025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2083.566 ; gain = 75.371 ; free physical = 467 ; free virtual = 7025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2083.566 ; gain = 75.371 ; free physical = 467 ; free virtual = 7025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2083.566 ; gain = 75.371 ; free physical = 465 ; free virtual = 7025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2083.566 ; gain = 75.371 ; free physical = 464 ; free virtual = 7025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |    44|
|6     |LUT4   |    73|
|7     |LUT5   |    11|
|8     |LUT6   |    48|
|9     |MUXF7  |     8|
|10    |FDCE   |    80|
|11    |FDPE   |     1|
|12    |IBUF   |    11|
|13    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   295|
|2     |  \cells[0].cell  |top_cell      |    20|
|3     |    comparator    |comparator_20 |     1|
|4     |    \reg          |reg_21        |    17|
|5     |  \cells[1].cell  |top_cell_0    |    39|
|6     |    comparator    |comparator_18 |     1|
|7     |    \reg          |reg_19        |    36|
|8     |  \cells[2].cell  |top_cell_1    |    20|
|9     |    comparator    |comparator_16 |     1|
|10    |    \reg          |reg_17        |    18|
|11    |  \cells[3].cell  |top_cell_2    |    39|
|12    |    comparator    |comparator_14 |     1|
|13    |    \reg          |reg_15        |    36|
|14    |  \cells[4].cell  |top_cell_3    |    19|
|15    |    comparator    |comparator_12 |     1|
|16    |    \reg          |reg_13        |    17|
|17    |  \cells[5].cell  |top_cell_4    |    32|
|18    |    comparator    |comparator_10 |     1|
|19    |    \reg          |reg_11        |    29|
|20    |  control         |control       |     7|
|21    |  first_cell      |top_cell_5    |    35|
|22    |    comparator    |comparator_8  |     1|
|23    |    \reg          |reg_9         |    33|
|24    |  in_cnt          |counter       |     6|
|25    |  last_cell       |top_cell_6    |    27|
|26    |    comparator    |comparator    |     1|
|27    |    \reg          |\reg          |    25|
|28    |  mux_cnt         |counter_7     |    31|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2083.566 ; gain = 75.371 ; free physical = 464 ; free virtual = 7025
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2083.566 ; gain = 75.371 ; free physical = 462 ; free virtual = 7027
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2083.574 ; gain = 75.371 ; free physical = 461 ; free virtual = 7028
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.473 ; gain = 0.000 ; free physical = 454 ; free virtual = 7098
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.188 ; gain = 0.000 ; free physical = 346 ; free virtual = 7011
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2225.188 ; gain = 217.164 ; free physical = 486 ; free virtual = 7152
INFO: [Common 17-1381] The checkpoint '/home/oruud/VProjects/linear-cell-sort-hw/linear_cell_sort.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  9 13:49:55 2020...
