//  Tessent Shell  2023.3    Tue Aug 15 20:24:46 GMT 2023
//                Unpublished work. Copyright 2023 Siemens
//
//      This material contains trade secrets or otherwise confidential 
//  information owned by Siemens Industry Software Inc. or its affiliates 
//   (collectively, "SISW"), or its licensors. Access to and use of this 
//     information is strictly limited as set forth in the Customer's 
//                   applicable agreements with SISW. 
//
//  Siemens software executing under x86-64 Linux on Wed Dec 06 12:39:18 EST 2023.
//  64 bit version
//  Host: ece028.ece.local.cmu.edu (128547 MB RAM, 32767 MB Swap)
//
//  command: set_context pattern -scan
//  command: # read the verilog file and define the top-level module
//  command: read_verilog ../verilog/s9234_comb.v
//  command: set_current_design s9234_comb
//  command: # put Tessent into pattern generation mode
//  command: set_system_mode analysis
//  Flattening process completed, gates=6097, PIs=247, POs=250, CPU time=0.02 sec.
//  ---------------------------------------------------------------------------
//  Begin circuit learning analyses.
//  --------------------------------
//  Learning completed, CPU time=0.02 sec.
//  ---------------------------------------------------------------------------
//  Begin scan chain identification process, memory elements = 0.
//  ---------------------------------------------------------------------------
//  Circuit has no memory elements.
//  command: # add all stuck-at faults to the design
//  command: add_faults -all
//  command: # generate patterns
//  command: create_patterns 
// | ------------------------------------------------------------------------------------------------------------------ |
// |                                             Analyzing the design                                                   |
// |                                                                                                                    |
// |      Current clock restriction setting:     Domain_clock (edge interaction)                                        |
// |                                             (optimal)                                                              |
// |                                                                                                                    |
// |            Current abort limit setting:     30                                                                     |
// |                                Calling:     set_abort_limit 300 100                                                |
// | ------------------------------------------------------------------------------------------------------------------ |
// |                                                                                                                    |
// |               Current sequential depth:     0 (optimal)                                                            |
// |                                                                                                                    |
// | ------------------------------------------------------------------------------------------------------------------ |
//  ------------------------------------------------------------------------
//  Simulation performed for #gates = 6097  #faults = 28074
//  system mode = analysis    pattern source = internal patterns
//  ------------------------------------------------------------------------
//  #patterns  test      #faults  #faults    # eff.    # test         process      RE/AU/AAB
//  simulated  coverage  in list  detected   patterns  patterns       CPU time
//   ---        ------      ---       ---      ---       ---          1.37 sec     341/0/0
//   64         85.14%     4122     23611       64        64          1.40 sec
//   ---        ------      ---       ---      ---       ---          1.73 sec     1014/0/0
//   128        95.52%     1213      2236       63       127          1.73 sec
//   ---        ------      ---       ---      ---       ---          1.89 sec     1576/0/0
//   130        97.80%      583        68        2       129          1.89 sec
//   ---        ------      ---       ---      ---       ---          1.91 sec     1576/0/0
//   194        99.37%      166       417       49       178          1.91 sec
//   ---        ------      ---       ---      ---       ---          1.91 sec     1576/0/0
//   223       100.00%        0       166       23       201          1.91 sec

          Statistics Report          
           Stuck-at Faults           
-------------------------------------
Fault Classes              #faults   
                           (total)   
---------------------  --------------
  FU (full)                 28130    
  -------------------  --------------
  DS (det_simulation)  26498 (94.20%)
  TI (tied)               56 ( 0.20%)
  RE (redundant)        1576 ( 5.60%)
-------------------------------------
Coverage                             
  -------------------                
  test_coverage              100.00% 
  fault_coverage              94.20% 
  atpg_effectiveness         100.00% 
-------------------------------------
#test_patterns                   201 
#simulated_patterns              223 
CPU_time (secs)                 10.2 
-------------------------------------

//  command: # write the patterns to a file with ASCII format
//  command: write_patterns s9234_comb_tests.ascii -replace
//  command: # write the faults to a file
//  command: report_faults > s9234_comb.faults
//  command: exit -d
