[0m[[0m[31merror[0m] [0m[0m/home/talha/riscv/pipeline/src/main/scala/riscv/TopPipeline.scala:103:18: value MemRead is not a member of chisel3.Bundle{val pc_in: chisel3.core.UInt; val pc_out: chisel3.core.UInt; val pc4_in: chisel3.core.UInt; val pc4_out: chisel3.core.UInt; val MemWrite_in: chisel3.core.UInt; val Branch_in: chisel3.core.UInt; val MemRead_in: chisel3.core.UInt; val RegWrite_in: chisel3.core.UInt; val MemtoReg_in: chisel3.core.UInt; val AluOp_in: chisel3.core.UInt; val OpA_in: chisel3.core.UInt; val OpB_in: chisel3.core.UInt; val NextPc_in: chisel3.core.UInt; val MemWrite_out: chisel3.core.UInt; val Branch_out: chisel3.core.UInt; val MemRead_out: chisel3.core.UInt; val RegWrite_out: chisel3.core.UInt; val MemtoReg_out: chisel3.core.UInt; val AluOp_out: chisel3.core.UInt; val OpA_out: chisel3.core.UInt; val OpB_out: chisel3.core.UInt; val NextPc_out: chisel3.core.UInt; val imm_in: chisel3.core.SInt; val imm_out: chisel3.core.SInt; val func3_in: chisel3.core.UInt; val func7_in: chisel3.core.UInt; val func3_out: chisel3.core.UInt; val func7_out: chisel3.core.UInt; val rs1_in: chisel3.core.SInt; val rs2_in: chisel3.core.SInt; val rs1_out: chisel3.core.SInt; val rs2_out: chisel3.core.SInt; val rs1_s_in: chisel3.core.UInt; val rs2_s_in: chisel3.core.UInt; val rs1_s_out: chisel3.core.UInt; val rs2_s_out: chisel3.core.UInt; val rd_in: chisel3.core.UInt; val rd_out: chisel3.core.UInt}[0m
[0m[[0m[31merror[0m] [0m[0m		when (ID_EX.io.MemRead === 1.U){Pc.io.input := IF_ID.io.pc4_out}[0m
[0m[[0m[31merror[0m] [0m[0m		               ^[0m
[0m[[0m[31merror[0m] [0m[0mone error found[0m
