LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY adder IS
	PORT (
		dataa : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		datab : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		sum : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
	);
END ENTITY adder;

ARCHITECTURE adder32 of adder IS
BEGIN
	sum <= dataa + datab;
END ARCHITECTURE adder32;