
*** Running vivado
    with args -log zybo_dvi_input_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source zybo_dvi_input_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source zybo_dvi_input_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'zybo_dvi_input_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'zybo_dvi_input_i/dvi2rgb_0/U0'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_clk_wiz_0_0/zybo_dvi_input_clk_wiz_0_0_board.xdc] for cell 'zybo_dvi_input_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_clk_wiz_0_0/zybo_dvi_input_clk_wiz_0_0_board.xdc] for cell 'zybo_dvi_input_i/clk_wiz_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_clk_wiz_0_0/zybo_dvi_input_clk_wiz_0_0.xdc] for cell 'zybo_dvi_input_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_clk_wiz_0_0/zybo_dvi_input_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_clk_wiz_0_0/zybo_dvi_input_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1697.934 ; gain = 481.523 ; free physical = 4748 ; free virtual = 18891
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/sources_1/bd/zybo_dvi_input/ip/zybo_dvi_input_clk_wiz_0_0/zybo_dvi_input_clk_wiz_0_0.xdc] for cell 'zybo_dvi_input_i/clk_wiz_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1697.934 ; gain = 787.316 ; free physical = 4748 ; free virtual = 18891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1769.969 ; gain = 64.031 ; free physical = 4748 ; free virtual = 18890
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1aec22875

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 88ba8a71

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1769.969 ; gain = 0.000 ; free physical = 4748 ; free virtual = 18890

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: e111ade2

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1769.969 ; gain = 0.000 ; free physical = 4748 ; free virtual = 18890

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 67 unconnected nets.
INFO: [Opt 31-11] Eliminated 32 unconnected cells.
Phase 3 Sweep | Checksum: f9e3fbc9

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1769.969 ; gain = 0.000 ; free physical = 4748 ; free virtual = 18890

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1769.969 ; gain = 0.000 ; free physical = 4748 ; free virtual = 18890
Ending Logic Optimization Task | Checksum: f9e3fbc9

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1769.969 ; gain = 0.000 ; free physical = 4748 ; free virtual = 18890

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f9e3fbc9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1769.969 ; gain = 0.000 ; free physical = 4748 ; free virtual = 18890
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1769.969 ; gain = 0.000 ; free physical = 4742 ; free virtual = 18886
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/impl_1/zybo_dvi_input_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1773.969 ; gain = 0.000 ; free physical = 4671 ; free virtual = 18824
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1773.969 ; gain = 0.000 ; free physical = 4671 ; free virtual = 18824

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 0a17f19f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1773.969 ; gain = 0.000 ; free physical = 4672 ; free virtual = 18825
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 0a17f19f

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1789.977 ; gain = 16.008 ; free physical = 4673 ; free virtual = 18826

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 0a17f19f

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1789.977 ; gain = 16.008 ; free physical = 4673 ; free virtual = 18826

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 836a3b6c

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1789.977 ; gain = 16.008 ; free physical = 4673 ; free virtual = 18826
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12423accc

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1789.977 ; gain = 16.008 ; free physical = 4673 ; free virtual = 18826

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1f4bc6309

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1789.977 ; gain = 16.008 ; free physical = 4675 ; free virtual = 18826
Phase 1.2.1 Place Init Design | Checksum: 193fbfe84

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1799.629 ; gain = 25.660 ; free physical = 4667 ; free virtual = 18817
Phase 1.2 Build Placer Netlist Model | Checksum: 193fbfe84

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1799.629 ; gain = 25.660 ; free physical = 4667 ; free virtual = 18817

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 193fbfe84

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1799.629 ; gain = 25.660 ; free physical = 4667 ; free virtual = 18817
Phase 1.3 Constrain Clocks/Macros | Checksum: 193fbfe84

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1799.629 ; gain = 25.660 ; free physical = 4667 ; free virtual = 18817
Phase 1 Placer Initialization | Checksum: 193fbfe84

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1799.629 ; gain = 25.660 ; free physical = 4667 ; free virtual = 18817

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 157bf513b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4665 ; free virtual = 18814

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 157bf513b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4665 ; free virtual = 18814

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24a270a36

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4664 ; free virtual = 18814

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b52eb48a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4664 ; free virtual = 18814

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1b52eb48a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4664 ; free virtual = 18814

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b01d9024

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4664 ; free virtual = 18813

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b01d9024

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4664 ; free virtual = 18813

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1af71a266

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4664 ; free virtual = 18814
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1af71a266

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4664 ; free virtual = 18814

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1af71a266

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4664 ; free virtual = 18814

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1af71a266

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4663 ; free virtual = 18812
Phase 3.7 Small Shape Detail Placement | Checksum: 1af71a266

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4663 ; free virtual = 18813

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16d21b62c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4662 ; free virtual = 18812
Phase 3 Detail Placement | Checksum: 16d21b62c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4662 ; free virtual = 18812

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 22e2f172e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4662 ; free virtual = 18813

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 22e2f172e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4662 ; free virtual = 18813

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 22e2f172e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4663 ; free virtual = 18813

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: ee0b74db

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4663 ; free virtual = 18813
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: ee0b74db

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4663 ; free virtual = 18813
Phase 4.1.3.1 PCOPT Shape updates | Checksum: ee0b74db

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4663 ; free virtual = 18813

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.883. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1067c21f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4663 ; free virtual = 18813
Phase 4.1.3 Post Placement Optimization | Checksum: 1067c21f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4663 ; free virtual = 18813
Phase 4.1 Post Commit Optimization | Checksum: 1067c21f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4663 ; free virtual = 18813

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1067c21f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4662 ; free virtual = 18813

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1067c21f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4662 ; free virtual = 18813

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1067c21f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4662 ; free virtual = 18813
Phase 4.4 Placer Reporting | Checksum: 1067c21f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4662 ; free virtual = 18813

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 109d56659

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4662 ; free virtual = 18813
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 109d56659

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4662 ; free virtual = 18813
Ending Placer Task | Checksum: eae557ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1855.656 ; gain = 81.688 ; free physical = 4662 ; free virtual = 18813
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4658 ; free virtual = 18811
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4655 ; free virtual = 18805
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4654 ; free virtual = 18805
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4655 ; free virtual = 18805
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b4e37ef8 ConstDB: 0 ShapeSum: 3601d8f2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 66165f79

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4374 ; free virtual = 18536

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 66165f79

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4374 ; free virtual = 18536

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 66165f79

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4343 ; free virtual = 18505
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 294ef4cc4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4331 ; free virtual = 18494
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.869  | TNS=0.000  | WHS=-0.634 | THS=-21.484|

Phase 2 Router Initialization | Checksum: 1cc1d2ab0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4329 ; free virtual = 18493

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10d7e8dbf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4308 ; free virtual = 18473

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 11cc9ef73

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4285 ; free virtual = 18454
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.902  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cc606661

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4284 ; free virtual = 18454
Phase 4 Rip-up And Reroute | Checksum: 1cc606661

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4284 ; free virtual = 18454

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b3a43135

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4283 ; free virtual = 18453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.017  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b3a43135

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4283 ; free virtual = 18453

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b3a43135

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4283 ; free virtual = 18453
Phase 5 Delay and Skew Optimization | Checksum: 1b3a43135

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4283 ; free virtual = 18453

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1cf683ded

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4281 ; free virtual = 18452
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.017  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 20dd62da7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4281 ; free virtual = 18452

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.334882 %
  Global Horizontal Routing Utilization  = 0.341682 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 225d3c9d4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4281 ; free virtual = 18452

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 225d3c9d4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4279 ; free virtual = 18451

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2ad6d3f96

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4278 ; free virtual = 18450

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.017  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2ad6d3f96

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4278 ; free virtual = 18450
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4278 ; free virtual = 18450

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4278 ; free virtual = 18450
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1855.656 ; gain = 0.000 ; free physical = 4276 ; free virtual = 18450
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_input/zybo_dvi_input.runs/impl_1/zybo_dvi_input_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_dvi_input_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2124.328 ; gain = 204.633 ; free physical = 3913 ; free virtual = 18085
INFO: [Common 17-206] Exiting Vivado at Wed Jan 20 19:57:40 2016...
