
*** Running vivado
    with args -log audioToVisual.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source audioToVisual.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source audioToVisual.tcl -notrace
Command: synth_design -top audioToVisual -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 389.289 ; gain = 99.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'audioToVisual' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:159]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:164]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:165]
INFO: [Synth 8-3491] module 'audio_top' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audio_top.vhd:45' bound to instance 'i_audio' of component 'audio_top' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:182]
INFO: [Synth 8-638] synthesizing module 'audio_top' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audio_top.vhd:74]
INFO: [Synth 8-3491] module 'clocking' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/clocking.vhd:30' bound to instance 'i_clocking' of component 'clocking' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audio_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'clocking' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/clocking.vhd:42]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/clocking.vhd:68]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/clocking.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clocking' (1#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/clocking.vhd:42]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audio_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (2#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (3#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (4#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (5#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (6#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (7#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/adau1761_izedboard.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_top' (8#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audio_top.vhd:74]
INFO: [Synth 8-3491] module 'led_panel_driver' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:34' bound to instance 'led_driver' of component 'led_panel_driver' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:206]
INFO: [Synth 8-638] synthesizing module 'led_panel_driver' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:80]
INFO: [Synth 8-3491] module 'state_counter' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/state_counter.vhd:34' bound to instance 'state_counter_1' of component 'state_counter' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:296]
INFO: [Synth 8-638] synthesizing module 'state_counter' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/state_counter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'state_counter' (9#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/state_counter.vhd:41]
INFO: [Synth 8-3491] module 'state_machine' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/state_machine.vhd:34' bound to instance 'state_machine_1' of component 'state_machine' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:303]
INFO: [Synth 8-638] synthesizing module 'state_machine' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/state_machine.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (10#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/state_machine.vhd:44]
INFO: [Synth 8-3491] module 'pos_counter' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/pos_counter.vhd:34' bound to instance 'pos_counter_1' of component 'pos_counter' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:315]
INFO: [Synth 8-638] synthesizing module 'pos_counter' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/pos_counter.vhd:41]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/pos_counter.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'pos_counter' (11#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/pos_counter.vhd:41]
INFO: [Synth 8-3491] module 'latch_counter' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/latch_counter.vhd:34' bound to instance 'latch_counter_1' of component 'latch_counter' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:322]
INFO: [Synth 8-638] synthesizing module 'latch_counter' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/latch_counter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'latch_counter' (12#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/latch_counter.vhd:44]
INFO: [Synth 8-3491] module 'circular_counter' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/circular_counter.vhd:31' bound to instance 'circle_counter_1' of component 'circular_counter' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:332]
INFO: [Synth 8-638] synthesizing module 'circular_counter' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/circular_counter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'circular_counter' (13#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/circular_counter.vhd:37]
INFO: [Synth 8-3491] module 'audio_block_mem' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.runs/synth_1/.Xil/Vivado-14488-DESKTOP-4PILJD1/realtime/audio_block_mem_stub.vhdl:5' bound to instance 'mem_L' of component 'audio_block_mem' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:338]
INFO: [Synth 8-638] synthesizing module 'audio_block_mem' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.runs/synth_1/.Xil/Vivado-14488-DESKTOP-4PILJD1/realtime/audio_block_mem_stub.vhdl:18]
INFO: [Synth 8-3491] module 'audio_block_mem' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.runs/synth_1/.Xil/Vivado-14488-DESKTOP-4PILJD1/realtime/audio_block_mem_stub.vhdl:5' bound to instance 'mem_R' of component 'audio_block_mem' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:348]
INFO: [Synth 8-3491] module 'compare' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/compare_reversed.vhd:34' bound to instance 'compare_1' of component 'compare' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:358]
INFO: [Synth 8-638] synthesizing module 'compare' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/compare_reversed.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'compare' (14#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/compare_reversed.vhd:42]
INFO: [Synth 8-3491] module 'compare_reversed' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/compare.vhd:34' bound to instance 'compare_1_reversed' of component 'compare_reversed' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:366]
INFO: [Synth 8-638] synthesizing module 'compare_reversed' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/compare.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'compare_reversed' (15#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/compare.vhd:42]
INFO: [Synth 8-3491] module 'compare' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/compare_reversed.vhd:34' bound to instance 'compare_2' of component 'compare' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:374]
INFO: [Synth 8-3491] module 'compare_reversed' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/compare.vhd:34' bound to instance 'compare_2_reversed' of component 'compare_reversed' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:382]
INFO: [Synth 8-3491] module 'clk_divider' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/clk_devider.vhd:34' bound to instance 'clk_divider_1' of component 'clk_divider' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:391]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/clk_devider.vhd:41]
WARNING: [Synth 8-614] signal 'count2' is read in the process but is not in the sensitivity list [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/clk_devider.vhd:45]
WARNING: [Synth 8-614] signal 'enc_in' is read in the process but is not in the sensitivity list [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/clk_devider.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (16#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/clk_devider.vhd:41]
INFO: [Synth 8-3491] module 'color_mixer_reversed' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/color_mixer_reversed.vhd:34' bound to instance 'red1' of component 'color_mixer_reversed' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:398]
INFO: [Synth 8-638] synthesizing module 'color_mixer_reversed' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/color_mixer_reversed.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'color_mixer_reversed' (17#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/color_mixer_reversed.vhd:42]
INFO: [Synth 8-3491] module 'color_mixer' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/color_mixer.vhd:34' bound to instance 'green1' of component 'color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:406]
INFO: [Synth 8-638] synthesizing module 'color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/color_mixer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'color_mixer' (18#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/color_mixer.vhd:42]
INFO: [Synth 8-3491] module 'color_mixer' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/color_mixer.vhd:34' bound to instance 'red1_reversed' of component 'color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:414]
INFO: [Synth 8-3491] module 'color_mixer_reversed' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/color_mixer_reversed.vhd:34' bound to instance 'green1_reversed' of component 'color_mixer_reversed' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:422]
INFO: [Synth 8-3491] module 'color_mixer_reversed' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/color_mixer_reversed.vhd:34' bound to instance 'red2' of component 'color_mixer_reversed' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:430]
INFO: [Synth 8-3491] module 'color_mixer' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/color_mixer.vhd:34' bound to instance 'green2' of component 'color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:438]
INFO: [Synth 8-3491] module 'color_mixer' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/color_mixer.vhd:34' bound to instance 'red2_reversed' of component 'color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:446]
INFO: [Synth 8-3491] module 'color_mixer_reversed' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/color_mixer_reversed.vhd:34' bound to instance 'green2_reversed' of component 'color_mixer_reversed' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:454]
INFO: [Synth 8-3491] module 'encoder_color_mixer' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/encoder_color_mixer.vhd:34' bound to instance 'color_encoder' of component 'encoder_color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:462]
INFO: [Synth 8-638] synthesizing module 'encoder_color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/encoder_color_mixer.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'encoder_color_mixer' (19#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/encoder_color_mixer.vhd:48]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/Debouncer_Digilent.vhd:23' bound to instance 'encoder_1_debouncer' of component 'Debouncer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:478]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/Debouncer_Digilent.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (20#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/Debouncer_Digilent.vhd:38]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/Debouncer_Digilent.vhd:23' bound to instance 'encoder_2_debouncer' of component 'Debouncer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:490]
INFO: [Synth 8-3491] module 'Encoder' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/encoder_decoder.vhd:23' bound to instance 'sampling_encoder_decoder' of component 'Encoder' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:502]
INFO: [Synth 8-638] synthesizing module 'Encoder' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/encoder_decoder.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Encoder' (21#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/encoder_decoder.vhd:38]
INFO: [Synth 8-3491] module 'Encoder' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/encoder_decoder.vhd:23' bound to instance 'color_encoder_decoder' of component 'Encoder' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:511]
INFO: [Synth 8-3491] module 'decoded_color_mixer' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/decoded_color_mixer.vhd:34' bound to instance 'decode_mix_r1' of component 'decoded_color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:528]
INFO: [Synth 8-638] synthesizing module 'decoded_color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/decoded_color_mixer.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'decoded_color_mixer' (22#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/decoded_color_mixer.vhd:43]
INFO: [Synth 8-3491] module 'decoded_color_mixer' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/decoded_color_mixer.vhd:34' bound to instance 'decode_mix_g1' of component 'decoded_color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:537]
INFO: [Synth 8-3491] module 'decoded_color_mixer' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/decoded_color_mixer.vhd:34' bound to instance 'decode_mix_b1' of component 'decoded_color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:546]
INFO: [Synth 8-3491] module 'decoded_color_mixer' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/decoded_color_mixer.vhd:34' bound to instance 'decode_mix_r2' of component 'decoded_color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:555]
INFO: [Synth 8-3491] module 'decoded_color_mixer' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/decoded_color_mixer.vhd:34' bound to instance 'decode_mix_g2' of component 'decoded_color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:564]
INFO: [Synth 8-3491] module 'decoded_color_mixer' declared at 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/decoded_color_mixer.vhd:34' bound to instance 'decode_mix_b2' of component 'decoded_color_mixer' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:573]
INFO: [Synth 8-256] done synthesizing module 'led_panel_driver' (23#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/led_panel_driver.vhd:80]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'audioToVisual' (24#1) [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:87]
WARNING: [Synth 8-3331] design audio_top has unconnected port hphone_r_valid_dummy
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 445.301 ; gain = 155.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[15] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[14] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[13] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[12] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[11] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[10] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[9] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[8] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[7] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[6] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[5] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[4] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[3] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[2] to constant 0 [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2c.vhd:62]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 445.301 ; gain = 155.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 445.301 ; gain = 155.504
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/ip/audio_block_mem/audio_block_mem/audio_block_mem_in_context.xdc] for cell 'led_driver/mem_L'
Finished Parsing XDC File [d:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/ip/audio_block_mem/audio_block_mem/audio_block_mem_in_context.xdc] for cell 'led_driver/mem_L'
Parsing XDC File [d:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/ip/audio_block_mem/audio_block_mem/audio_block_mem_in_context.xdc] for cell 'led_driver/mem_R'
Finished Parsing XDC File [d:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/ip/audio_block_mem/audio_block_mem/audio_block_mem_in_context.xdc] for cell 'led_driver/mem_R'
Parsing XDC File [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/constrs_1/new/zedboard.xdc]
INFO: [Timing 38-2] Deriving generated clocks [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/constrs_1/new/zedboard.xdc:96]
Finished Parsing XDC File [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/constrs_1/new/zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/constrs_1/new/zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/audioToVisual_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/audioToVisual_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 815.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 815.203 ; gain = 525.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 815.203 ; gain = 525.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for led_driver/mem_L. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_driver/mem_R. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 815.203 ; gain = 525.406
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/adau1761_configuraiton_data.vhd:26]
INFO: [Synth 8-4471] merging register 'debug_scl_reg' into 'i2c_scl_reg' [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i3c2.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element debug_scl_reg was removed.  [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i3c2.vhd:129]
INFO: [Synth 8-5544] ROM "i2c_started" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2c_bits_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_sample" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2s_d_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "oe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "r1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curState_reg' in module 'Encoder'
INFO: [Synth 8-5544] ROM "LED" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                      r1 |                             0001 |                             0001
                      r2 |                             0010 |                             0010
                      r3 |                             0011 |                             0011
                     add |                             0100 |                             0111
                      l1 |                             0101 |                             0100
                      l2 |                             0110 |                             0101
                      l3 |                             0111 |                             0110
                     sub |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curState_reg' using encoding 'sequential' in module 'Encoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 815.203 ; gain = 525.406
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'led_driver/red1' (color_mixer_reversed) to 'led_driver/green1_reversed'
INFO: [Synth 8-223] decloning instance 'led_driver/red2' (color_mixer_reversed) to 'led_driver/green2_reversed'
INFO: [Synth 8-223] decloning instance 'led_driver/green1' (color_mixer) to 'led_driver/red1_reversed'
INFO: [Synth 8-223] decloning instance 'led_driver/green2' (color_mixer) to 'led_driver/red2_reversed'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 18    
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 17    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 43    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 42    
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   6 Input      1 Bit        Muxes := 15    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module audioToVisual 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
Module adau1761_configuraiton_data 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i3c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   6 Input      1 Bit        Muxes := 15    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module ADAU1761_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_data_interface 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module audio_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 9     
Module state_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module state_machine 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pos_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module latch_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module circular_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module compare 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module compare_reversed 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module color_mixer_reversed 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module color_mixer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module encoder_color_mixer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module Debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module Encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module decoded_color_mixer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module led_panel_driver 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "red1/count_2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/outputs_reg was removed.  [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i3c2.vhd:267]
WARNING: [Synth 8-6014] Unused sequential element Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/reg_addr_reg was removed.  [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i3c2.vhd:247]
WARNING: [Synth 8-6014] Unused sequential element Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/reg_data_reg was removed.  [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i3c2.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/reg_write_reg was removed.  [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i3c2.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/error_reg was removed.  [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i3c2.vhd:311]
WARNING: [Synth 8-6014] Unused sequential element Inst_adau1761_izedboard/Inst_i2s_data_interface/new_sample_reg was removed.  [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/i2s_data_interface.vhd:40]
INFO: [Synth 8-5546] ROM "Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_sda_t" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg was removed.  [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/adau1761_configuraiton_data.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element compare_1_reversed/output_reg was removed.  [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/compare.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element encoder_1_debouncer/btnout_reg was removed.  [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/Debouncer_Digilent.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element encoder_1_debouncer/swout_reg was removed.  [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/Debouncer_Digilent.vhd:65]
INFO: [Synth 8-5546] ROM "O190" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_machine_1/oe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_mix_r1/count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design audio_top has unconnected port hphone_r_valid_dummy
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7] )
WARNING: [Synth 8-3332] Sequential element (i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_doing_read_reg) is unused and will be removed from module audioToVisual.
WARNING: [Synth 8-3332] Sequential element (i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7]) is unused and will be removed from module audioToVisual.
WARNING: [Synth 8-3332] Sequential element (led_driver/encoder_1_debouncer/sampledBtn_reg) is unused and will be removed from module audioToVisual.
WARNING: [Synth 8-3332] Sequential element (led_driver/encoder_1_debouncer/sampledSw_reg) is unused and will be removed from module audioToVisual.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 815.203 ; gain = 525.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------+----------------------------------------------------------------------------+---------------+----------------+
|Module Name                 | RTL Object                                                                 | Depth x Width | Implemented As | 
+----------------------------+----------------------------------------------------------------------------+---------------+----------------+
|adau1761_configuraiton_data | data_reg                                                                   | 1024x9        | Block RAM      | 
|audio_top                   | Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg | 1024x9        | Block RAM      | 
+----------------------------+----------------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_audioi_0/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 815.203 ; gain = 525.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 834.758 ; gain = 544.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 843.059 ; gain = 553.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver BUFG_inst:O [D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.srcs/sources_1/new/audioToVisual.vhd:246]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 843.059 ; gain = 553.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 843.059 ; gain = 553.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 843.059 ; gain = 553.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 843.059 ; gain = 553.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 843.059 ; gain = 553.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 843.059 ; gain = 553.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|audioToVisual | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|audioToVisual | i_audio/sample_clk_48k_d3_48_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|audioToVisual | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|audioToVisual | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[71]     | 72     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+--------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |audio_block_mem |         2|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |audio_block_mem_bbox_1 |     1|
|2     |audio_block_mem_bbox_2 |     1|
|3     |BUFG                   |     4|
|4     |CARRY4                 |    46|
|5     |LUT1                   |    35|
|6     |LUT2                   |   165|
|7     |LUT3                   |    56|
|8     |LUT4                   |   171|
|9     |LUT5                   |    57|
|10    |LUT6                   |   117|
|11    |MMCME2_ADV             |     1|
|12    |RAMB18E1               |     1|
|13    |SRL16E                 |     3|
|14    |SRLC32E                |     3|
|15    |FDCE                   |    75|
|16    |FDPE                   |     5|
|17    |FDRE                   |   540|
|18    |IBUF                   |    16|
|19    |IOBUF                  |     1|
|20    |OBUF                   |    27|
+------+-----------------------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------+------+
|      |Instance                                 |Module                      |Cells |
+------+-----------------------------------------+----------------------------+------+
|1     |top                                      |                            |  1333|
|2     |  i_audio                                |audio_top                   |   551|
|3     |    Inst_adau1761_izedboard              |adau1761_izedboard          |   395|
|4     |      Inst_i2c                           |i2c                         |   223|
|5     |        Inst_adau1761_configuraiton_data |adau1761_configuraiton_data |    54|
|6     |        Inst_i3c2                        |i3c2                        |   169|
|7     |      Inst_i2s_data_interface            |i2s_data_interface          |   169|
|8     |      i_ADAU1761_interface               |ADAU1761_interface          |     2|
|9     |    i_clocking                           |clocking                    |     2|
|10    |  led_driver                             |led_panel_driver            |   511|
|11    |    circle_counter_1                     |circular_counter            |    12|
|12    |    clk_divider_1                        |clk_divider                 |    48|
|13    |    color_encoder                        |encoder_color_mixer         |   144|
|14    |    color_encoder_decoder                |Encoder                     |    51|
|15    |    compare_1                            |compare                     |     1|
|16    |    compare_2                            |compare_0                   |     2|
|17    |    compare_2_reversed                   |compare_reversed            |     1|
|18    |    decode_mix_b1                        |decoded_color_mixer         |     1|
|19    |    decode_mix_b2                        |decoded_color_mixer_1       |     1|
|20    |    decode_mix_g1                        |decoded_color_mixer_2       |     1|
|21    |    decode_mix_g2                        |decoded_color_mixer_3       |     1|
|22    |    decode_mix_r1                        |decoded_color_mixer_4       |    46|
|23    |    decode_mix_r2                        |decoded_color_mixer_5       |     1|
|24    |    encoder_1_debouncer                  |Debouncer                   |    23|
|25    |    encoder_2_debouncer                  |Debouncer_6                 |    29|
|26    |    latch_counter_1                      |latch_counter               |    10|
|27    |    pos_counter_1                        |pos_counter                 |    60|
|28    |    red1                                 |color_mixer_reversed        |    14|
|29    |    sampling_encoder_decoder             |Encoder_7                   |    29|
|30    |    state_counter_1                      |state_counter               |    23|
+------+-----------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 843.059 ; gain = 553.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 843.059 ; gain = 183.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 843.059 ; gain = 553.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
175 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 843.059 ; gain = 564.734
INFO: [Common 17-1381] The checkpoint 'D:/SDU/4th Semester/Semester Project/mspro4/Led Panel Driver V2/Led Panel Driver V2.runs/synth_1/audioToVisual.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file audioToVisual_utilization_synth.rpt -pb audioToVisual_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 843.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 30 15:35:14 2018...
