# Self-biased-LDO

## Literature Survey



| **Paper Title**                                                                 | **What Have They Done**                                                                                           | **How Have They Done It**                                                                                                                                    | **Technology Node** |
|---------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|
| **Adaptively Biased Output Cap-Less NMOS LDO With 19 ns Settling Time**         | No external capacitor, fast settling NMOS LDO with adaptively biased error amplifier to increase loop bandwidth and slew rate by 100%.                  | Dynamically increases the bias current of the error amplifier (EA) during load transients using a sensing mechanism that mirrors a portion of the load current. | 180 nm              |
| **High Stability Adaptive LDO using Dynamic Load Sensing for Low Power Management of Wireless Sensor Networks** | Dynamic mechanism providing low/high bias current to the error amplifier as the load current decreases/increases.                                        | LDO adapts from a 2-stage configuration at light loads to a 3-stage configuration at high loads for a more current-efficient system.                          | 65nm       |
| **An Adaptively Biased LDO Regulator with 11nA Quiescent Current and 50mA Available Load** | Capacitor-less LDO with series-series positive feedback for adaptive biasing. Ultra-low quiescent current (11 nA) with a load capacity of up to 50 mA.  | Positive feedback bias current regulation ensures proportional bias current to load current. Includes current cancellation, startup circuitry, and stability features. | 180 nm              |
| **An ULP and Very Efficient Adaptively Biased LDO Regulator for Harvesting Application** | LDO regulator with adaptive biasing that adjusts quiescent current based on load current for high efficiency over 1 Î¼A to 3 mA load range.              | FVF cells replace constant-current sources in the error amplifier, improving the slew rate without requiring a high fixed bias current.                        | 130nm      |
| **Design of an Adaptively Biased Low-Dropout Regulator With a Current Reusing Current-Mode OTA Using an Intuitive Analysis Method** | Proposed a current reusing current-mode OTA (CRCM-OTA) for use in adaptively biased LDOs (AB-LDOs).                                                      | Introduced a CRCM-OTA for AB-LDO, modified from the current-mode OTA (CM-OTA).                                                                               | 180nm      |

# Design of an Adaptive LDO circuitry for Low-Power IoT Applications

### Choice of Technology Node:- Gpdk045

Advantages:-
We are moving towards lower technology nodes and the main aim of this process was to tapeout which will possibly happen in UMC_65 node and thus to experience similar expects I have chosen this node.

Disadvantages:-
The other technology nodes like gpdk090,gpdk180 give more gain for similar values of lengths for a gm/Id of 10. Thus we can design the LDO for a significantly lesser value of gain for a similar length for other nodes.

### Specifications ( Constraints )

Since we are designing this circuit for low power IOT applications the biggest challenge is to use the minimum amount of resources to meet the constraints.

- Rail voltage:- 1.2V
- Overdrive:- Varied from 100mV to 200mV ( as gm/Id varies ).
- Iq:- Since we are developing an adaptive circuitry the biasing current should change according to the applied load and based on it we have found out a range for which the device will operate for a particular gm/Id.
- Loop Gain :- 60db
- Closed Loop PSRR :- -60db
- Load current variation:- 1mA - 100mA
- Regulated output:- 0.6V

### Design Challenges:-

- Headroom:- We are working with limited headroom ( Supply voltage = 1.2V ) which is supposed to maintain all the transistors in saturation in order to get a loop gain of 60db.
- Selection of overdrive voltage:- Since we are working with limited headroom we need to select the overdrive voltage such that all transistors are in saturation.
- Area:- Ideally we would want our chip as small as possible. In order to eliminate the headroom problem we would design the LDO for minimum overdrive which is the highest possible value of gm/Id but due to this we will design the circuit for a significantly higher width which will increase the Area of the circuit.
- Topology Selection:- Due to the above three parameters we need to select a topology which would meet all the required constraints.
- Techplot generation:- Since we are working with lower gain we need to sweep the values accordingly for a large range of lengths so that we can get lengths for which we get a gain of 50.
- Selection of gain for each block:- We need to select the gain values for each block in such a way that we can design the other blocks in the loop as all the blocks in the loop are dependent of one another.

### Circuit Diagram:-

![Folded_cascode_LDO](image-1.png)

### Topology Selection:-

I have chosen the folded cascode configuration in the design.

- We are regulating a voltage of 0.6 volts. This voltage if applied to the gate of an NMOS transistor may drive it into regions other than saturation.
- We are also working with less headroom and the folded cascode configuration will save an overdrive of Vov over other topologies.

### Square Law vs gm/Id methodology

| Square law -based Approach | Techplot-based Approach |
|-------------------------|-------------------------|
| As the length of the technology node decreases, the standard equation of `gm/Id = 2/Vov` is not valid and instead it follows a linear relation. **Thus**, we canâ€™t apply square law for lower nm technology nodes. | While making **techplots**, we ask the tool to calculate the individual values of `gm/Id`, `gmro`, `ft`, and `Id/w` at different values of length instead of depending on the equation, and thus we get the exact curve which incorporates the short channel effects. |
| Design will **take time** more for lower technology nodes as second-order effects come in picture. | Design will comparatively take less time as we can have a script to design the entire topology. |
| More accurate as exact values are considered. | **Can** be less accurate if the dataset taken to plot **techplots** is of less resolution. |


### Why gm/Id over square Law

- I am using the gm/Id method to size the transistors as I was working with relaxed constraints and the speed to design the circuits is comparitively faster for gm/Id methodology.
- Most importantly as I am working with 45nm technology node short channel effects can come in the picture which will be taken care by the gm/Id methodology.

### Results for different overdrive voltages

- For gm/Id = 10,

The PMOS current mirror near the rail voltage goes in linear region as we are providing very less headroom to the device.

![gm_id vs vov](image-2.png)

From the curve we can see that as vov increases gm/Id decreases. So for gm/Id = 10 we get a higher value of overdrive. In this case we can't bias our device as the current mirror in our device is not in saturation and it won't be able to bias the LDO with the required quoiscent current.

![alt text](image-3.png)

From the above simulation we can see that the transistor PM3 is in triode region of operation.

- For gm/Id = 15,

### PSRR and Saturation Current Range (Designed for 50ÂµA)

| Iload | PSRR (in dB) | Iq (range for which circuit is in saturation designed for 50ÂµA) |
|-------|-------------|--------------------------------------------------|
| 100m  | -60.8      | 6Âµ - 55Âµ                                         |
| 10m   | -55.3      | 6Âµ - 55Âµ                                         |
| 1m    | -46.49     | 6Âµ - 55Âµ                                         |

---

### PSRR and Saturation Current Range (Designed for 5ÂµA)

| Iload | PSRR (in dB) | Iq (range for which circuit is in saturation designed for 5ÂµA) |
|-------|-------------|--------------------------------------------------|
| 100m  | -53        | 0.4Âµ - 6Âµ                                        |
| 10m   | -57        | 0.4Âµ - 6Âµ                                        |
| 1m    | -54        | 0.4Âµ - 6Âµ                                        |

The operating point summary is as follows:-

![Operating-point](image-4.png)


- For gm/Id = 17,


### PSRR and Saturation Current Range (Designed for 50ÂµA)

| Iload | PSRR (in dB) | Iq (range for which circuit is in saturation designed for 50ÂµA) |
|-------|-------------|--------------------------------------------------|
| 100m  | -70        | 13Âµ - 72.5Âµ                                      |
| 10m   | -59.63     | 13Âµ - 72.5Âµ                                      |
| 1m    | -43.6      | 13Âµ - 72.5Âµ                                      |

---

### PSRR and Saturation Current Range (Designed for 5ÂµA)

| Iload | PSRR (in dB) | Iq (range for which circuit is in saturation designed for 5ÂµA) |
|-------|-------------|--------------------------------------------------|
| 100m  | -50        | 1Âµ - 6Âµ                                          |
| 10m   | -68.5      | 1Âµ - 6Âµ                                          |
| 1m    | -56.6      | 1Âµ - 6Âµ                                          |


- For gm/Id = 20,

The Passfet goes in the subthreshold region of operation. Thus we don't get proper functionality of the circuit and we observe a lesser gain.

![PSRR plot](image-5.png)

![operating_region](image-6.png)

## Tradeoffs observed:-

- As gm/Id increases Id/w decreases and thus the passfet size increases to approx 20m for a load of 100mA.
- On the contrary if we decrease the gm/Id then passfet size decreases but the overdrive will increase which puts the PMOS M3 goes in triode region of operation.


### Algorithm

- Since we are designing for a loop gain of 1000 or 60db we need to make sure that we can incorporate the gain within the two blocks in the loop which are the OTA block and the passfet block.
- We start by sizing the passfet. We start designing by taking the least length from the techplots as we want to minimize the area of the passfet. We then calculate the gain for the OTA from the techplots. If this gain is more than the values present in the techplots, we need to redesign the passfet in such a way that the OTA gain is within the reach of the techplots.
For example if we take the least length for the passfet its gain will be less than 20 for PMOS and thus we won't be able to get the corresponding design for the NMOS in the OTA as we don't have those values in our techplots.

![gmro_nmos](gmro_nmos.png)

- After finding the ideal length for the passfet we now have to find the width from the Id/w plots for the designed gain. Since we already have fixed the length in the previous step we can find the corresponding Id/w and get the value of w from Id/( Id/w ) expression.
- Repeat the last step till you design the entire OTA and the passfet.
- Once we get the appropriate widths and lengths for the passfet and the OTA we move on to the current mirror circuit. We desingn the current mirror circuit for the maximum possible length in our techplots which in my case is 4050nm in order to eliminate the Vds mismatch in the design.

![alt text](idw_nmos.png)

![alt text](idw_pmos.png)

- We then get the Id/w for the NMOS and the PMOS current mirror circuit and from there we will get the desired widths following which we have designed the entired Folded cascode LDO.

##### Remember:- Make sure to take the correct values of current as it gets divided in the OTA.

### Small signal model

![alt text](image-7.png)

![alt text](image-8.png)

- ## Can we operate a FET in the saturation region of operation with a high Vds across it?
  Yes we can operate a FET with a high Vds in the saturation region of operation. However in the current design as the PMOS source voltage increases/decreases the Vsg will change and thus the device will go from subthreshold to saturation or vice versa. Similar operation is observed for NMOS.

- ## Why does the bottom PMOS get a higher VDS when stacked in series?

  ![image](https://github.com/user-attachments/assets/629fba68-7496-4ac5-b191-de1b9269b05c)

Since the drop across the bottom pmos is the highest the corresponding rout is highest for that mosfet so irrespective of how many mosfets we are adding in series the mosfet at the bottom should have the highest resistance as the Vds across it is the highest.

<p align="center">
  <img src="https://github.com/user-attachments/assets/4cb1cd60-1f34-4fb9-9143-7126346e3cc3" alt="Image 1" width="30%" style="margin-right:10px;"/>
  <img src="https://github.com/user-attachments/assets/8645d79b-055e-4bb4-8789-8d5f94f0b307" alt="Image 2" width="30%" style="margin-right:10px;"/>
  <img src="https://github.com/user-attachments/assets/e9c94e50-8d22-4312-baf8-7749189fa899" alt="Image 3" width="30%"/>
</p>

## Original circuit analysis

![image](https://github.com/user-attachments/assets/2f1711b6-5f5f-4508-b1d9-d84e998c4d62)

#### The loop gain is as follows:-

![image](https://github.com/user-attachments/assets/1171167a-bc8a-4e4a-8e0b-fe10caad3c14)

#### The sizing is as follows:-

![image](https://github.com/user-attachments/assets/631b7153-17ec-4da5-95d4-6420bfd301d6)

The resistance across the mosfets are as follows:-

<p align="center">
  <img src="<p align="center">
  <img src="https://github.com/user-attachments/assets/5b723ef8-453a-4fbc-ba9b-da0a4fa91916" alt="Image 1" width="30%" style="margin-right:10px;"/>
  <img src="https://github.com/user-attachments/assets/f47c893e-c9a6-4247-bcf9-94a63d098e41" alt="Image 2" width="30%" style="margin-right:10px;"/>
  <img src="https://github.com/user-attachments/assets/8e480304-401f-4de6-ad12-a8823fc30d70" alt="Image 3" width="30%"/>
</p>

## For series connection of mosfets

### Schematic:-

![image](https://github.com/user-attachments/assets/31e92b88-7004-4b94-9b4d-1757fef26c01)

### Loop gain

![image](https://github.com/user-attachments/assets/aee61d65-e307-4645-b863-4859ea8f5065)

### Sizing 

![image](https://github.com/user-attachments/assets/db42e9f6-c045-41c2-b865-841e68e8315d)

### PMOS in OTA

#### Schematic

![image](https://github.com/user-attachments/assets/9748a404-6ff8-4ef2-aa13-4f8427db336c)


The resistance in each pmosfet is as follows:-

<p align="center">
  <img src="https://github.com/user-attachments/assets/3bec1a90-b828-4ebd-8453-3ead6d8379ed" alt="Image 1" width="30%" style="margin-right:10px;"/>
  <img src="https://github.com/user-attachments/assets/e69276d5-cb37-48ad-8b83-3c7044fdb985" alt="Image 2" width="30%" style="margin-right:10px;"/>
  <img src="https://github.com/user-attachments/assets/f1a91747-11e5-417d-9788-0848bd519e1d" alt="Image 3" width="30%"/>
</p>

### NMOS in OTA

Schematic:-

![image](https://github.com/user-attachments/assets/38735cf3-0cfe-414f-841b-ffcd0f5a704a)

The resistance in each nmosfet is as follows:-

<p align="center">
  <img src="https://github.com/user-attachments/assets/600fcc12-64ff-43d7-9ee0-610a468344d0" alt="Image 1" width="30%" style="margin-right:10px;"/>
  <img src="https://github.com/user-attachments/assets/91e346f8-e9eb-4fb1-bb86-40324542b8c1" alt="Image 2" width="30%" style="margin-right:10px;"/>
  <img src="https://github.com/user-attachments/assets/a5d92302-0525-45dd-93d7-0e63e61923c0" alt="Image 3" width="30%"/>
</p>

### NMOS recycled path

#### Schematic

![image](https://github.com/user-attachments/assets/daf4f42e-bde4-48bb-b9be-7de68cd183e1)

The resistance for the mosfet is as follows:-

![image](https://github.com/user-attachments/assets/2fd28e24-ab28-4a9a-b5fc-71a70502a2fa)


## Modified Original Circuit

Schematic

![image](https://github.com/user-attachments/assets/0ced70b6-8873-4fb4-a322-c45a08db0366)

#### The loop gain is as follows:-

![image](https://github.com/user-attachments/assets/3816f4cd-dc09-49a8-a1db-105a5f36ee2b)

#### The sizing is as follows:-

![image](https://github.com/user-attachments/assets/c0f2ee84-36fa-4fb7-a30e-7687d5154f1a)

The resistance across the mosfets are as follows:-

<p align="center">
  <img src="https://github.com/user-attachments/assets/2d718d98-3903-46be-8605-e022bd466f18" alt="Image 1" width="24%" style="margin-right:6px;"/>
  <img src="https://github.com/user-attachments/assets/82a366cc-b721-41bb-bb3b-bcb63f38c065" alt="Image 2" width="24%" style="margin-right:6px;"/>
  <img src="https://github.com/user-attachments/assets/2907cf37-3856-4539-9d6d-20063a483687" alt="Image 3" width="24%" style="margin-right:6px;"/>
  <img src="https://github.com/user-attachments/assets/a6e4ea05-d354-48f0-a540-707b2b53a4e5" alt="Image 4" width="24%"/>
</p>

### Conclusion

By adding a recycled path the overall resistance of the NMOS side increases significantly. The Iq drops to 10nA. There is a 3rd path for the AC analysis. The overall loop gain increases which is a combined result of all these reasons and also the regulation is better.


## Modified 3 stage circuit with added recycled path

Schematic

![image](https://github.com/user-attachments/assets/4f869047-15a7-41cc-ba42-2d4d5dcbba9c)


## Loop gain

![image](https://github.com/user-attachments/assets/af2ebfd6-b717-4da8-bd28-cd540dec867f)


## Sizing

![image](https://github.com/user-attachments/assets/f5e3be3a-3275-4574-b347-961c6bb56b1e)


## For PMOS

Schematic

![image](https://github.com/user-attachments/assets/5676a9f4-e362-4b39-9e20-8f380b00aca4)

The resistance is as follows:-

![image](https://github.com/user-attachments/assets/09591282-6ca0-4ccf-8a64-5c72f8039ab8)

## For NMOS

Schematic

![image](https://github.com/user-attachments/assets/ee2e5c07-624d-4156-a874-e0fc99ff02f9)

The resistance is as follows:-

![image](https://github.com/user-attachments/assets/ee2ab498-92f2-4e61-8ed1-7842aa66f3ef)

## For Both recycled paths

Schematic

![image](https://github.com/user-attachments/assets/068040f8-08db-4182-b82b-81ca58ec8dbe)

The resistance is as follows:-

<p align="center">
  <img src="https://github.com/user-attachments/assets/51fc5dd6-a236-4c3f-bb2b-541d3adc4354" alt="Image 1" width="45%" style="margin-right:10px;"/>
  <img src="https://github.com/user-attachments/assets/69571ebc-6ef9-40bc-a0ba-60dbb4af7fb6" alt="Image 2" width="45%"/>
</p>

## Conclusion

The regulation has got better. The loop gain is better. The output resistance increases significantly. The Iq reduces significantly. However the initial theory holds true that the resistance across the series stages is not uniform where there is a significant drop across 1 transistor who has a higher resistance than the rest. The ultimate conclusion being that connecting the mosfets in series is not reducing the current in the mosfets by a significant margin but it is the recycled self biased addition that is able to reduce the current in the OTA as well as provide an additional recycled path which thereby increases the overall gain of the OTA from 50db to 55db.


# Total self biased circuit without methodology

## Schematic

![image](https://github.com/user-attachments/assets/59ddfa71-c5c9-4308-8cf3-1804ab99b0c1)


## Loop gain

![image](https://github.com/user-attachments/assets/6cab4fec-97b0-4607-9cfe-1e5ff37c45c0)


## PSRR

![image](https://github.com/user-attachments/assets/18fe0305-1340-40a8-a734-6c7ae9347f9d)


## Sizing

![image](https://github.com/user-attachments/assets/ccb61e5b-f8e1-4998-8c2f-7207b4d331f2)


### For PMOS OTA

Schematic

![image](https://github.com/user-attachments/assets/fccb0856-7f29-4c40-b8e3-0ec056277f95)

The resistance is as follows

<p align="center">
  <img src="https://github.com/user-attachments/assets/7fd0fbac-f70d-4a78-be29-8139f67acfd2" alt="Image 1" width="40%" style="margin-right:6px;"/>
  <img src="https://github.com/user-attachments/assets/302ac444-6568-4f5f-baf0-d326be8bf8af" alt="Image 2" width="40%"/>
</p>

### For NMOS OTA and recycled path

Schematic

![image](https://github.com/user-attachments/assets/d46d66c1-a400-479d-a7d0-ffae20855c75)

The resistance is as follows

  <img src="https://github.com/user-attachments/assets/f5f61c92-a7f8-46fd-ad5b-0ffe6f2a8018" alt="Image 3" width="30%" style="margin-right:6px;"/>
  <img src="https://github.com/user-attachments/assets/c36f9592-6ab0-4c6b-b1a8-e8a590d6374b" alt="Image 4" width="30%" style="margin-right:6px;"/>
  <img src="https://github.com/user-attachments/assets/0f85dfa1-2aae-4dc7-8f9c-bf8784bc4f48" alt="Image 5" width="30%"/>
</p>

### Conclusion

In the initial design I was getting a gain of gmro so instead of that I have tried cascoding the circuit to get a gain of (gmro)^2 from the circuit. Also in order to reduce the Iq I have added another recycled stage in the bottom. With the current sizing the recycled stage is not contributing to the gain but is rather acting as a stage which reduces the overall Iq of the design and thus the overall resistance of the n side FETs increases which further takes the gain of the overall OTA towards (gmro)^2. If I try to further cascode the PMOS stages then the resistance of individual FETS goes in G ohms range which dominates the Mohms range of the NMOS. In order to counter this we will need to add further stages in the NMOS side. Also the resistance of the NMOS side reduces at the junction of the folded cascode as the resistance at that point is (res of recycled NMOS || res of folded PMOS || res of NMOS and PMOS ) which reduces the overall n side resistance. So we would need to add further stages on the NMOS side or cascode the folded PMOS side further to increase the looking down resistance at the OTA output. The overall Iq is 4nA and the PSRR is -47db for a loop gain of 56db. 

# Cascaded Self bias circuit without methodology ( Golden Creation )

## Schematic

![image](https://github.com/user-attachments/assets/0a6d8c51-4efe-4809-a7a6-f5af5ce46674)

![image](https://github.com/user-attachments/assets/47191abe-4ab2-4ee1-9ff0-ac42e37b815d)

## Loop gain

![image](https://github.com/user-attachments/assets/77ab0776-d72b-4aaa-89fe-a0a655d1eb5c)

## PSRR

![image](https://github.com/user-attachments/assets/1c3e8f5d-9c26-4c3d-a353-e0117afbff4d)

## Sizing

![image](https://github.com/user-attachments/assets/3783f410-2c96-4e6a-939d-5684e1f3ce0a)

## Conclusion

The stability is gone. Sizing needs to be fixed. PSRR improved slightly. High mismatch is observed. As discussed I tried connecting the current mirror in the main OTA to eliminate the AC noise but that wont happen as the OTA is assymetric and thus there wont be a AC 0 point at the drain of PMOS current mirror ( if connected near source of PM26/ PM27 ). Also cascading is able to give a decent gain of 113db but there is introduction of zeros as seen in the phase plot. I have removed the additional recycled path in the design as it takes away the symmetricity of the OTA thus leading to more mismatch. Final conclusion is that in order to get the best PSRR out of this design it needs to be symmetric. Following gm/id will surely reduce the lengths and increase the widths of the design so the overall Iq of the design will increase.

# Multi-Stage Cascading and its effects on stability ( With Methodology )

## 3-Stage Cascading

### Schematic

![image](https://github.com/user-attachments/assets/4179fa35-ed95-48ca-a643-ec89f5fd49d8)

### Loop gain

![image](https://github.com/user-attachments/assets/8cca1e4a-92a3-4fde-a563-8276de50fd37)


### PSRR

![image](https://github.com/user-attachments/assets/aa308844-d800-45a8-97ce-f65f334ca821)

### Sizing

![image](https://github.com/user-attachments/assets/fa18cd74-bfa8-4e84-a78c-462d960e82e7)

### Poles and Zeros in the System

![image](https://github.com/user-attachments/assets/2ecc946e-4904-431f-990c-dafc787fa56f)

2 RHP zeros near 0 freq and 1 far away.

## 4 stage Cascading

### Schematic

![image](https://github.com/user-attachments/assets/9b982cc7-c855-4f0f-98ee-75968ec009fd)

### Loop gain

![image](https://github.com/user-attachments/assets/b635c4c0-bc81-4aab-919e-c51a86abb227)

### PSRR

![image](https://github.com/user-attachments/assets/aeef73c8-1bc3-4408-9b76-2dca14d1398f)

### Sizing

![image](https://github.com/user-attachments/assets/8edd7bcd-fcc3-4dda-9d5b-8d2d34cc2916)

### Poles and Zeros 

![image](https://github.com/user-attachments/assets/4560a60c-7bdd-4109-9015-c6de8a70b5a5)

### Conclusion

As we keep on adding stages the number of RHP zeros keep on increasing and since we are operating at low Iq we are seeing multiple poles and zeros at low frequencies. So the methodology needs to be designed around poles keeping ft in mind and not gmro.


### My Octagon

The differemt terms which come under my octagon are

Area
Power (Iq)
Transient Response
Gain
PSRR
Regulation
Stability
Corner Simulations

# Stable System with Methodology

## Schematic

![image](https://github.com/user-attachments/assets/fabcee9b-de16-47ba-8421-4845b77ba9e4)

## Loop gain and phase

![image](https://github.com/user-attachments/assets/b47a2adc-a222-425d-ae44-bab765456b3f)

## Total Iq with varying load

![image](https://github.com/user-attachments/assets/918badac-6008-40c4-9c9a-d496c8872d77)

## Regulated Output with varying load

![image](https://github.com/user-attachments/assets/9d89fbbf-f702-4b35-89e1-05e6b20f3b21)

## PSRR

![image](https://github.com/user-attachments/assets/18be89b9-f11e-498a-a607-8297edab128d)

The system is stable for all the different values of load current with minimum phase margin as 54 degrees and it increases as the load current keeps on increasing.

## Conclusion

The low Iq in the main OTA is achieved methodically but the values obtained using gm/Id methodology suggest values of width which are not supported by the PDK thus we go for the least possible width and its corresponding length. Thus when we try to see the gmoverid in the dcop post simulations we get different value to which we have designed it for. The second recycled NMOS pair contributes more towards a decrease in the Iq in its branch. It does not make any significant contribution towards increase in the overall gain of the circuit. 

## Future work

- The nmos recycled part does not seem to be sized properly according to the methodology. Need help in that part.
- Need to tie this circuit to an application.


# Recycled path analysis

## Original circuit

Schematic

![image](https://github.com/user-attachments/assets/587c75f5-645d-4b59-b6a0-10d6f6962889)


Gain

![image](https://github.com/user-attachments/assets/5757bfc0-b588-419a-b631-90edc811bc19)


## Gain without recycled path

Schematic

![image](https://github.com/user-attachments/assets/af94d4a5-73ae-494c-9278-d08c2fe7a570)

Gain

![image](https://github.com/user-attachments/assets/61010184-09c4-457f-ad89-b2190160398c)


## With no diode connect

Schematic

![image](https://github.com/user-attachments/assets/6ad463d9-356e-46c8-916f-484629d9d78e)


Gain

![image](https://github.com/user-attachments/assets/a36a20a1-83ab-4aa8-8804-1654b4a3aabb)


## With only the recycled path

Schematic

![image](https://github.com/user-attachments/assets/a3aa82e9-70a8-4596-aaa9-232074887194)


Gain

![image](https://github.com/user-attachments/assets/780de436-69f1-4b7e-a408-6046d71aebe9)


## Conclusion

- Case 1:- We are getting a gain of 37db
- Case 2:- We are getting similar gain of 37db but with the introduction of an external source can introduce noise in the circuit.
- Case 3:- We are getting a reduced gain when there is no diode connect.
- Case 4:- When we only have the recycled path in the circuit we are getting a better loop gain than Case 3 which indicates the importance of the recycled path.



# What are Wake up Radio Systems

A wake-up radio system typically consists of a low-power receiver (WuRx), a main radio, and a wake-up call transmitter (WuTx). The WuRx constantly monitors for a specific signal, the WuC, from the WuTx, which can be the node's main radio. Upon detecting the WuC, the WuRx triggers a signal to wake up the main radio, enabling it to communicate.


## ðŸ”‹ Power Consumption of WuRx in Key Applications

| Application Domain        | Typical WuRx Power | Notes |
|---------------------------|--------------------|-------|
| **Wireless Sensor Networks (WSN)** | **100 nW â€“ 10 ÂµW** | For event-driven wake-up in environmental/industrial sensing |
| **Internet of Things (IoT)**       | **200 nW â€“ 20 ÂµW** | Used in smart home/city devices; lower when always listening |
| **Medical Devices**                | **10 nW â€“ 1 ÂµW**   | Especially low-power for implantables or skin-contact devices |
| **RFID & Asset Tracking**          | **1 ÂµW â€“ 10 ÂµW**   | May use passive WuRx for triggered ID/response |
| **Security/Surveillance**         | **10 ÂµW â€“ 50 ÂµW**  | Higher performance needed for fast detection, moderate latency |
| **Energy Harvesting Systems**      | **100 nW â€“ 5 ÂµW**  | Tight power budget; WuRx must operate near or below harvested power |
| **Consumer Electronics**           | **10 ÂµW â€“ 100 ÂµW** | Voice wake-up or gesture recognition needs slightly more power |


## Feedback factor:- ( less than 1 and greater than 1)

For feedback factor less than 1 

- EA can be designed to handle lesser swing ( portion of the output voltage ) and thus there will be lesser load on the EA for the same output swing.
- Loop gain and the PSRR will be lesser.

For Feedback factor greater than 1 

This will lead to a positive feedback.

## Comparison with reference paper

| **Parameter**              | **This Work**              | **Random Value**         |
|---------------------------|----------------------------|--------------------------|
| Technology                | 180 nm                     | 45 nm                   |
| Capacitor-less            | yes                        | yes                      |
| Size (ÂµmÂ²)                | 4310                       | 5120                    |
| VIN (V)                   | 0.6                        | 1                     |
| VOUT (V)                  | 0.5                        | 0.6                     |
| IQ (nA)                   | 6.99                       | 3.88                    |
| IL max (mA)               | 0.75                       | 1                    |
| LS (mV/V)                 | 3.18                       |                     |
| LR (mV/mA)                | 4.77                       | 5.32                     |
| PSR @ 10 Hz (dB)          | -22.5 @ 0 A<br>-17 @ 500 ÂµA | -41 @ 100uA <br>-33 @ 500 ÂµA |
| PSR @ 10 kHz (dB)         | -24 @ 0 A<br>0 @ 500 ÂµA     | -25 @ 100uA <br>-23 @ 500 ÂµA  |

## SCL 180-nm process

### Paper published by IIITB Students

https://ieeexplore.ieee.org/document/9190288/

### Design to tapeout tutorial for SCL 180nm

https://arxiv.org/pdf/1908.10674 ( written by Prof Joydeep Basu who was Gourab's Professor at Jadavpur under whom he ( Gourab ) has written a paper. So we can reach out to him for further details through Gourab )

### IISC research on ESD for SCL 180nm

https://www.indiascienceandtechnology.gov.in/research/high-voltage-esd-device-development-enablement-scl-180nm-cmos-technology

### E-fabless

https://github.com/efabless/caravel?tab=readme-ov-file#analog-user-project

### ISCAS papers ( class tapeout )

They have summarised the entire coursework in the paper and have mentioned how they have integrated digital and analog classes and have taped out chips throughout a semester.

- https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8351506
- https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10558297
- https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10558544







