================================================================================ 
Commit: 6c98425223c76fb3f4259e07d57d7b4fdfddf6db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:42:22 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1462_01
Lavanya
Hsd-es-id: N/A
Original commit date: Tue Nov 10 17:52:49 2020 -0800
Change-Id: I1dbd5bd26e1f6b3034f198eb5ad7a2204987c250
Original commit hash: b1b8072ce8c491072ab2e016c4e27f49e00eee8c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6223ac9299c93fdb4d77533debddb52fbb1c1a8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:42:09 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss: Gen 6 ITSS Device interrupt tables, policy - Part 1

 - _PRT IRQ values updated to reflect new interrupt table
 - Updated PeiItssPolicyLib, PeiItssLib library definitions to Gen 6

Hsd-es-id: 22011634494
Original commit date: Thu Sep 24 13:31:09 2020 -0700
Change-Id: I169e263eb854443bbf0283ce71ff479789983d4a
Original commit hash: 98ce51ac4e333fbaf7ce066197208ac7084e1c97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer6MP.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer6.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer6.inf

================================================================================ 
Commit: b92c09777d3e742426ff1bb0eafc06aeacc334cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:41:50 2021 -0800 
-------------------------------------------------------------------------------- 
[TXT][SINIT-ACPI-DRIVER] ASL code updated for MTL

Based on MTL CPUID, SINIT driver will have it's unique identifier.

Hsd-es-id: 14012079039
Original commit date: Mon Nov 2 18:10:14 2020 -0800
Change-Id: Ib2e90525a7db3590cff969ecda9db9c92d4f589f
Original commit hash: 62b7b32d2f36362fb9951c46612b5a8d5d154f60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl

================================================================================ 
Commit: f1d185b4846d47923b731190037052d3048cb304 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:41:47 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1462_00

Hsd-es-id: N/A
Original commit date: Tue Nov 10 12:39:30 2020 -0800
Change-Id: I11910b249cd767adf4385decb8a922eeda2c0051
Original commit hash: 3a2358801c9d4c71de746b052484b2461d1c202c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6bc174b848e079379d8f7c7eb28c983b2824f0e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:41:36 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][B0][PO] - Dekel Recipe update for DMI and PEG60 - Must for ADL S & ADL P B0 and beyond
adding DMI dekel recipe for B0 and beyond stepping

Hsd-es-id: 14012743156
Original commit date: Fri Oct 16 23:09:44 2020 +0530
Change-Id: Ibef911b0cad377021dfbc964b9da59979863399d
Original commit hash: c934aeac515a896905dbcb62a380d245564c1b5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/PeiCpuDmiDekelInitLib.h

================================================================================ 
Commit: 6b91f97f60fa96630ffe9a96401a5bf59e79d2b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:41:14 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Policy default mismatch with Setup Default - CpuPcieRpConfig

Hsd-es-id: 1508488944
Original commit date: Fri Nov 6 19:39:05 2020 +0530
Change-Id: I08feb4f6d77f07cf373c1e659eb335e4562a0ccc
Original commit hash: db8d1e8d3455357fb6fd5326c5420ffdfd470294

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: 1b46a6c8ddbb37107ee266aebf78e820e3561af3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:41:11 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 10 05:03:25 2020 -0800
Change-Id: I6a5f2478defb193207493191c98668dcb6f9cc22
Original commit hash: 4eb8107859e3137e9ffade17f1b99d9334e80264

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ec219756a6ce40e736be8dd7900e795ced38a189 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:41:04 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix for programming of HCSPARAMS3

There was an invalid programming done in U2DEL field of HCSPARAMS3
register for EBG PCH. This change fixes that aligning xHCI programming
back to recommendations.

[
Hsd-es-id: 18013661025
Original commit date: Thu Nov 5 14:31:33 2020 +0100
Change-Id: I66d82c515259fd8d0f9445bfa3102d8cc25417e1
Original commit hash: c5e05c019a4e8634a4380c65c25c3f184a9330d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 2c915039495bd7161f113416ff798089ddca07d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:41:00 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch: Move PchInit and PchInfo to FRU

There is no common point between chipsets which implement this library
so we moved it to FRU layer.

Hsd-es-id: n/a
Original commit date: Thu Nov 5 14:09:14 2020 +0100
Change-Id: I30a809c99553fc7837dc8ea71354c444b9045747
Original commit hash: f2f07f4015bdb2ee2a234473dfcb20caf15199c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibPrivate.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchClk.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchEspi.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchGbe.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchPsth.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchRpInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcCnl.h
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPeiLib.dsc

================================================================================ 
Commit: c9bd33773d7e4b41b9e4c53c86a9c517c905cde1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:40:55 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 10 01:32:33 2020 -0800
Change-Id: I6c282735ee06f3fcf551a4032201312e841c3b83
Original commit hash: f4af51be0e2fffcd253f70e6c9f16440201af5fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4d812e5825dbd92b4d4904f1b425bc42764c90df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:40:36 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg : [ADP-S][FIVR]:  Add External Vnn Voltage Rail Configuration

Hsd-es-id: 16011997971
Original commit date: Fri Nov 6 14:18:41 2020 +0530
Change-Id: I073c69adab1e0d04b6a190b59fe3d105a8b4b9f3
Original commit hash: 623f19b8d15c86629af9a2a02bf10c41ef0a2450

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.h
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: 9833bac66e27c8e2e798ad2176304d516da19812 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:40:18 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Blank display observed with AlderLake_Daily1457_00_552

Hsd-es-id: 16012110405
Original commit date: Mon Nov 9 17:37:59 2020 +0530
Change-Id: I7c614de985e2c0b7b01d94abb9665ef69cdfde5e
Original commit hash: 3d398521082b33247d7ec4cee8592ecc67969e87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: 69042d67354cf3af355513e984977b22075fa960 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:40:15 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c3c8aa8fd5c50986e552bb8b62127dfcfbd61438)

Tue Nov 10 04:52:02 2020 +0000
Original commit date: Tue Nov 10 04:52:02 2020 +0000
Original commit hash: d764254246ac72709c4a0f98df64ad234f58e43c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c8af9bd641396eb9f44ba67e87bb2f4fe9f6b097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:40:12 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][1308121881][ADL-S | DDR4 DDR5] Enable Temperature Read

Enable Temperature Read for ADL-S.

[
Hsd-es-id: 1308121881
Original commit date: Tue Nov 3 08:28:47 2020 +0200
Change-Id: Idd413956233ba482869f51eb623fa0fe9edfb534
Original commit hash: e3a4b7aeeb81a7b9fdfcba26f740ad8e8567c36b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: e3d24137bc60dc1ce7a5118a05c68401453f56c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:40:06 2021 -0800 
-------------------------------------------------------------------------------- 
Add ADL S B0 Production Patch 0x06

Hsd-es-id: N/A
Original commit date: Tue Nov 10 01:43:14 2020 +0800
Change-Id: Id0b8dbed267f74cb2df22920b8cde99e789a4d01
Original commit hash: d7d8c827a4da3f498ae7caf6100c9960e41ab2ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 21b8acde8df55c9013fc565020a533459618fc3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:40:01 2021 -0800 
-------------------------------------------------------------------------------- 
ADL-S: Support S10 DDR5 1DPC UDIMM OC RVP

Refer to ADL_S_OC_S10_DDR5_UDIMM_Fab1_RVP_Platform_Mapping_Doc_Rev0p1_ww41p3.xlsx.

Hsd-es-id: 16012041120
Original commit date: Sat Oct 10 11:08:18 2020 +0800
Change-Id: Ie948963759a402463c88ea9ed8c3c97e4f9b6795
Original commit hash: 3273dc7c10db765acf0311a99753740a7b97cdb3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS10Rvp.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: 046e04f9dc47dd4cb2de10ef60b00575de18ceed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:39:57 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] - Change CPU Fan to 100% until HW thermal issue root caused and fixed -Part2

Add test option "CPU Fan Control"
  - 0:   Fan control by OS/BIOS/DTT
  - 75:  Fan is always running in 75% speed
  - 100: Fan is always running in full speed

Hsd-es-id: 1308082472
Original commit date: Tue Oct 20 18:56:52 2020 +0800
Change-Id: Idb75c315ac7923ce2772ccb5059103e5c9acc276
Original commit hash: a918076770ecdb3b46f65e6a7f09df42a1ba4249

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: b8789a4ba9bd566f7eb56660bd37de87ba73fd6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:39:54 2021 -0800 
-------------------------------------------------------------------------------- 
Seamless Recovery: add post code to indicate the status of capsule update for recovery validation.

Hsd-es-id: 1508473491
Original commit date: Mon Nov 9 08:37:30 2020 +0800
Change-Id: Iadbee449d1b355eb93279e656a954ff22310b0b7
Original commit hash: 5f4337853afdc29bb44ae8f8d588539abdf7f21c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: 000eef6b3cce3d2b719a0b913f09fdb22cb6703a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:39:51 2021 -0800 
-------------------------------------------------------------------------------- 
fdf changes: make fdf support debug and release two types, and adjust the
space to leave more rooms to microcode

Hsd-es-id: 1508514133
Original commit date: Mon Nov 9 15:58:27 2020 +0800
Change-Id: Id22ac854024463bcabdbb08e9bd292f009ebeb05
Original commit hash: a2c661936f6d0961f52340a049592c716b00f2d8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Tools/StripFlashmap.py
AlderLakeBoardPkg/bld.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/ComponentUpdateLib/ComponentUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat

================================================================================ 
Commit: 00cb980cd1e8b0d79d57a0085fbf2c642ad2b1ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:39:46 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/BuildIafw: Enable the GCC support in Fsp Wrapper - Platform

Add export TARGET_ARCH to prevent generating GuidedSectionTools.txt incorrectly.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 13:15:43 2020 +0800
Change-Id: I23114cb5308952deb7761811fe2801f52dddd284
Original commit hash: 34337ce2c75894942f15f01dd2b75621941d7355

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/PreBuild.sh

================================================================================ 
Commit: 1f9831f3219a36ed69e8809d4d8716e8a78e9d8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:39:38 2021 -0800 
-------------------------------------------------------------------------------- 
[RPL] Add RPL CPUIDs

Add RPL CPUIDs

Hsd-es-id: 1508496350
Original commit date: Tue Nov 3 14:35:12 2020 +0800
Change-Id: Id5947540935b25282f24ec0d0a1760c869d719ed
Original commit hash: f1cd896f0b7bb2c9fc0c5416c969fded6b5a7221

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: ffcc10ea34ef827740f6ad40a053c50f2ca4e212 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:39:35 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1461_00

Hsd-es-id: NA
Original commit date: Mon Nov 9 17:52:28 2020 -0800
Change-Id: I990a140d3f3043989f43ddd2912b641bfdd0cf12
Original commit hash: fb49f6640ff0cabc330ac3a37148f45e41689527

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ff84a382a2c77e6221e6f2147a853f02581ca752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:39:27 2021 -0800 
-------------------------------------------------------------------------------- 
ADL-S: GPIO update for S03 Fab1/Fab2, S05, S06 Fab1/Fab2, S07, S08

Add code to support discrete logic for PLN.
Add GPIO GPP_H15 and GPP_H23 for SSD PLN.
Remove HiZ on GPP_D2, set GPP_H0 to HiZ on S03 Fab1 for ClkReq of PCIe x4 Slot 1.
Change GPP_G0 to output low on S08 for Thunderbolt FRC_PWR.
Documents list:
  ADL_S_S3_S4_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p82_ww44p1.xlsx
  ADL_S_S3_S4_Fab-2_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p785_ww44p1.xlsx
  ADL_S5_Fab-1_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p785_ww44p1.xlsx
  ADL_S_S6_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p81_ww44p1.xlsx
  ADL_S_S6_S9_Fab-2_UDIMM_4L_RVP_Platform_Mapping_document_Rev0p2_ww44p1.xlsx
  ADL_S_S7_UDIMM_6L_RVP_Platform_Mapping_document_Rev0p2_ww44p1.xlsx
  ADL_S_S8_SODIMM_6L_RVP_Platform_Mapping_document_Rev0p81_ww44p1.xlsx

Hsd-es-id: 1508480453
Original commit date: Mon Oct 26 09:51:21 2020 +0800
Change-Id: Ib1a52efb75497294c14e9bc24befafe69055b90b
Original commit hash: a4e48cd8e3ca8347abf0c83b6a4d0c2e3fb96e0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakePlatSamplePkg/Features/Nvme/PowerLossNotifyDxe/PowerLossNotify.c

================================================================================ 
Commit: a84bc2e886f518d0c07d1d5ea14c4d66d59aa047 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:39:22 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg & MeteorLakeBoardPkg: Change the Network include file

Using Network.dsc.inc instead of NetworkDefines.dsc.inc &
NetworkComponents.dsc.inc. It contains all the requirement
for the Network feature build.

Hsd-es-id: N/A
Original commit date: Wed Oct 28 18:24:39 2020 +0800
Change-Id: I08e1234dbf151f96918499476e34a5153b8f83f2
Original commit hash: dff79ab708d595a2dc5aa9df5133809618815af9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 62ec30e71d36f496c1b0e9bdaf63c3ad791a944b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:38:36 2021 -0800 
-------------------------------------------------------------------------------- 
MeteorLake: Need a new editable field in BIOS to change SSID in PCI header cfg space for HDA bus ctrl.

Allow to programm Sub System Ids in BIOS settup. In ACE version of Audio SSID should be programmed by mirrors registers.

Hsd-es-id: 16011473641
Original commit date: Mon Nov 9 13:21:33 2020 +0100
Change-Id: Iab22c1468c1b4281b2a9c5098b14e3a418bcc191
Original commit hash: adb4b40f9d91dc4129587801dcb345a4e0eedf98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 9e1df127670a295ed5bad674cd659e1280757854 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:38:30 2021 -0800 
-------------------------------------------------------------------------------- 
Clean up unused IPU BIOS configuration SaIpuImrConfiguration
 --Removed IPU Gen and added IPU Camera

Hsd-es-id: 16011326558
Original commit date: Thu Oct 29 16:23:13 2020 +0530
Change-Id: I3c2fa479d8774c1f050e984fce110735225dd555
Original commit hash: 42fac5137964cf1b21db8c0b34656b9090a73e46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: 3f8a78407d921376e1393fad2964805b288286c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:38:18 2021 -0800 
-------------------------------------------------------------------------------- 
18013530288: [ME][SPS] Modify Delayed Authentication Mode (DAM) HECI Interface

1. Remove old API:
     ServerHeciGetDamState (), ServerHeciSetDamState ()
   that uses functions:
     ServerHeciReadFileMsg (), ServerHeciSetFileMsg (), ServerHeciCommitFilesMsg
   that has been removed also
2. Add new SpsDamLib with new API implementation
     SpsGetDamState ()
     SpsGetDamState ()
3. Add DAM update flow before EndOfDxe/CoreBiosDone signal
4. Update SPS setup to read policy information instead ME itself

Hsd-es-id: 18013530288
Original commit date: Wed Oct 21 13:32:26 2020 +0200
Change-Id: I3711f2ceae36698909dbed8f7953b82186201025
Original commit hash: f7e26b3d5a1a5a456106707565546ede292b5321

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sps/Include/Library/SpsDamLib.h
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDamLib/SpsDamLib.inf

================================================================================ 
Commit: fb9e00b71e82b1894ea07ca8e117a9990cc2d74a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:38:15 2021 -0800 
-------------------------------------------------------------------------------- 
[MTL] Memory Map Refactoring
   - Print the Memory Map in the logs

Hsd-es-id: 16012056761
Original commit date: Thu Oct 1 21:51:04 2020 +0530
Change-Id: I8f192a3fc5d3c41f0432f7beccf20849d746df2d
Original commit hash: 8bcddebf45f8ea7a29954b03396541d2a34bfe14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/Library/PeiHostBridgeInitLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.inf

================================================================================ 
Commit: 7481badc361c90f16c4733777f7e475390a4f80b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:38:09 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Mon Nov 9 01:26:38 2020 -0800
Change-Id: I85072be8647273f8325444a1c62c2a7d348df187
Original commit hash: 6c762466898283390e756cd05ef7702d1558f9f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a55095071ff921b2214d9774c837fb3e939e4b5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:38:04 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] KH card on peg12 is not getting detected at GEN3 speed only and link is not stable(link in L0 only for 2ns)

BIOS needs to program L0LFFS register per port unlike other presettocoefficient programming which is per controller

Hsd-es-id: NA
Original commit date: Tue Nov 3 12:28:55 2020 +0530
Change-Id: Iff5a2a2998388c07d7b3062cab373b75a2b85277
Original commit hash: bc12f02e364499dec5847cccd0196975f77fb1f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 050528af4f884810d5016865c1744b81537c0cdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:37:49 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg PCH HSIO - Refactor for IP block. Added I/O Expander HSIO init flow

- Refactor HSIO for IP block
- Modified related flows for USB3/SATA/PCIe
- Added I/O Expander flow for init HSIO

Hsd-es-id: 18013580764
Original commit date: Thu Nov 5 12:35:13 2020 +0100
Change-Id: Ie3fc115593a555e67f7bd7228dd33fc9055b76d7
Original commit hash: d95d8744bf3eac154efe86cf7acc9432f666b356

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/HsioSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HsioSocLib/HsioSocLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HsioSocLib/HsioSocLibAdl.inf
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/HsioHandle.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/HsioLane.h
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/PeiHsioLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioLane.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/HsioPreMem.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.c
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/PeiHsioLib/PeiHsioLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchGbe.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPei.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchRpInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
