
---------- Begin Simulation Statistics ----------
final_tick                               2617656553782                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72024                       # Simulator instruction rate (inst/s)
host_mem_usage                              134384868                       # Number of bytes of host memory used
host_op_rate                                    83841                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                104300.94                       # Real time elapsed on the host
host_tick_rate                               15912610                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7512219643                       # Number of instructions simulated
sim_ops                                    8744683645                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.659700                       # Number of seconds simulated
sim_ticks                                1659700132914                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   673                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        59128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        117575                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     29.845912                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       361296757                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups   1210540178                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1393816                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted   1064294670                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     45190426                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     45198762                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         8336                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      1266477380                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        55891615                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1795899621                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1597973799                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1391218                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         1251689912                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     378248675                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     99293636                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     34140985                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   5512219642                       # Number of instructions committed
system.switch_cpus.commit.committedOps     6449526665                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   3974954663                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.622541                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.588645                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2165726117     54.48%     54.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    704666814     17.73%     72.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    233363881      5.87%     78.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    139579967      3.51%     81.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    153040625      3.85%     85.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     43945779      1.11%     86.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     93168242      2.34%     88.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     63214563      1.59%     90.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    378248675      9.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3974954663                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     55529496                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        5851261295                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1390579213                       # Number of loads committed
system.switch_cpus.commit.membars           110324394                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3920686440     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     22068248      0.34%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1390579213     21.56%     82.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1116192764     17.31%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   6449526665                       # Class of committed instruction
system.switch_cpus.commit.refs             2506771977                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         136547987                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          5512219642                       # Number of Instructions Simulated
system.switch_cpus.committedOps            6449526665                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.722050                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.722050                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2872654574                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          3273                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    360603274                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     6503798895                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        205752746                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         671714264                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1418351                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3424                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     228555452                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          1266477380                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         685260951                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3292512890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        170267                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             5574564160                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2841898                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.318203                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    686161504                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    462378798                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.400610                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   3980095389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.638107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.841312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2717013585     68.27%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        166206167      4.18%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        125985289      3.17%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        140578376      3.53%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        136188231      3.42%     82.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         59576286      1.50%     84.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         91723106      2.30%     86.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         55657756      1.40%     87.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        487166593     12.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3980095389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2083728                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       1253493629                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.643623                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2588697494                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores         1117833127                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3722837                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1397323653                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     99641097                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        87543                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts   1120764734                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   6483667531                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1470864367                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2812224                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    6541777951                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             13                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2644479                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1418351                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2646468                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     45180709                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        40450                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     77239070                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      6744410                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      4571957                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        40450                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11988                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2071740                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        5933570039                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            6462264907                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.573361                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        3402075072                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.623645                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             6463014351                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       7490025490                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4436558046                       # number of integer regfile writes
system.switch_cpus.ipc                       1.384946                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.384946                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3932459095     60.09%     60.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     22068248      0.34%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1471526928     22.48%     82.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1118535904     17.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     6544590178                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           115881976                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017707                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12580977     10.86%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       41534131     35.84%     46.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      61766868     53.30%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     6454266635                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  16776319429                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   6325712279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   6381221104                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         6384026433                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        6544590178                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     99641098                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     34140761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       119955                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       347462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     30434049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   3980095389                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.644330                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.204585                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2002280581     50.31%     50.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    565027472     14.20%     64.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    292669809      7.35%     71.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    261946351      6.58%     78.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    252573099      6.35%     84.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    253306151      6.36%     91.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    196692687      4.94%     96.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     93389150      2.35%     98.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     62210089      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3980095389                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.644330                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      206205519                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    408958244                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    136552628                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    136625973                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     33789304                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     66174728                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1397323653                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1120764734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      7723881561                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      397171852                       # number of misc regfile writes
system.switch_cpus.numCycles               3980096242                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         6515868                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    6263989802                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       16718031                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        316724805                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      204337177                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10874                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    9686542616                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     6493700424                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   6308676908                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         799768595                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          28592                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1418351                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     409649623                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         44687000                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   7448227493                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   2446018133                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts    122054781                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1398142047                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     99641774                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     91057765                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          10080364889                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         12972476236                       # The number of ROB writes
system.switch_cpus.timesIdled                       7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         91034408                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        45518877                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          674                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10302078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          697                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20604157                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            697                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              59119                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42165                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16290                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         59119                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       123760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port        52935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       176695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 176695                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port      9660032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port      3304448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12964480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12964480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             59120                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   59120    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               59120                       # Request fanout histogram
system.membus.reqLayer0.occupancy           393349459                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           118062438                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          541330707                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2617656553782                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10299387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8201745                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2159453                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2692                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2692                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            32                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10299355                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30906140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30906236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2363088256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2363096448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           59152                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5397120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10361231                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000132                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011502                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10359860     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1371      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10361231                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22202166285                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21479767995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66720                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data      5307136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           5308800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks      4351232                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        4351232                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data        41462                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              41475                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        33994                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             33994                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data      3197648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              3198650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       2621698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             2621698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       2621698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data      3197648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             5820348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples     66883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples     19899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.004763149114                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         3731                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         3731                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             489993                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             63230                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      41475                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     33994                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    82950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   67988                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 63025                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 1105                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             6703                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             1646                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               17                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             379                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            3796                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            7354                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            10888                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            10878                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1352                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             4094                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            10859                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             5418                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1352                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           11123                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           10890                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.25                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   401277478                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                  99625000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              774871228                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20139.40                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38889.40                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   11770                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  56163                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                59.07                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               83.97                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                82950                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               67988                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   9770                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   9412                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    371                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    370                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  3532                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  3548                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  3743                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  3730                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  3730                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  3733                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  3733                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  3733                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  3734                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  3734                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  3733                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  3734                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  3745                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  3748                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  3738                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  3734                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  3732                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  3731                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    15                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        18860                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   294.525557                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   210.083965                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   258.622939                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         2070     10.98%     10.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         9062     48.05%     59.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         2049     10.86%     69.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1418      7.52%     77.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1799      9.54%     86.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          889      4.71%     91.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          407      2.16%     93.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          857      4.54%     98.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          309      1.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        18860                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         3731                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean      5.339855                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     3.747709                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0              162      4.34%      4.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1                1      0.03%      4.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2             1032     27.66%     32.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::3               44      1.18%     33.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4              832     22.30%     55.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::5              307      8.23%     63.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6              412     11.04%     74.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::7                1      0.03%     74.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8              238      6.38%     81.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::9                2      0.05%     81.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10              18      0.48%     81.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12             660     17.69%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14               3      0.08%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::15               2      0.05%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16              14      0.38%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18               1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::19               1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::29               1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         3731                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         3731                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.922273                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.914732                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.509812                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             195      5.23%      5.23% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               3      0.08%      5.31% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            3480     93.27%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               5      0.13%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              47      1.26%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         3731                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM               1275200                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                4033600                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                4279552                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                5308800                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             4351232                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        2.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     3.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     2.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1658310791079                       # Total gap between requests
system.mem_ctrls0.avgGap                  21973403.53                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data      1273536                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks      4279552                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1002.590749377389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 767328.973917718162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 2578509.162667972036                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data        82924                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks        67988                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1073516                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data    773797712                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 36719697388285                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     41289.08                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data      9331.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 540090859.98                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy            57626940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            30629445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy           82359900                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         121975740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    131014818480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     33528678510                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    609087184800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      773923273815                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       466.303074                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1583167674778                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  55420820000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  21111638136                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            77033460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            40944255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy           59904600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         227075220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    131014818480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     33654223860                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    608984427840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      774058427715                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       466.384507                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1582894416052                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  55420820000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  21384896862                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data      2256256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           2258560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks      1045888                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1045888                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data        17627                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              17645                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks         8171                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              8171                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data      1359436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              1360824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks        630167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total              630167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks        630167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data      1359436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             1990991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples     18958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.009701412740                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             462977                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               207                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      17645                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                      8171                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    35290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   16342                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 16296                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                16099                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            12190                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             2696                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                3                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             1348                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             1348                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            1365                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               26                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               19                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              36                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              44                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.01                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   364073134                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                  94970000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              720210634                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19167.80                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               37917.80                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   10378                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    187                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                54.64                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               76.95                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                35290                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               16342                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   9490                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   9486                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         8648                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   142.186864                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   137.807086                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    45.747041                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127            3      0.03%      0.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191         7753     89.65%     89.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255            3      0.03%     89.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319          851      9.84%     99.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            2      0.02%     99.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447           18      0.21%     99.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            4      0.05%     99.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            2      0.02%     99.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::576-639            3      0.03%     99.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-703            4      0.05%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::704-767            2      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-831            1      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::832-895            1      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::960-1023            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         8648                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     15.500000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.652704                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-1              1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-5              1      8.33%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6-7              4     33.33%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15            1      8.33%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.250000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.240737                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.621582                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              10     83.33%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      8.33%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      8.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM               1215616                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1042944                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  14016                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                2258560                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1045888                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     1.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1658305682829                       # Total gap between requests
system.mem_ctrls1.avgGap                  64235578.05                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data      1213312                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        14016                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1388.202576061001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 731042.901026790263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 8444.899004371087                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data        35254                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks        16342                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1263320                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data    718947314                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 146161628837                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35092.22                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     20393.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   8943925.40                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   54.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy             9846060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             5233305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy           19542180                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy            438480                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    131014818480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     26329861800                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    615152303520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      772532043825                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.464832                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1599009305432                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  55420820000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT   5270007482                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            51900660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            27585855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          116074980                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            704700                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    131014818480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     35916752220                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    607079156640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      774206993535                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       466.474020                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1577917030585                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  55420820000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  26362282329                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     10242958                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10242959                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     10242958                       # number of overall hits
system.l2.overall_hits::total                10242959                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        59089                       # number of demand (read+write) misses
system.l2.demand_misses::total                  59120                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        59089                       # number of overall misses
system.l2.overall_misses::total                 59120                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2774718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3245359629                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3248134347                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2774718                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3245359629                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3248134347                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     10302047                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10302079                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10302047                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10302079                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.005736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005739                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.005736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005739                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89507.032258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 54923.245088                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54941.379347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89507.032258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 54923.245088                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54941.379347                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               42165                       # number of writebacks
system.l2.writebacks::total                     42165                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        59089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             59120                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        59089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            59120                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2509529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2739652428                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2742161957                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2509529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2739652428                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2742161957                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.005736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005739                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.005736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.005739                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80952.548387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 46364.846723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46382.983035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80952.548387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 46364.846723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46382.983035                       # average overall mshr miss latency
system.l2.replacements                          59152                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8159580                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8159580                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8159580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8159580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           32                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               32                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           32                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           32                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         2691                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2691                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data        85485                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         85485                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.000371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        85485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        85485                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data        76956                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        76956                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.000371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        76956                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        76956                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2774718                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2774718                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89507.032258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89507.032258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2509529                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2509529                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80952.548387                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80952.548387                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     10240267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10240267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        59088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   3245274144                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3245274144                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10299355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10299355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.005737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 54922.727864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 54922.727864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        59088                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59088                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2739575472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2739575472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.005737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 46364.329001                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 46364.329001                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    25702806                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     60176                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    427.127194                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.991076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       724.185243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.998214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   273.825466                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.707212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.007811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.267408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          944                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 329714880                       # Number of tag accesses
system.l2.tags.data_accesses                329714880                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957956420868                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1659700132914                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    685260899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2687360731                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099832                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    685260899                       # number of overall hits
system.cpu.icache.overall_hits::total      2687360731                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            846                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          794                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.cpu.icache.overall_misses::total           846                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4000698                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4000698                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4000698                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4000698                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    685260951                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2687361577                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    685260951                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2687361577                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76936.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4728.957447                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76936.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4728.957447                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          286                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          202                       # number of writebacks
system.cpu.icache.writebacks::total               202                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2826009                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2826009                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2826009                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2826009                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88312.781250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88312.781250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88312.781250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88312.781250                       # average overall mshr miss latency
system.cpu.icache.replacements                    202                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    685260899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2687360731                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           52                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           846                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4000698                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4000698                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    685260951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2687361577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76936.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4728.957447                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2826009                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2826009                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88312.781250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88312.781250                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.849968                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2687361557                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               826                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3253464.354722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   603.574223                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    20.275745                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967266                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.032493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      104807102329                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     104807102329                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756095766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   2233861125                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2989956891                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756095766                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   2233861125                       # number of overall hits
system.cpu.dcache.overall_hits::total      2989956891                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6830943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     43229523                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       50060466                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6830943                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     43229523                       # number of overall misses
system.cpu.dcache.overall_misses::total      50060466                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 515564669538                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 515564669538                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 515564669538                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 515564669538                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762926709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   2277090648                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   3040017357                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762926709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   2277090648                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   3040017357                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008954                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018985                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016467                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008954                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018985                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016467                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11926.216941                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10298.838799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11926.216941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10298.838799                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          182                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          309                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          309                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     14381216                       # number of writebacks
system.cpu.dcache.writebacks::total          14381216                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     32928149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     32928149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     32928149                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     32928149                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10301374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10301374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10301374                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10301374                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 105857562522                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 105857562522                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 105857562522                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 105857562522                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004524                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003389                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004524                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003389                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10276.062448                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10276.062448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10276.062448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10276.062448                       # average overall mshr miss latency
system.cpu.dcache.replacements               17132925                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393187173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data   1216967381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1610154554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2772803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     43223466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      45996269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 515493316251                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 515493316251                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395959976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1260190847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1656150823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034299                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027773                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11926.237388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11207.285449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     32924784                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     32924784                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10298682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10298682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 105830544258                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 105830544258                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008172                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10276.125067                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10276.125067                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362908593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data   1016893744                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1379802337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4058140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         6057                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4064197                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     71353287                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     71353287                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366966733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data   1016899801                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1383866534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002937                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11780.301634                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    17.556552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         3365                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3365                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     27018264                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27018264                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 10036.502229                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10036.502229                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28387195                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     99293651                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total    127680846                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          192                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1344                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1536                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     16810521                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16810521                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28387387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     99294995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total    127682382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 12507.828125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10944.349609                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          671                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          671                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          673                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          673                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      7296666                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      7296666                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28387387                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     99292963                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total    127680350                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28387387                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     99292963                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total    127680350                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2617656553782                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999474                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          3262451268                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17133181                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            190.417137                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.290384                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   128.709090                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.497228                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.502770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses      105469296029                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses     105469296029                       # Number of data accesses

---------- End Simulation Statistics   ----------
