#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 24 16:07:13 2021
# Process ID: 16404
# Current directory: E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1
# Command line: vivado.exe -log CPU_UART.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_UART.tcl
# Log file: E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/CPU_UART.vds
# Journal file: E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU_UART.tcl -notrace
Command: synth_design -top CPU_UART -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 345.105 ; gain = 104.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_UART' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/CPU_UART.v:23]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/vivado/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [E:/vivado/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'Tubs' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/Tubs.v:23]
	Parameter period bound to: 20000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'store' should be on the sensitivity list [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/Tubs.v:92]
INFO: [Synth 8-226] default block is never used [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/Tubs.v:110]
INFO: [Synth 8-256] done synthesizing module 'Tubs' (2#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/Tubs.v:23]
INFO: [Synth 8-638] synthesizing module 'Switch' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/Switch.v:4]
INFO: [Synth 8-256] done synthesizing module 'Switch' (3#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/Switch.v:4]
WARNING: [Synth 8-689] width (16) of port connection 'switchrdata' does not match port width (24) of module 'Switch' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/CPU_UART.v:114]
INFO: [Synth 8-638] synthesizing module 'LED' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/LED.v:4]
INFO: [Synth 8-256] done synthesizing module 'LED' (4#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/LED.v:4]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (5#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (6#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'ProgramROM_UART' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/ProgramROM_UART.v:23]
INFO: [Synth 8-638] synthesizing module 'prgrom' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (7#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ProgramROM_UART' (8#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/ProgramROM_UART.v:23]
INFO: [Synth 8-638] synthesizing module 'IFetch_UART' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/IFetch_UART.v:23]
WARNING: [Synth 8-5788] Register link_addr_reg in module IFetch_UART is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/IFetch_UART.v:80]
INFO: [Synth 8-256] done synthesizing module 'IFetch_UART' (9#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/IFetch_UART.v:23]
INFO: [Synth 8-638] synthesizing module 'Decoder' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/Decoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (10#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/Decoder.v:23]
INFO: [Synth 8-638] synthesizing module 'ControllerIO' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/ControllerIO.v:23]
INFO: [Synth 8-256] done synthesizing module 'ControllerIO' (11#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/ControllerIO.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/ALU.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/ALU.v:58]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Dmem_UART' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/Dmem_UART.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (13#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Dmem_UART' (14#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/Dmem_UART.v:23]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/MemOrIO.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (15#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/MemOrIO.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU_UART' (16#1) [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/CPU_UART.v:23]
WARNING: [Synth 8-3331] design ALU has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design ALU has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design ALU has unconnected port opcode[5]
WARNING: [Synth 8-3331] design ALU has unconnected port opcode[4]
WARNING: [Synth 8-3331] design ALU has unconnected port opcode[3]
WARNING: [Synth 8-3331] design ALU has unconnected port Jr
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design Switch has unconnected port switch_i[20]
WARNING: [Synth 8-3331] design Switch has unconnected port switch_i[19]
WARNING: [Synth 8-3331] design Switch has unconnected port switch_i[18]
WARNING: [Synth 8-3331] design Switch has unconnected port switch_i[17]
WARNING: [Synth 8-3331] design Switch has unconnected port switch_i[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 396.781 ; gain = 155.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 396.781 ; gain = 155.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/dcp4/RAM_in_context.xdc] for cell 'memory/ram'
Finished Parsing XDC File [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/dcp4/RAM_in_context.xdc] for cell 'memory/ram'
Parsing XDC File [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/dcp5/prgrom_in_context.xdc] for cell 'programrom_o/instmem'
Finished Parsing XDC File [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/dcp5/prgrom_in_context.xdc] for cell 'programrom_o/instmem'
Parsing XDC File [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/dcp6/cpuclk_in_context.xdc] for cell 'cpuclk'
Finished Parsing XDC File [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/dcp6/cpuclk_in_context.xdc] for cell 'cpuclk'
Parsing XDC File [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/dcp7/uart_bmpg_0_in_context.xdc] for cell 'uart'
Finished Parsing XDC File [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/.Xil/Vivado-16404-DESKTOP-NP3OOP3/dcp7/uart_bmpg_0_in_context.xdc] for cell 'uart'
Parsing XDC File [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/constrs_1/imports/CPU/constrains.xdc]
Finished Parsing XDC File [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/constrs_1/imports/CPU/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/constrs_1/imports/CPU/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_UART_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_UART_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 755.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 755.625 ; gain = 514.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 755.625 ; gain = 514.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpuclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for memory/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for programrom_o/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 755.625 ; gain = 514.590
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element scan_cnt_reg was removed.  [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/Tubs.v:82]
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_format" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "I_format" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/ALU.v:55]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 755.625 ; gain = 514.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU_UART 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Tubs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Switch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
Module LED 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
Module ProgramROM_UART 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IFetch_UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module Decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module ControllerIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Dmem_UART 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tube/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tube/clkout" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element tube/scan_cnt_reg was removed.  [E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.srcs/sources_1/imports/CPU/Tubs.v:82]
WARNING: [Synth 8-3917] design CPU_UART has port Y[7] driven by constant 1
WARNING: [Synth 8-3331] design ALU has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design ALU has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design ALU has unconnected port opcode[5]
WARNING: [Synth 8-3331] design ALU has unconnected port opcode[4]
WARNING: [Synth 8-3331] design ALU has unconnected port opcode[3]
WARNING: [Synth 8-3331] design ALU has unconnected port PC_plus_4[1]
WARNING: [Synth 8-3331] design ALU has unconnected port PC_plus_4[0]
WARNING: [Synth 8-3331] design ALU has unconnected port Jr
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design Decoder has unconnected port Instruction[26]
INFO: [Synth 8-3886] merging instance 'ifetch/link_addr_reg[31]' (FDE_1) to 'ifetch/link_addr_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ifetch/link_addr_reg[30] )
WARNING: [Synth 8-3332] Sequential element (switch24/switchrdata_reg[23]) is unused and will be removed from module CPU_UART.
WARNING: [Synth 8-3332] Sequential element (switch24/switchrdata_reg[22]) is unused and will be removed from module CPU_UART.
WARNING: [Synth 8-3332] Sequential element (switch24/switchrdata_reg[21]) is unused and will be removed from module CPU_UART.
WARNING: [Synth 8-3332] Sequential element (switch24/switchrdata_reg[20]) is unused and will be removed from module CPU_UART.
WARNING: [Synth 8-3332] Sequential element (switch24/switchrdata_reg[19]) is unused and will be removed from module CPU_UART.
WARNING: [Synth 8-3332] Sequential element (switch24/switchrdata_reg[18]) is unused and will be removed from module CPU_UART.
WARNING: [Synth 8-3332] Sequential element (switch24/switchrdata_reg[17]) is unused and will be removed from module CPU_UART.
WARNING: [Synth 8-3332] Sequential element (switch24/switchrdata_reg[16]) is unused and will be removed from module CPU_UART.
WARNING: [Synth 8-3332] Sequential element (ifetch/PC_reg[0]) is unused and will be removed from module CPU_UART.
WARNING: [Synth 8-3332] Sequential element (ifetch/link_addr_reg[30]) is unused and will be removed from module CPU_UART.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 755.625 ; gain = 514.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuclk/clk_out1' to pin 'cpuclk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpuclk/clk_out2' to pin 'cpuclk/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 788.008 ; gain = 546.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 792.945 ; gain = 551.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 864.234 ; gain = 623.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:14 . Memory (MB): peak = 864.234 ; gain = 623.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 864.234 ; gain = 623.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 864.234 ; gain = 623.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 864.234 ; gain = 623.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 864.234 ; gain = 623.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 864.234 ; gain = 623.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |uart_bmpg_0   |         1|
|2     |cpuclk        |         1|
|3     |RAM           |         1|
|4     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |RAM         |     1|
|2     |cpuclk      |     1|
|3     |prgrom      |     1|
|4     |uart_bmpg_0 |     1|
|5     |BUFG        |     2|
|6     |CARRY4      |    40|
|7     |LUT1        |     5|
|8     |LUT2        |   159|
|9     |LUT3        |   252|
|10    |LUT4        |   192|
|11    |LUT5        |   306|
|12    |LUT6        |  1142|
|13    |MUXF7       |   270|
|14    |MUXF8       |    62|
|15    |FDCE        |  1164|
|16    |FDRE        |    31|
|17    |IBUF        |    23|
|18    |OBUF        |    41|
+------+------------+------+

Report Instance Areas: 
+------+---------------+----------------+------+
|      |Instance       |Module          |Cells |
+------+---------------+----------------+------+
|1     |top            |                |  3806|
|2     |  decoder      |Decoder         |  2219|
|3     |  ifetch       |IFetch_UART     |   121|
|4     |  led24        |LED             |    25|
|5     |  memory       |Dmem_UART       |    34|
|6     |  programrom_o |ProgramROM_UART |  1114|
|7     |  switch24     |Switch          |    16|
|8     |  tube         |Tubs            |   156|
+------+---------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 864.234 ; gain = 623.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:57 ; elapsed = 00:02:07 . Memory (MB): peak = 864.234 ; gain = 264.355
Synthesis Optimization Complete : Time (s): cpu = 00:02:12 ; elapsed = 00:02:15 . Memory (MB): peak = 864.234 ; gain = 623.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 395 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:19 . Memory (MB): peak = 864.234 ; gain = 633.879
INFO: [Common 17-1381] The checkpoint 'E:/vivado/vivadoProjects/CS202_CPU_final/CS202_CPU_final.runs/synth_1/CPU_UART.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_UART_utilization_synth.rpt -pb CPU_UART_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 864.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 24 16:09:38 2021...
