
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002172                       # Number of seconds simulated (Second)
simTicks                                   2172394000                       # Number of ticks simulated (Tick)
finalTick                                  3161079000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     21.81                       # Real time elapsed on the host (Second)
hostTickRate                                 99624855                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680116                       # Number of bytes of host memory used (Byte)
simInsts                                      8258212                       # Number of instructions simulated (Count)
simOps                                        9024597                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   378706                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     413848                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          4344788                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         7174162                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        4                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        7307295                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1213                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                75942                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            131806                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   3                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             4339834                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.683773                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.375710                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2497757     57.55%     57.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    311382      7.17%     64.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    246391      5.68%     70.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    200212      4.61%     75.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    289512      6.67%     81.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    323088      7.44%     89.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    229016      5.28%     94.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    184897      4.26%     98.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     57579      1.33%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               4339834                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     169      0.05%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  25740      8.33%      8.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      8.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 271607     87.92%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     96.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  11380      3.68%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    42      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       237436      3.25%      3.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2278318     31.18%     34.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1866      0.03%     34.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     34.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     34.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     34.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     34.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     34.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     34.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     34.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     34.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     34.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       980869     13.42%     47.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      2917906     39.93%     87.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       107877      1.48%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       681097      9.32%     98.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       101926      1.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        7307295                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.681853                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              308938                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.042278                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  9090140                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 2376209                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2345577                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 10174435                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 4873908                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         4787472                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2377278                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     5001519                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           7303294                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        680883                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      4001                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  73                       # Number of nop insts executed (Count)
system.cpu.numRefs                             782731                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         631734                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       101848                       # Number of stores executed (Count)
system.cpu.numRate                           1.680932                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              43                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            4954                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     6600815                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       7098088                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.658220                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.658220                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.519249                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.519249                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    3523705                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1135790                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   12549524                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     2198082                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    2201091                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   9492413                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         514880                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        102110                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        24365                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        23420                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  638036                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            588407                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              2000                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               101597                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 1932                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  101436                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998415                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              97                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               97                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           69999                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1996                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      4330048                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.639274                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.024188                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3050784     70.46%     70.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          228942      5.29%     75.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          178783      4.13%     79.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           49039      1.13%     81.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           29736      0.69%     81.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            6229      0.14%     81.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           24924      0.58%     82.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           28009      0.65%     83.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          733602     16.94%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      4330048                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              6600864                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                7098137                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      610981                       # Number of memory references committed (Count)
system.cpu.commit.loads                        509477                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     626563                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          4773666                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     2403243                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       236956      3.34%      3.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2255543     31.78%     35.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1857      0.03%     35.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     35.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     35.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     35.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     35.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     35.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     35.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     35.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     35.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     35.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       978848     13.79%     48.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      2906304     40.94%     89.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     89.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     89.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       107648      1.52%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     91.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       509477      7.18%     98.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       101504      1.43%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      7098137                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        733602                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         534920                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            534920                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        534920                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           534920                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        78071                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           78071                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        78071                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          78071                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   6438843757                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   6438843757                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   6438843757                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   6438843757                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       612991                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        612991                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       612991                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       612991                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.127361                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.127361                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.127361                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.127361                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 82474.206261                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 82474.206261                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 82474.206261                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 82474.206261                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1685949                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        31856                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      52.924065                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            0                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        53697                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             53697                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          280                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           280                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          280                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          280                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        77791                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        77791                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        77791                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        77791                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   6344623257                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   6344623257                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   6344623257                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   6344623257                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.126904                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.126904                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.126904                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.126904                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 81559.862413                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 81559.862413                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 81559.862413                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 81559.862413                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  77789                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       487239                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          487239                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        24248                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         24248                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1390389000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1390389000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       511487                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       511487                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.047407                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.047407                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 57340.357968                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 57340.357968                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          280                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          280                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        23968                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        23968                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1349991500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1349991500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.046859                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.046859                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 56324.745494                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 56324.745494                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        47681                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          47681                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        53823                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        53823                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   5048454757                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   5048454757                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       101504                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       101504                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.530255                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.530255                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 93797.349776                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 93797.349776                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        53823                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        53823                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   4994631757                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   4994631757                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.530255                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.530255                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 92797.349776                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 92797.349776                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               580909                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              77789                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.467753                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          391                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          504                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          127                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            2529753                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           2529753                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   231052                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3097431                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    713944                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                295274                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   2133                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               101181                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     4                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                7200894                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    16                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             533331                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        6717685                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      638036                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             101440                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3804366                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    4274                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    531224                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1003                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            4339834                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.664793                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.036064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  3148062     72.54%     72.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    51329      1.18%     73.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   202771      4.67%     78.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    73599      1.70%     80.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    28379      0.65%     80.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    54532      1.26%     82.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     8948      0.21%     82.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    70318      1.62%     83.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   701896     16.17%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              4339834                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.146851                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.546148                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         531169                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            531169                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        531169                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           531169                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           55                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              55                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           55                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             55                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      4198500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      4198500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      4198500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      4198500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       531224                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        531224                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       531224                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       531224                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000104                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000104                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000104                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000104                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 76336.363636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 76336.363636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 76336.363636                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 76336.363636                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                44                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            12                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           12                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           43                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           43                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           43                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           43                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      3345000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      3345000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      3345000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      3345000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 77790.697674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 77790.697674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 77790.697674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 77790.697674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     44                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       531169                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          531169                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           55                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            55                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      4198500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      4198500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       531224                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       531224                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000104                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000104                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 76336.363636                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 76336.363636                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           43                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           43                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      3345000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      3345000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 77790.697674                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 77790.697674                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 7775                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 44                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             176.704545                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2124940                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2124940                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      2133                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1648566                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    38693                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                7174239                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  271                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   514880                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  102110                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     4                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     25998                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     2190                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             72                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1951                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 2023                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  7133631                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 7133049                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   5106683                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   9349119                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.641748                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.546221                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         971                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5379                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   9                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    586                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                23341                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  30524                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             509477                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             24.026239                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            69.822500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 411336     80.74%     80.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 7796      1.53%     82.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                15372      3.02%     85.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2114      0.41%     85.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 5371      1.05%     86.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                12352      2.42%     89.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 7673      1.51%     90.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                11741      2.30%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1222      0.24%     93.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1078      0.21%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                880      0.17%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                635      0.12%     93.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1701      0.33%     94.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1354      0.27%     94.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               8713      1.71%     96.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1696      0.33%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                725      0.14%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                950      0.19%     96.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                910      0.18%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                899      0.18%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1499      0.29%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                771      0.15%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1092      0.21%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1021      0.20%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                894      0.18%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1195      0.23%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1116      0.22%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                621      0.12%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                528      0.10%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                834      0.16%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             5388      1.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               509477                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   2133                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   375228                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2473575                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    859264                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                629634                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                7190598                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1295                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 494071                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    851                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  34663                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             8849227                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    22664856                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  3368530                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  7758392                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               8734474                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   114667                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1433874                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         10762892                       # The number of ROB reads (Count)
system.cpu.rob.writes                        14346194                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  6600815                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    7098088                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  10259                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     10260                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     1                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 10259                       # number of overall hits (Count)
system.l2.overallHits::total                    10260                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   42                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                67532                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   67574                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  42                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               67532                       # number of overall misses (Count)
system.l2.overallMisses::total                  67574                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         3266500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      6100080500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         6103347000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        3266500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     6100080500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        6103347000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 43                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              77791                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 77834                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                43                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             77791                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                77834                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.976744                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.868121                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.868181                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.976744                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.868121                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.868181                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 77773.809524                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 90328.740449                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    90320.937047                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 77773.809524                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 90328.740449                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   90320.937047                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                51408                       # number of writebacks (Count)
system.l2.writebacks::total                     51408                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               42                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            67532                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               67574                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              42                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           67532                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              67574                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      2836500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   5424780500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     5427617000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2836500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   5424780500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    5427617000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.976744                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.868121                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.868181                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.976744                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.868121                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.868181                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 67535.714286                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 80329.036605                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 80321.085033                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 67535.714286                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 80329.036605                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 80321.085033                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          67638                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           44                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             44                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst               1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst            42                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               42                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      3266500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      3266500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           43                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             43                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.976744                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.976744                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 77773.809524                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 77773.809524                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           42                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           42                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2836500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2836500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.976744                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.976744                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67535.714286                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67535.714286                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data            53823                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               53823                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   4896294500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     4896294500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          53823                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             53823                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 90970.300801                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 90970.300801                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        53823                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           53823                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   4358064500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   4358064500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 80970.300801                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 80970.300801                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          10259                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             10259                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        13709                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           13709                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1203786000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1203786000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        23968                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         23968                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.571971                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.571971                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 87809.905901                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 87809.905901                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        13709                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        13709                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1066716000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1066716000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.571971                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.571971                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 77811.364797                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 77811.364797                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           44                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               44                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           44                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        53697                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            53697                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        53697                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        53697                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       158007                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      67638                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.336068                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      34.371102                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       134.516616                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3927.112282                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.008391                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.032841                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.958768                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  365                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1686                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2045                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1312966                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1312966                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     51408.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        43.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     67533.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000090182500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         3192                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         3192                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              169531                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              48348                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       67576                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      51408                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     67576                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    51408                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 67576                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                51408                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   29648                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   27620                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    6924                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    3384                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   3399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   3574                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   3560                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   3677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   3877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   3556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   4023                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   3703                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   3641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   3916                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   3319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   3324                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   3218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         3192                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      21.197682                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     19.244099                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     15.257553                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15            687     21.52%     21.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          2140     67.04%     88.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47           257      8.05%     96.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63            68      2.13%     98.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79            19      0.60%     99.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             5      0.16%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            3      0.09%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            2      0.06%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            1      0.03%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            4      0.13%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            1      0.03%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            1      0.03%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      0.03%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            1      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          3192                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         3192                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.104950                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.097013                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.538648                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             3029     94.89%     94.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               83      2.60%     97.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               26      0.81%     98.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               27      0.85%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               16      0.50%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               11      0.34%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          3192                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 4324864                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3290112                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1990828551.35854745                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1514509798.86705637                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2172404000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      18257.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         2752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      4322112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3290048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1266805.192796518560                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1989561746.165750980377                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1514480338.281177520752                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           43                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        67533                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        51408                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1072500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2646553750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  56028304250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     24941.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39189.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1089875.20                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         2752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      4322048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        4324800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3290112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3290112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           43                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        67532                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           67575                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        51408                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          51408                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1266805                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1989532286                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1990799091                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1266805                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1266805                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1514509799                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1514509799                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1514509799                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1266805                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1989532286                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3505308890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                67576                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               51407                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         4234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         4131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         4168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         4128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         4224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         4157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         4680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         4770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         4128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         4222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         4128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         4215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         4128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         4203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         4180                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         3410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2945                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         3448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1380576250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             337880000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2647626250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                20429.98                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39179.98                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               61085                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              46192                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.39                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.86                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        11714                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   650.194980                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   510.168804                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   349.586818                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          631      5.39%      5.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1455     12.42%     17.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1193     10.18%     27.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1032      8.81%     36.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          843      7.20%     44.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          825      7.04%     51.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          977      8.34%     59.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          864      7.38%     66.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3894     33.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        11714                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               4324864                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            3290048                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1990.828551                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1514.480338                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   27.39                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               15.55                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              11.83                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.16                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        41197800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        21878175                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      240375240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     134503740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 171484560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    808554690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    156131520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1574125725                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   724.604158                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    393781750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     72540000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1713416000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        42611520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        22640970                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      242745720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     133840800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 171484560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    822188520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    144440640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1579952730                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   727.286454                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    365805750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     72540000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1740846750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13751                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         51408                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             15975                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              53823                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             53823                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13753                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       202533                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  202533                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      7614848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  7614848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              67576                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    67576    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                67576                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           352443000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          353749250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         134959                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        67383                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              24010                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       105105                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           44                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            40322                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             53823                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            53823                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             43                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         23968                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          131                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       233369                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 233500                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8415104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 8420736                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           67638                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3290112                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            145472                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002062                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.045365                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  145172     99.79%     99.79% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     300      0.21%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              145472                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3161079000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          131574500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             66000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         116683500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        155667                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        77833                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             299                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          299                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000030                       # Number of seconds simulated (Second)
simTicks                                     29620000                       # Number of ticks simulated (Tick)
finalTick                                  3190699000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.11                       # Real time elapsed on the host (Second)
hostTickRate                                270481956                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                      8268399                       # Number of instructions simulated (Count)
simOps                                        9036735                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 75422226                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   82418401                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            59240                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           21186                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      236                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18547                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     52                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9457                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5424                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  86                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               35640                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.520398                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.399105                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     29178     81.87%     81.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2250      6.31%     88.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1353      3.80%     91.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       804      2.26%     94.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       678      1.90%     96.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       483      1.36%     97.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       439      1.23%     98.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       222      0.62%     99.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       233      0.65%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 35640                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     103     18.43%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    267     47.76%     66.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   189     33.81%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          458      2.47%      2.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11604     62.57%     65.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           36      0.19%     65.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            17      0.09%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4302     23.20%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2117     11.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18547                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.313082                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 559                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030140                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    72751                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   30576                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16904                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      594                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     316                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18323                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         325                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             18199                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4184                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       348                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  69                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6268                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3138                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2084                       # Number of stores executed (Count)
system.cpu.numRate                           0.307208                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             189                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           23600                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10187                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12138                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.815255                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.815255                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.171962                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.171962                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18855                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11950                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2871                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2955                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2264                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      148                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4686                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2318                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          552                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          148                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5387                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3838                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               392                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1939                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  247                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1622                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.836514                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     405                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             590                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              568                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9528                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             150                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               678                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        33743                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.360104                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.335461                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           30066     89.10%     89.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1373      4.07%     93.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             614      1.82%     94.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             315      0.93%     95.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             366      1.08%     97.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             194      0.57%     97.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             129      0.38%     97.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              91      0.27%     98.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             595      1.76%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        33743                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10200                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12151                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4240                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2675                       # Number of loads committed (Count)
system.cpu.commit.amos                             74                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          74                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2216                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11329                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   198                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           74      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7785     64.07%     64.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2675     22.01%     87.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1565     12.88%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12151                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           595                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4619                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4619                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4619                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4619                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          717                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             717                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          717                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            717                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     67762988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     67762988                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     67762988                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     67762988                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5336                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5336                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5336                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5336                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.134370                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.134370                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.134370                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.134370                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 94509.048815                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 94509.048815                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 94509.048815                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 94509.048815                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3567                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           31                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           59                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      60.457627                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          inf                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          167                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               167                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          382                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           382                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          382                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          382                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          335                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          335                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          335                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          335                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     34597997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     34597997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     34597997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     34597997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.062781                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.062781                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.062781                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.062781                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 103277.602985                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 103277.602985                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 103277.602985                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 103277.602985                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    340                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3214                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3214                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          631                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           631                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     60136500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     60136500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3845                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3845                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.164109                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.164109                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 95303.486529                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 95303.486529                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          317                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          317                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          314                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          314                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     32663000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     32663000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.081664                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.081664                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 104022.292994                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 104022.292994                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       230500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       230500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       115250                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       115250                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       228500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       228500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       114250                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       114250                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1405                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1405                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           86                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           86                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      7626488                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      7626488                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.057679                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.057679                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 88680.093023                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 88680.093023                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           65                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           65                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           21                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1934997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1934997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014085                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014085                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 92142.714286                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 92142.714286                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               113762                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1364                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              83.403226                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          830                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          104                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21980                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21980                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8781                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 21789                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3975                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   390                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    705                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1516                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    92                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23825                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   341                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8429                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          23305                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5387                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2049                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         23517                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1590                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  386                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2500                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      3070                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   216                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              35640                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.750954                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.096038                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    30700     86.14%     86.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      437      1.23%     87.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      486      1.36%     88.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      470      1.32%     90.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      477      1.34%     91.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      530      1.49%     92.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      308      0.86%     93.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      317      0.89%     94.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1915      5.37%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                35640                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.090935                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.393400                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2764                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2764                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2764                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2764                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          306                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             306                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          306                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            306                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     26380499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     26380499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     26380499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     26380499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3070                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3070                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3070                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3070                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.099674                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.099674                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.099674                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.099674                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 86210.781046                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 86210.781046                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 86210.781046                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 86210.781046                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          230                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      57.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          241                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               241                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           64                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            64                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           64                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           64                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          242                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          242                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          242                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          242                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     21446499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     21446499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     21446499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     21446499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.078827                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.078827                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.078827                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.078827                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 88621.896694                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 88621.896694                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 88621.896694                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 88621.896694                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    241                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2764                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2764                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          306                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           306                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     26380499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     26380499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3070                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3070                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.099674                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.099674                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 86210.781046                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 86210.781046                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           64                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           64                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          242                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          242                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     21446499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     21446499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.078827                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.078827                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 88621.896694                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 88621.896694                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               610376                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                497                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1228.120724                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          112                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           69                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12521                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12521                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       705                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6629                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      909                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21491                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   98                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4686                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2318                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   236                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        55                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      808                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             87                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          683                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  770                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17706                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17168                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8949                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14948                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.289804                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.598675                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         156                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2039                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    785                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   54                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     48                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2675                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             31.997383                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            73.463577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2253     84.22%     84.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   19      0.71%     84.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    6      0.22%     85.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    4      0.15%     85.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.04%     85.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    5      0.19%     85.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.07%     85.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.04%     85.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.07%     85.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 13      0.49%     86.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 70      2.62%     88.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 26      0.97%     89.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 10      0.37%     90.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 56      2.09%     92.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 10      0.37%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  5      0.19%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                101      3.78%     96.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 24      0.90%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 11      0.41%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  2      0.07%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  5      0.19%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  6      0.22%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.07%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.11%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  4      0.15%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               34      1.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              728                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2675                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    705                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     9054                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8415                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10470                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      4013                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  2983                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22762                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    614                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1260                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1162                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20804                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30564                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23793                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      234                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11316                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9603                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1767                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            54619                       # The number of ROB reads (Count)
system.cpu.rob.writes                           45090                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10187                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12138                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     28                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        31                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    28                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     3                       # number of overall hits (Count)
system.l2.overallHits::total                       31                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  214                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  334                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     548                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 214                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 334                       # number of overall misses (Count)
system.l2.overallMisses::total                    548                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        20764000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        34264000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           55028000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       20764000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       34264000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          55028000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                242                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                337                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   579                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               242                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               337                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  579                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.884298                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.991098                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.946459                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.884298                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.991098                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.946459                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 97028.037383                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 102586.826347                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    100416.058394                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 97028.037383                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 102586.826347                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   100416.058394                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  684                       # number of writebacks (Count)
system.l2.writebacks::total                       684                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              214                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              334                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 548                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             214                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             334                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                548                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     18634000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     30894000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       49528000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     18634000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     30894000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      49528000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.884298                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.991098                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.946459                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.884298                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.991098                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.946459                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 87074.766355                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 92497.005988                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 90379.562044                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 87074.766355                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 92497.005988                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 90379.562044                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            737                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              28                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 28                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           214                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              214                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     20764000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     20764000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          242                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            242                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.884298                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.884298                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 97028.037383                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 97028.037383                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          214                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          214                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     18634000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     18634000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.884298                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.884298                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 87074.766355                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 87074.766355                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  2                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     2                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               21                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  21                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2105500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2105500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.913043                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.913043                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 100261.904762                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 100261.904762                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           21                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              21                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1895500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1895500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.913043                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.913043                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 90261.904762                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 90261.904762                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          313                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             313                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     32158500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     32158500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           314                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996815                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996815                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 102742.811502                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 102742.811502                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          313                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          313                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     28998500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     28998500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996815                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996815                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 92646.964856                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 92646.964856                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          241                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              241                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          241                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          241                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          167                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              167                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          167                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          167                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        10202                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4833                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.110904                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      99.002501                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       102.414082                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3894.583417                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.024171                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.025003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.950826                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  210                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2197                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1689                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      10017                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     10017                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       683.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       213.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       334.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000008506500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           42                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           42                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1532                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                648                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         547                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        683                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       547                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      683                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   547                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  683                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     278                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     159                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           42                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      13.166667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     12.871806                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      2.853467                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                 1      2.38%      2.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9                 5     11.90%     14.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10                1      2.38%     16.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11                3      7.14%     23.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                7     16.67%     40.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                4      9.52%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14               11     26.19%     76.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                5     11.90%     88.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                1      2.38%     90.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                2      4.76%     95.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                1      2.38%     97.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22                1      2.38%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            42                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           42                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.404762                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.376836                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.013555                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               35     83.33%     83.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      4.76%     88.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                1      2.38%     90.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3      7.14%     97.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      2.38%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            42                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   35008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                43712                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1181904118.83862257                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1475759621.87711000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      29613000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      24075.61                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        44096                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 460229574.611748814583                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 721674544.226873755455                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1488723835.246454954147                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          213                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          334                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          683                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      9803250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     16772250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    734761500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     46024.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     50216.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1075785.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          35072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        43712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        43712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          213                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          335                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             548                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          683                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            683                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      460229575                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      723835246                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1184064821                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    460229575                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     460229575                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1475759622                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1475759622                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1475759622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     460229575                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     723835246                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2659824443                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  547                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 689                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           56                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           55                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           98                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           88                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           55                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                16319250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2735000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           26575500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                29834.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           48584.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 309                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                478                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            56.49                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           69.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          444                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   177.297297                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   134.051698                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   150.648776                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          176     39.64%     39.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          151     34.01%     73.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           67     15.09%     88.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           26      5.86%     94.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           14      3.15%     97.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            6      1.35%     99.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            2      0.45%     99.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.23%     99.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            1      0.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          444                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 35008                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              44096                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1181.904119                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1488.723835                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   20.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              11.63                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               63.67                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1328040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          702075                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1763580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1294560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     13328310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       150240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      21025365                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   709.836766                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       267250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     28312750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1877820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          982905                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        2142000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       2302020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     13456560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        42240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      23262105                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   785.351283                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     28580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 528                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           683                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                54                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 21                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                21                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            526                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1833                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1833                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        78848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    78848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                547                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      547    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  547                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             4142500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2941750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1284                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          737                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                558                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          851                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          241                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              226                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            242                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           314                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          724                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1017                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1741                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30848                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        32448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   63296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             737                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     43776                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1316                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1316    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1316                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     29620000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             988000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            361500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            510000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1160                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          581                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
