Simulator report for divvv
Tue Apr 13 22:04:51 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.2 us       ;
; Simulation Netlist Size     ; 396 nodes    ;
; Simulation Coverage         ;      49.42 % ;
; Total Number of Transitions ; 1925         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C5E144C8  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      49.42 % ;
; Total nodes checked                                 ; 396          ;
; Total output ports checked                          ; 429          ;
; Total output ports with complete 1/0-value coverage ; 212          ;
; Total output ports with no 1/0-value coverage       ; 201          ;
; Total output ports with no 1-value coverage         ; 207          ;
; Total output ports with no 0-value coverage         ; 211          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                        ; Output Port Name                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+
; |divvv|UA:inst33|y[9]                                                                            ; |divvv|UA:inst33|y[9]                                                                              ; q                ;
; |divvv|UA:inst33|y[8]                                                                            ; |divvv|UA:inst33|y[8]                                                                              ; q                ;
; |divvv|UA:inst33|y[6]                                                                            ; |divvv|UA:inst33|y[6]                                                                              ; q                ;
; |divvv|UA:inst33|y[5]                                                                            ; |divvv|UA:inst33|y[5]                                                                              ; q                ;
; |divvv|UA:inst33|y[4]                                                                            ; |divvv|UA:inst33|y[4]                                                                              ; q                ;
; |divvv|UA:inst33|y[3]                                                                            ; |divvv|UA:inst33|y[3]                                                                              ; q                ;
; |divvv|UA:inst33|y[2]                                                                            ; |divvv|UA:inst33|y[2]                                                                              ; q                ;
; |divvv|UA:inst33|y[0]                                                                            ; |divvv|UA:inst33|y[0]                                                                              ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[19]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[19]                                                  ; q                ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[0]~1   ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[0]~1     ; cout             ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[1]~2   ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[1]~2     ; combout          ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[2]~4   ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[2]~4     ; combout          ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[3]~6   ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[3]~6     ; combout          ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[4]~8   ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[4]~8     ; combout          ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[5]~10  ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[5]~10    ; combout          ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[18]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[18]                                                  ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                       ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[17]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[17]                                                  ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                       ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[16]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[16]                                                  ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                       ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[15]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[15]                                                  ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                       ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[14]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[14]                                                  ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                       ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[12]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[12]                                                  ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[11]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[11]                                                  ; q                ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[0]~1    ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[0]~1      ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[1]~2    ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[1]~2      ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[1]~2    ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[1]~3      ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[2]~4    ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[2]~4      ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[2]~4    ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[2]~5      ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[3]~6    ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[3]~6      ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[3]~6    ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[3]~7      ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[4]~8    ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[4]~8      ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[4]~8    ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[4]~9      ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[5]~10   ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[5]~10     ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[5]~10   ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[5]~11     ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[6]~12   ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[6]~12     ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[6]~12   ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[6]~13     ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[7]~14   ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[7]~14     ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[7]~14   ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[7]~15     ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[8]~16   ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[8]~16     ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[8]~16   ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[8]~17     ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[9]~18   ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[9]~18     ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[9]~18   ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[9]~19     ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[10]~20  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[10]~20    ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[10]~20  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[10]~21    ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[11]~22  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[11]~22    ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[11]~22  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[11]~23    ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[12]~24  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[12]~24    ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[12]~24  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[12]~25    ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[13]~26  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[13]~26    ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[13]~26  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[13]~27    ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[14]~28  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[14]~28    ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[14]~28  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[14]~29    ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[15]~30  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[15]~30    ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[15]~30  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[15]~31    ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[16]~32  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[16]~32    ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[16]~32  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[16]~33    ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[17]~34  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[17]~34    ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[17]~34  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[17]~35    ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[18]~36  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[18]~36    ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[18]~36  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[18]~37    ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[19]~38  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[19]~38    ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[19]~38  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[19]~39    ; cout             ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[20]~40  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[20]~40    ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[20]~40  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[20]~41    ; cout             ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_reg_bit[2]    ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_reg_bit[2]      ; q                ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_reg_bit[1]    ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_reg_bit[1]      ; q                ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_reg_bit[0]    ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_reg_bit[0]      ; q                ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita0    ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita0      ; combout          ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita0    ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita1    ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita1      ; combout          ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita1    ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita2    ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita2      ; combout          ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita2    ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita3    ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita3      ; combout          ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita3    ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita4    ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_comb_bita4      ; combout          ;
; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[21]~42  ; |divvv|SM1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_q3i:auto_generated|result_int[21]~42    ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                       ; q                ;
; |divvv|UA:inst33|pc[0]                                                                           ; |divvv|UA:inst33|pc[0]                                                                             ; q                ;
; |divvv|UA:inst33|pc[2]                                                                           ; |divvv|UA:inst33|pc[2]                                                                             ; q                ;
; |divvv|UA:inst33|Equal7~4                                                                        ; |divvv|UA:inst33|Equal7~4                                                                          ; combout          ;
; |divvv|UA:inst33|pc[1]                                                                           ; |divvv|UA:inst33|pc[1]                                                                             ; q                ;
; |divvv|UA:inst33|Selector0~1                                                                     ; |divvv|UA:inst33|Selector0~1                                                                       ; combout          ;
; |divvv|UA:inst33|Equal4~0                                                                        ; |divvv|UA:inst33|Equal4~0                                                                          ; combout          ;
; |divvv|UA:inst33|Selector0~3                                                                     ; |divvv|UA:inst33|Selector0~3                                                                       ; combout          ;
; |divvv|UA:inst33|Selector0~4                                                                     ; |divvv|UA:inst33|Selector0~4                                                                       ; combout          ;
; |divvv|UA:inst33|Equal4~1                                                                        ; |divvv|UA:inst33|Equal4~1                                                                          ; combout          ;
; |divvv|UA:inst33|Selector1~2                                                                     ; |divvv|UA:inst33|Selector1~2                                                                       ; combout          ;
; |divvv|UA:inst33|Equal12~4                                                                       ; |divvv|UA:inst33|Equal12~4                                                                         ; combout          ;
; |divvv|UA:inst33|Selector1~3                                                                     ; |divvv|UA:inst33|Selector1~3                                                                       ; combout          ;
; |divvv|UA:inst33|Selector2~0                                                                     ; |divvv|UA:inst33|Selector2~0                                                                       ; combout          ;
; |divvv|UA:inst33|y[11]~2                                                                         ; |divvv|UA:inst33|y[11]~2                                                                           ; combout          ;
; |divvv|UA:inst33|y[11]~3                                                                         ; |divvv|UA:inst33|y[11]~3                                                                           ; combout          ;
; |divvv|UA:inst33|y[11]~4                                                                         ; |divvv|UA:inst33|y[11]~4                                                                           ; combout          ;
; |divvv|UA:inst33|y[11]~5                                                                         ; |divvv|UA:inst33|y[11]~5                                                                           ; combout          ;
; |divvv|UA:inst33|y[11]~6                                                                         ; |divvv|UA:inst33|y[11]~6                                                                           ; combout          ;
; |divvv|UA:inst33|Equal9~0                                                                        ; |divvv|UA:inst33|Equal9~0                                                                          ; combout          ;
; |divvv|UA:inst33|Selector3~2                                                                     ; |divvv|UA:inst33|Selector3~2                                                                       ; combout          ;
; |divvv|UA:inst33|Selector3~6                                                                     ; |divvv|UA:inst33|Selector3~6                                                                       ; combout          ;
; |divvv|UA:inst33|Selector4~0                                                                     ; |divvv|UA:inst33|Selector4~0                                                                       ; combout          ;
; |divvv|UA:inst33|Equal14~1                                                                       ; |divvv|UA:inst33|Equal14~1                                                                         ; combout          ;
; |divvv|UA:inst33|Selector7~0                                                                     ; |divvv|UA:inst33|Selector7~0                                                                       ; combout          ;
; |divvv|UA:inst33|Selector8~0                                                                     ; |divvv|UA:inst33|Selector8~0                                                                       ; combout          ;
; |divvv|UA:inst33|Selector11~0                                                                    ; |divvv|UA:inst33|Selector11~0                                                                      ; combout          ;
; |divvv|UA:inst33|Selector12~0                                                                    ; |divvv|UA:inst33|Selector12~0                                                                      ; combout          ;
; |divvv|inst38                                                                                    ; |divvv|inst38                                                                                      ; combout          ;
; |divvv|xor8:inst40|lpm_xor:lpm_xor_component|xor_cascade[3][1]                                   ; |divvv|xor8:inst40|lpm_xor:lpm_xor_component|xor_cascade[3][1]                                     ; combout          ;
; |divvv|rg4:inst21|lpm_ff:lpm_ff_component|dffs[2]                                                ; |divvv|rg4:inst21|lpm_ff:lpm_ff_component|dffs[2]                                                  ; q                ;
; |divvv|xor8:inst40|lpm_xor:lpm_xor_component|xor_cascade[2][1]                                   ; |divvv|xor8:inst40|lpm_xor:lpm_xor_component|xor_cascade[2][1]                                     ; combout          ;
; |divvv|xor8:inst40|lpm_xor:lpm_xor_component|xor_cascade[1][1]                                   ; |divvv|xor8:inst40|lpm_xor:lpm_xor_component|xor_cascade[1][1]                                     ; combout          ;
; |divvv|xor8:inst40|lpm_xor:lpm_xor_component|xor_cascade[0][1]                                   ; |divvv|xor8:inst40|lpm_xor:lpm_xor_component|xor_cascade[0][1]                                     ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[4]~0 ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[4]~0   ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[4]~1 ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[4]~1   ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[19][1]                                  ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[19][1]                                    ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[18][1]                                  ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[18][1]                                    ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[17][1]                                  ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[17][1]                                    ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[16][1]                                  ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[16][1]                                    ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[15][1]                                  ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[15][1]                                    ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[14][1]                                  ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[14][1]                                    ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[13][1]                                  ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[13][1]                                    ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[12][1]                                  ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[12][1]                                    ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[11][1]                                  ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[11][1]                                    ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[10][1]                                  ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[10][1]                                    ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[9][1]                                   ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[9][1]                                     ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[8][1]                                   ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[8][1]                                     ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[7][1]                                   ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[7][1]                                     ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[6][1]                                   ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[6][1]                                     ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[5][1]                                   ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[5][1]                                     ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[4][1]                                   ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[4][1]                                     ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[3][1]                                   ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[3][1]                                     ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[2][1]                                   ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[2][1]                                     ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[1][1]                                   ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[1][1]                                     ; combout          ;
; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[0][1]                                   ; |divvv|XOR11:inst1|lpm_xor:lpm_xor_component|xor_cascade[0][1]                                     ; combout          ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|_~0                   ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|_~0                     ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[3]~2 ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[3]~2   ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[2]~3 ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[2]~3   ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[1]~4 ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[1]~4   ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[0]~5 ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[0]~5   ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]~0                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]~0                                     ; combout          ;
; |divvv|inst43                                                                                    ; |divvv|inst43                                                                                      ; combout          ;
; |divvv|UA:inst33|Selector18~3                                                                    ; |divvv|UA:inst33|Selector18~3                                                                      ; combout          ;
; |divvv|UA:inst33|Selector18~4                                                                    ; |divvv|UA:inst33|Selector18~4                                                                      ; combout          ;
; |divvv|UA:inst33|Selector18~5                                                                    ; |divvv|UA:inst33|Selector18~5                                                                      ; combout          ;
; |divvv|UA:inst33|Selector18~6                                                                    ; |divvv|UA:inst33|Selector18~6                                                                      ; combout          ;
; |divvv|UA:inst33|Selector18~7                                                                    ; |divvv|UA:inst33|Selector18~7                                                                      ; combout          ;
; |divvv|UA:inst33|Selector18~8                                                                    ; |divvv|UA:inst33|Selector18~8                                                                      ; combout          ;
; |divvv|UA:inst33|Equal16~0                                                                       ; |divvv|UA:inst33|Equal16~0                                                                         ; combout          ;
; |divvv|UA:inst33|Selector16~1                                                                    ; |divvv|UA:inst33|Selector16~1                                                                      ; combout          ;
; |divvv|UA:inst33|Selector16~2                                                                    ; |divvv|UA:inst33|Selector16~2                                                                      ; combout          ;
; |divvv|UA:inst33|Selector16~3                                                                    ; |divvv|UA:inst33|Selector16~3                                                                      ; combout          ;
; |divvv|UA:inst33|Selector16~4                                                                    ; |divvv|UA:inst33|Selector16~4                                                                      ; combout          ;
; |divvv|UA:inst33|Selector14~1                                                                    ; |divvv|UA:inst33|Selector14~1                                                                      ; combout          ;
; |divvv|UA:inst33|Selector14~2                                                                    ; |divvv|UA:inst33|Selector14~2                                                                      ; combout          ;
; |divvv|UA:inst33|Selector14~3                                                                    ; |divvv|UA:inst33|Selector14~3                                                                      ; combout          ;
; |divvv|UA:inst33|Selector16~5                                                                    ; |divvv|UA:inst33|Selector16~5                                                                      ; combout          ;
; |divvv|UA:inst33|Selector17~8                                                                    ; |divvv|UA:inst33|Selector17~8                                                                      ; combout          ;
; |divvv|UA:inst33|Selector15~0                                                                    ; |divvv|UA:inst33|Selector15~0                                                                      ; combout          ;
; |divvv|UA:inst33|Selector15~2                                                                    ; |divvv|UA:inst33|Selector15~2                                                                      ; combout          ;
; |divvv|UA:inst33|Selector15~3                                                                    ; |divvv|UA:inst33|Selector15~3                                                                      ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~0                                          ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~0                                            ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~1                                          ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~1                                            ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~2                                          ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~2                                            ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~3                                          ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~3                                            ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~4                                          ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~4                                            ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~5                                          ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~5                                            ; combout          ;
; |divvv|UA:inst33|Selector1~6                                                                     ; |divvv|UA:inst33|Selector1~6                                                                       ; combout          ;
; |divvv|UA:inst33|y[11]~7                                                                         ; |divvv|UA:inst33|y[11]~7                                                                           ; combout          ;
; |divvv|UA:inst33|Equal7~6                                                                        ; |divvv|UA:inst33|Equal7~6                                                                          ; combout          ;
; |divvv|UA:inst33|Equal12~5                                                                       ; |divvv|UA:inst33|Equal12~5                                                                         ; combout          ;
; |divvv|xor3:inst45|lpm_xor:lpm_xor_component|xor_cascade[0][2]~2                                 ; |divvv|xor3:inst45|lpm_xor:lpm_xor_component|xor_cascade[0][2]~2                                   ; combout          ;
; |divvv|UA:inst33|Selector17~9                                                                    ; |divvv|UA:inst33|Selector17~9                                                                      ; combout          ;
; |divvv|UA:inst33|Selector17~10                                                                   ; |divvv|UA:inst33|Selector17~10                                                                     ; combout          ;
; |divvv|UA:inst33|Selector17~11                                                                   ; |divvv|UA:inst33|Selector17~11                                                                     ; combout          ;
; |divvv|y[9]~output                                                                               ; |divvv|y[9]~output                                                                                 ; o                ;
; |divvv|y[9]                                                                                      ; |divvv|y[9]                                                                                        ; padout           ;
; |divvv|y[8]~output                                                                               ; |divvv|y[8]~output                                                                                 ; o                ;
; |divvv|y[8]                                                                                      ; |divvv|y[8]                                                                                        ; padout           ;
; |divvv|y[6]~output                                                                               ; |divvv|y[6]~output                                                                                 ; o                ;
; |divvv|y[6]                                                                                      ; |divvv|y[6]                                                                                        ; padout           ;
; |divvv|y[5]~output                                                                               ; |divvv|y[5]~output                                                                                 ; o                ;
; |divvv|y[5]                                                                                      ; |divvv|y[5]                                                                                        ; padout           ;
; |divvv|y[4]~output                                                                               ; |divvv|y[4]~output                                                                                 ; o                ;
; |divvv|y[4]                                                                                      ; |divvv|y[4]                                                                                        ; padout           ;
; |divvv|y[3]~output                                                                               ; |divvv|y[3]~output                                                                                 ; o                ;
; |divvv|y[3]                                                                                      ; |divvv|y[3]                                                                                        ; padout           ;
; |divvv|y[2]~output                                                                               ; |divvv|y[2]~output                                                                                 ; o                ;
; |divvv|y[2]                                                                                      ; |divvv|y[2]                                                                                        ; padout           ;
; |divvv|y[0]~output                                                                               ; |divvv|y[0]~output                                                                                 ; o                ;
; |divvv|y[0]                                                                                      ; |divvv|y[0]                                                                                        ; padout           ;
; |divvv|p[7]~output                                                                               ; |divvv|p[7]~output                                                                                 ; o                ;
; |divvv|p[7]                                                                                      ; |divvv|p[7]                                                                                        ; padout           ;
; |divvv|p[0]~output                                                                               ; |divvv|p[0]~output                                                                                 ; o                ;
; |divvv|p[0]                                                                                      ; |divvv|p[0]                                                                                        ; padout           ;
; |divvv|clk~input                                                                                 ; |divvv|clk~input                                                                                   ; o                ;
; |divvv|clk                                                                                       ; |divvv|clk                                                                                         ; padout           ;
; |divvv|x[9]~input                                                                                ; |divvv|x[9]~input                                                                                  ; o                ;
; |divvv|x[9]                                                                                      ; |divvv|x[9]                                                                                        ; padout           ;
; |divvv|x[14]~input                                                                               ; |divvv|x[14]~input                                                                                 ; o                ;
; |divvv|x[14]                                                                                     ; |divvv|x[14]                                                                                       ; padout           ;
; |divvv|x[11]~input                                                                               ; |divvv|x[11]~input                                                                                 ; o                ;
; |divvv|x[11]                                                                                     ; |divvv|x[11]                                                                                       ; padout           ;
; |divvv|x[10]~input                                                                               ; |divvv|x[10]~input                                                                                 ; o                ;
; |divvv|x[10]                                                                                     ; |divvv|x[10]                                                                                       ; padout           ;
; |divvv|x[7]~input                                                                                ; |divvv|x[7]~input                                                                                  ; o                ;
; |divvv|x[7]                                                                                      ; |divvv|x[7]                                                                                        ; padout           ;
; |divvv|UA:inst33|y[6]~clkctrl                                                                    ; |divvv|UA:inst33|y[6]~clkctrl                                                                      ; outclk           ;
; |divvv|UA:inst33|y[4]~clkctrl                                                                    ; |divvv|UA:inst33|y[4]~clkctrl                                                                      ; outclk           ;
; |divvv|clk~inputclkctrl                                                                          ; |divvv|clk~inputclkctrl                                                                            ; outclk           ;
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                       ; Output Port Name                                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |divvv|UA:inst33|y[12]                                                                          ; |divvv|UA:inst33|y[12]                                                                              ; q                ;
; |divvv|UA:inst33|y[11]                                                                          ; |divvv|UA:inst33|y[11]                                                                              ; q                ;
; |divvv|UA:inst33|y[7]                                                                           ; |divvv|UA:inst33|y[7]                                                                               ; q                ;
; |divvv|UA:inst33|y[1]                                                                           ; |divvv|UA:inst33|y[1]                                                                               ; q                ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[4]  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[4]      ; q                ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_reg_bit[4]   ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_reg_bit[4]       ; q                ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[3]  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[3]      ; q                ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[2]  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[2]      ; q                ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[1]  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[1]      ; q                ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[0]  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[0]      ; q                ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita0  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita0      ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita0  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita1  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita1      ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita1  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita2  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita2      ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita2  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita3  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita3      ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita3  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita4  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita4      ; combout          ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[1]~2  ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[1]~3      ; cout             ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[2]~4  ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[2]~5      ; cout             ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[3]~6  ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[3]~7      ; cout             ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[4]~8  ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[4]~9      ; cout             ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[5]~10 ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[5]~11     ; cout             ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                    ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                        ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                    ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                        ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[10]                                               ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[10]                                                   ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                    ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                        ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[9]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[9]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                    ; q                ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[6]~12 ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[6]~12     ; combout          ;
; |divvv|inst14                                                                                   ; |divvv|inst14                                                                                       ; q                ;
; |divvv|UA:inst33|y[13]                                                                          ; |divvv|UA:inst33|y[13]                                                                              ; q                ;
; |divvv|UA:inst33|y[10]                                                                          ; |divvv|UA:inst33|y[10]                                                                              ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                        ; q                ;
; |divvv|inst24                                                                                   ; |divvv|inst24                                                                                       ; q                ;
; |divvv|inst52~0                                                                                 ; |divvv|inst52~0                                                                                     ; combout          ;
; |divvv|inst52                                                                                   ; |divvv|inst52                                                                                       ; combout          ;
; |divvv|inst56                                                                                   ; |divvv|inst56                                                                                       ; combout          ;
; |divvv|inst55~0                                                                                 ; |divvv|inst55~0                                                                                     ; combout          ;
; |divvv|inst27                                                                                   ; |divvv|inst27                                                                                       ; combout          ;
; |divvv|inst15                                                                                   ; |divvv|inst15                                                                                       ; q                ;
; |divvv|UA:inst33|Z                                                                              ; |divvv|UA:inst33|Z                                                                                  ; q                ;
; |divvv|inst12                                                                                   ; |divvv|inst12                                                                                       ; q                ;
; |divvv|inst13                                                                                   ; |divvv|inst13                                                                                       ; q                ;
; |divvv|inst16                                                                                   ; |divvv|inst16                                                                                       ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                        ; q                ;
; |divvv|inst14~0                                                                                 ; |divvv|inst14~0                                                                                     ; combout          ;
; |divvv|UA:inst33|pc[4]                                                                          ; |divvv|UA:inst33|pc[4]                                                                              ; q                ;
; |divvv|UA:inst33|Selector0~0                                                                    ; |divvv|UA:inst33|Selector0~0                                                                        ; combout          ;
; |divvv|UA:inst33|Selector0~2                                                                    ; |divvv|UA:inst33|Selector0~2                                                                        ; combout          ;
; |divvv|UA:inst33|Selector0~5                                                                    ; |divvv|UA:inst33|Selector0~5                                                                        ; combout          ;
; |divvv|UA:inst33|Selector1~4                                                                    ; |divvv|UA:inst33|Selector1~4                                                                        ; combout          ;
; |divvv|UA:inst33|Selector1~5                                                                    ; |divvv|UA:inst33|Selector1~5                                                                        ; combout          ;
; |divvv|UA:inst33|Equal14~0                                                                      ; |divvv|UA:inst33|Equal14~0                                                                          ; combout          ;
; |divvv|UA:inst33|Selector3~0                                                                    ; |divvv|UA:inst33|Selector3~0                                                                        ; combout          ;
; |divvv|UA:inst33|Selector3~1                                                                    ; |divvv|UA:inst33|Selector3~1                                                                        ; combout          ;
; |divvv|UA:inst33|Selector3~3                                                                    ; |divvv|UA:inst33|Selector3~3                                                                        ; combout          ;
; |divvv|UA:inst33|Selector3~4                                                                    ; |divvv|UA:inst33|Selector3~4                                                                        ; combout          ;
; |divvv|UA:inst33|Selector3~5                                                                    ; |divvv|UA:inst33|Selector3~5                                                                        ; combout          ;
; |divvv|UA:inst33|Selector13~0                                                                   ; |divvv|UA:inst33|Selector13~0                                                                       ; combout          ;
; |divvv|rg4:inst21|lpm_ff:lpm_ff_component|dffs[3]                                               ; |divvv|rg4:inst21|lpm_ff:lpm_ff_component|dffs[3]                                                   ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                         ; q                ;
; |divvv|inst15~0                                                                                 ; |divvv|inst15~0                                                                                     ; combout          ;
; |divvv|UA:inst33|Equal17~0                                                                      ; |divvv|UA:inst33|Equal17~0                                                                          ; combout          ;
; |divvv|UA:inst33|Selector18~2                                                                   ; |divvv|UA:inst33|Selector18~2                                                                       ; combout          ;
; |divvv|UA:inst33|Equal16~1                                                                      ; |divvv|UA:inst33|Equal16~1                                                                          ; combout          ;
; |divvv|UA:inst33|Selector16~0                                                                   ; |divvv|UA:inst33|Selector16~0                                                                       ; combout          ;
; |divvv|UA:inst33|Selector14~0                                                                   ; |divvv|UA:inst33|Selector14~0                                                                       ; combout          ;
; |divvv|UA:inst33|Selector15~1                                                                   ; |divvv|UA:inst33|Selector15~1                                                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~7                                         ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~7                                             ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~8                                         ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~8                                             ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~1                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~1                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~2                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~2                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~3                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~3                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~4                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~4                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~5                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~5                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~6                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~6                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~7                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~7                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~8                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~8                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~9                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~9                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~10                                  ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~10                                      ; combout          ;
; |divvv|UA:inst33|Z~2                                                                            ; |divvv|UA:inst33|Z~2                                                                                ; combout          ;
; |divvv|UA:inst33|Selector18~9                                                                   ; |divvv|UA:inst33|Selector18~9                                                                       ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~0                                  ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~0                                      ; combout          ;
; |divvv|~GND                                                                                     ; |divvv|~GND                                                                                         ; combout          ;
; |divvv|PRS~output                                                                               ; |divvv|PRS~output                                                                                   ; o                ;
; |divvv|PRS                                                                                      ; |divvv|PRS                                                                                          ; padout           ;
; |divvv|y[13]~output                                                                             ; |divvv|y[13]~output                                                                                 ; o                ;
; |divvv|y[13]                                                                                    ; |divvv|y[13]                                                                                        ; padout           ;
; |divvv|y[12]~output                                                                             ; |divvv|y[12]~output                                                                                 ; o                ;
; |divvv|y[12]                                                                                    ; |divvv|y[12]                                                                                        ; padout           ;
; |divvv|y[11]~output                                                                             ; |divvv|y[11]~output                                                                                 ; o                ;
; |divvv|y[11]                                                                                    ; |divvv|y[11]                                                                                        ; padout           ;
; |divvv|y[10]~output                                                                             ; |divvv|y[10]~output                                                                                 ; o                ;
; |divvv|y[10]                                                                                    ; |divvv|y[10]                                                                                        ; padout           ;
; |divvv|y[7]~output                                                                              ; |divvv|y[7]~output                                                                                  ; o                ;
; |divvv|y[7]                                                                                     ; |divvv|y[7]                                                                                         ; padout           ;
; |divvv|y[1]~output                                                                              ; |divvv|y[1]~output                                                                                  ; o                ;
; |divvv|y[1]                                                                                     ; |divvv|y[1]                                                                                         ; padout           ;
; |divvv|p[8]~output                                                                              ; |divvv|p[8]~output                                                                                  ; o                ;
; |divvv|p[8]                                                                                     ; |divvv|p[8]                                                                                         ; padout           ;
; |divvv|p[6]~output                                                                              ; |divvv|p[6]~output                                                                                  ; o                ;
; |divvv|p[6]                                                                                     ; |divvv|p[6]                                                                                         ; padout           ;
; |divvv|p[5]~output                                                                              ; |divvv|p[5]~output                                                                                  ; o                ;
; |divvv|p[5]                                                                                     ; |divvv|p[5]                                                                                         ; padout           ;
; |divvv|p[4]~output                                                                              ; |divvv|p[4]~output                                                                                  ; o                ;
; |divvv|p[4]                                                                                     ; |divvv|p[4]                                                                                         ; padout           ;
; |divvv|p[3]~output                                                                              ; |divvv|p[3]~output                                                                                  ; o                ;
; |divvv|p[3]                                                                                     ; |divvv|p[3]                                                                                         ; padout           ;
; |divvv|p[2]~output                                                                              ; |divvv|p[2]~output                                                                                  ; o                ;
; |divvv|p[2]                                                                                     ; |divvv|p[2]                                                                                         ; padout           ;
; |divvv|p[1]~output                                                                              ; |divvv|p[1]~output                                                                                  ; o                ;
; |divvv|p[1]                                                                                     ; |divvv|p[1]                                                                                         ; padout           ;
; |divvv|PMR~output                                                                               ; |divvv|PMR~output                                                                                   ; o                ;
; |divvv|PMR                                                                                      ; |divvv|PMR                                                                                          ; padout           ;
; |divvv|DNN~output                                                                               ; |divvv|DNN~output                                                                                   ; o                ;
; |divvv|DNN                                                                                      ; |divvv|DNN                                                                                          ; padout           ;
; |divvv|Z~output                                                                                 ; |divvv|Z~output                                                                                     ; o                ;
; |divvv|Z                                                                                        ; |divvv|Z                                                                                            ; padout           ;
; |divvv|result[15]~output                                                                        ; |divvv|result[15]~output                                                                            ; o                ;
; |divvv|result[15]                                                                               ; |divvv|result[15]                                                                                   ; padout           ;
; |divvv|result[14]~output                                                                        ; |divvv|result[14]~output                                                                            ; o                ;
; |divvv|result[14]                                                                               ; |divvv|result[14]                                                                                   ; padout           ;
; |divvv|result[13]~output                                                                        ; |divvv|result[13]~output                                                                            ; o                ;
; |divvv|result[13]                                                                               ; |divvv|result[13]                                                                                   ; padout           ;
; |divvv|result[12]~output                                                                        ; |divvv|result[12]~output                                                                            ; o                ;
; |divvv|result[12]                                                                               ; |divvv|result[12]                                                                                   ; padout           ;
; |divvv|result[11]~output                                                                        ; |divvv|result[11]~output                                                                            ; o                ;
; |divvv|result[11]                                                                               ; |divvv|result[11]                                                                                   ; padout           ;
; |divvv|result[10]~output                                                                        ; |divvv|result[10]~output                                                                            ; o                ;
; |divvv|result[10]                                                                               ; |divvv|result[10]                                                                                   ; padout           ;
; |divvv|result[9]~output                                                                         ; |divvv|result[9]~output                                                                             ; o                ;
; |divvv|result[9]                                                                                ; |divvv|result[9]                                                                                    ; padout           ;
; |divvv|result[8]~output                                                                         ; |divvv|result[8]~output                                                                             ; o                ;
; |divvv|result[8]                                                                                ; |divvv|result[8]                                                                                    ; padout           ;
; |divvv|result[7]~output                                                                         ; |divvv|result[7]~output                                                                             ; o                ;
; |divvv|result[7]                                                                                ; |divvv|result[7]                                                                                    ; padout           ;
; |divvv|result[6]~output                                                                         ; |divvv|result[6]~output                                                                             ; o                ;
; |divvv|result[6]                                                                                ; |divvv|result[6]                                                                                    ; padout           ;
; |divvv|result[5]~output                                                                         ; |divvv|result[5]~output                                                                             ; o                ;
; |divvv|result[5]                                                                                ; |divvv|result[5]                                                                                    ; padout           ;
; |divvv|result[4]~output                                                                         ; |divvv|result[4]~output                                                                             ; o                ;
; |divvv|result[4]                                                                                ; |divvv|result[4]                                                                                    ; padout           ;
; |divvv|result[3]~output                                                                         ; |divvv|result[3]~output                                                                             ; o                ;
; |divvv|result[3]                                                                                ; |divvv|result[3]                                                                                    ; padout           ;
; |divvv|result[2]~output                                                                         ; |divvv|result[2]~output                                                                             ; o                ;
; |divvv|result[2]                                                                                ; |divvv|result[2]                                                                                    ; padout           ;
; |divvv|result[1]~output                                                                         ; |divvv|result[1]~output                                                                             ; o                ;
; |divvv|result[1]                                                                                ; |divvv|result[1]                                                                                    ; padout           ;
; |divvv|result[0]~output                                                                         ; |divvv|result[0]~output                                                                             ; o                ;
; |divvv|result[0]                                                                                ; |divvv|result[0]                                                                                    ; padout           ;
; |divvv|x[15]~input                                                                              ; |divvv|x[15]~input                                                                                  ; o                ;
; |divvv|x[15]                                                                                    ; |divvv|x[15]                                                                                        ; padout           ;
; |divvv|x[13]~input                                                                              ; |divvv|x[13]~input                                                                                  ; o                ;
; |divvv|x[13]                                                                                    ; |divvv|x[13]                                                                                        ; padout           ;
; |divvv|x[12]~input                                                                              ; |divvv|x[12]~input                                                                                  ; o                ;
; |divvv|x[12]                                                                                    ; |divvv|x[12]                                                                                        ; padout           ;
; |divvv|x[8]~input                                                                               ; |divvv|x[8]~input                                                                                   ; o                ;
; |divvv|x[8]                                                                                     ; |divvv|x[8]                                                                                         ; padout           ;
; |divvv|x[6]~input                                                                               ; |divvv|x[6]~input                                                                                   ; o                ;
; |divvv|x[6]                                                                                     ; |divvv|x[6]                                                                                         ; padout           ;
; |divvv|x[5]~input                                                                               ; |divvv|x[5]~input                                                                                   ; o                ;
; |divvv|x[5]                                                                                     ; |divvv|x[5]                                                                                         ; padout           ;
; |divvv|x[4]~input                                                                               ; |divvv|x[4]~input                                                                                   ; o                ;
; |divvv|x[4]                                                                                     ; |divvv|x[4]                                                                                         ; padout           ;
; |divvv|x[3]~input                                                                               ; |divvv|x[3]~input                                                                                   ; o                ;
; |divvv|x[3]                                                                                     ; |divvv|x[3]                                                                                         ; padout           ;
; |divvv|x[2]~input                                                                               ; |divvv|x[2]~input                                                                                   ; o                ;
; |divvv|x[2]                                                                                     ; |divvv|x[2]                                                                                         ; padout           ;
; |divvv|x[1]~input                                                                               ; |divvv|x[1]~input                                                                                   ; o                ;
; |divvv|x[1]                                                                                     ; |divvv|x[1]                                                                                         ; padout           ;
; |divvv|x[0]~input                                                                               ; |divvv|x[0]~input                                                                                   ; o                ;
; |divvv|x[0]                                                                                     ; |divvv|x[0]                                                                                         ; padout           ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                 ; combout          ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                       ; Output Port Name                                                                                    ; Output Port Type ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |divvv|UA:inst33|y[12]                                                                          ; |divvv|UA:inst33|y[12]                                                                              ; q                ;
; |divvv|UA:inst33|y[11]                                                                          ; |divvv|UA:inst33|y[11]                                                                              ; q                ;
; |divvv|UA:inst33|y[7]                                                                           ; |divvv|UA:inst33|y[7]                                                                               ; q                ;
; |divvv|UA:inst33|y[1]                                                                           ; |divvv|UA:inst33|y[1]                                                                               ; q                ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[4]  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[4]      ; q                ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_reg_bit[4]   ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_reg_bit[4]       ; q                ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[3]  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[3]      ; q                ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[2]  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[2]      ; q                ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[1]  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[1]      ; q                ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[0]  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_reg_bit[0]      ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[20]                                               ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[20]                                                   ; q                ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita0  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita0      ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita0  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita1  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita1      ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita1  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita2  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita2      ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita2  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita3  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita3      ; combout          ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita3  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita4  ; |divvv|st2:inst22|lpm_counter:lpm_counter_component|cntr_qhi:auto_generated|counter_comb_bita4      ; combout          ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[1]~2  ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[1]~3      ; cout             ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[2]~4  ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[2]~5      ; cout             ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[3]~6  ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[3]~7      ; cout             ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[4]~8  ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[4]~9      ; cout             ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[5]~10 ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[5]~11     ; cout             ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[13]                                               ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[13]                                                   ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                    ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                        ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                    ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                        ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                    ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                        ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[10]                                               ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[10]                                                   ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                    ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                        ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[9]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[9]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                    ; q                ;
; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                ; |divvv|RG2:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                    ; q                ;
; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_reg_bit[3]   ; |divvv|CT1:inst9|lpm_counter:lpm_counter_component|cntr_6cj:auto_generated|counter_reg_bit[3]       ; q                ;
; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[6]~12 ; |divvv|sm2:inst19|lpm_add_sub:lpm_add_sub_component|add_sub_7hi:auto_generated|result_int[6]~12     ; combout          ;
; |divvv|inst14                                                                                   ; |divvv|inst14                                                                                       ; q                ;
; |divvv|UA:inst33|y[13]                                                                          ; |divvv|UA:inst33|y[13]                                                                              ; q                ;
; |divvv|UA:inst33|y[10]                                                                          ; |divvv|UA:inst33|y[10]                                                                              ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                        ; q                ;
; |divvv|inst24                                                                                   ; |divvv|inst24                                                                                       ; q                ;
; |divvv|inst52~0                                                                                 ; |divvv|inst52~0                                                                                     ; combout          ;
; |divvv|inst52                                                                                   ; |divvv|inst52                                                                                       ; combout          ;
; |divvv|inst56                                                                                   ; |divvv|inst56                                                                                       ; combout          ;
; |divvv|inst55~0                                                                                 ; |divvv|inst55~0                                                                                     ; combout          ;
; |divvv|inst27                                                                                   ; |divvv|inst27                                                                                       ; combout          ;
; |divvv|inst15                                                                                   ; |divvv|inst15                                                                                       ; q                ;
; |divvv|UA:inst33|Z                                                                              ; |divvv|UA:inst33|Z                                                                                  ; q                ;
; |divvv|inst12                                                                                   ; |divvv|inst12                                                                                       ; q                ;
; |divvv|inst13                                                                                   ; |divvv|inst13                                                                                       ; q                ;
; |divvv|inst16                                                                                   ; |divvv|inst16                                                                                       ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                        ; q                ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                    ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                        ; q                ;
; |divvv|inst14~0                                                                                 ; |divvv|inst14~0                                                                                     ; combout          ;
; |divvv|UA:inst33|pc[4]                                                                          ; |divvv|UA:inst33|pc[4]                                                                              ; q                ;
; |divvv|UA:inst33|pc[3]                                                                          ; |divvv|UA:inst33|pc[3]                                                                              ; q                ;
; |divvv|UA:inst33|Selector0~0                                                                    ; |divvv|UA:inst33|Selector0~0                                                                        ; combout          ;
; |divvv|UA:inst33|Selector0~2                                                                    ; |divvv|UA:inst33|Selector0~2                                                                        ; combout          ;
; |divvv|UA:inst33|Selector0~5                                                                    ; |divvv|UA:inst33|Selector0~5                                                                        ; combout          ;
; |divvv|UA:inst33|Selector1~4                                                                    ; |divvv|UA:inst33|Selector1~4                                                                        ; combout          ;
; |divvv|UA:inst33|Selector1~5                                                                    ; |divvv|UA:inst33|Selector1~5                                                                        ; combout          ;
; |divvv|UA:inst33|Equal7~5                                                                       ; |divvv|UA:inst33|Equal7~5                                                                           ; combout          ;
; |divvv|UA:inst33|Equal14~0                                                                      ; |divvv|UA:inst33|Equal14~0                                                                          ; combout          ;
; |divvv|UA:inst33|Selector3~0                                                                    ; |divvv|UA:inst33|Selector3~0                                                                        ; combout          ;
; |divvv|UA:inst33|Selector3~1                                                                    ; |divvv|UA:inst33|Selector3~1                                                                        ; combout          ;
; |divvv|UA:inst33|Selector3~3                                                                    ; |divvv|UA:inst33|Selector3~3                                                                        ; combout          ;
; |divvv|UA:inst33|Selector3~4                                                                    ; |divvv|UA:inst33|Selector3~4                                                                        ; combout          ;
; |divvv|UA:inst33|Selector3~5                                                                    ; |divvv|UA:inst33|Selector3~5                                                                        ; combout          ;
; |divvv|rg4:inst21|lpm_ff:lpm_ff_component|dffs[4]                                               ; |divvv|rg4:inst21|lpm_ff:lpm_ff_component|dffs[4]                                                   ; q                ;
; |divvv|rg4:inst21|lpm_ff:lpm_ff_component|dffs[3]                                               ; |divvv|rg4:inst21|lpm_ff:lpm_ff_component|dffs[3]                                                   ; q                ;
; |divvv|rg4:inst21|lpm_ff:lpm_ff_component|dffs[1]                                               ; |divvv|rg4:inst21|lpm_ff:lpm_ff_component|dffs[1]                                                   ; q                ;
; |divvv|rg4:inst21|lpm_ff:lpm_ff_component|dffs[0]                                               ; |divvv|rg4:inst21|lpm_ff:lpm_ff_component|dffs[0]                                                   ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                         ; q                ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                     ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                         ; q                ;
; |divvv|inst15~0                                                                                 ; |divvv|inst15~0                                                                                     ; combout          ;
; |divvv|UA:inst33|Equal17~0                                                                      ; |divvv|UA:inst33|Equal17~0                                                                          ; combout          ;
; |divvv|UA:inst33|Selector18~2                                                                   ; |divvv|UA:inst33|Selector18~2                                                                       ; combout          ;
; |divvv|UA:inst33|Equal16~1                                                                      ; |divvv|UA:inst33|Equal16~1                                                                          ; combout          ;
; |divvv|UA:inst33|Selector16~0                                                                   ; |divvv|UA:inst33|Selector16~0                                                                       ; combout          ;
; |divvv|UA:inst33|Selector14~0                                                                   ; |divvv|UA:inst33|Selector14~0                                                                       ; combout          ;
; |divvv|UA:inst33|Selector15~1                                                                   ; |divvv|UA:inst33|Selector15~1                                                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~6                                         ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~6                                             ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~7                                         ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~7                                             ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~8                                         ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|_~8                                             ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~1                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]~1                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~2                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~2                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~3                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~3                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~4                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~4                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~5                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~5                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~6                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~6                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~7                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~7                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~8                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~8                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~9                                   ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~9                                       ; combout          ;
; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~10                                  ; |divvv|RG1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~10                                      ; combout          ;
; |divvv|UA:inst33|Z~2                                                                            ; |divvv|UA:inst33|Z~2                                                                                ; combout          ;
; |divvv|UA:inst33|Selector18~9                                                                   ; |divvv|UA:inst33|Selector18~9                                                                       ; combout          ;
; |divvv|~GND                                                                                     ; |divvv|~GND                                                                                         ; combout          ;
; |divvv|PRS~output                                                                               ; |divvv|PRS~output                                                                                   ; o                ;
; |divvv|PRS                                                                                      ; |divvv|PRS                                                                                          ; padout           ;
; |divvv|y[13]~output                                                                             ; |divvv|y[13]~output                                                                                 ; o                ;
; |divvv|y[13]                                                                                    ; |divvv|y[13]                                                                                        ; padout           ;
; |divvv|y[12]~output                                                                             ; |divvv|y[12]~output                                                                                 ; o                ;
; |divvv|y[12]                                                                                    ; |divvv|y[12]                                                                                        ; padout           ;
; |divvv|y[11]~output                                                                             ; |divvv|y[11]~output                                                                                 ; o                ;
; |divvv|y[11]                                                                                    ; |divvv|y[11]                                                                                        ; padout           ;
; |divvv|y[10]~output                                                                             ; |divvv|y[10]~output                                                                                 ; o                ;
; |divvv|y[10]                                                                                    ; |divvv|y[10]                                                                                        ; padout           ;
; |divvv|y[7]~output                                                                              ; |divvv|y[7]~output                                                                                  ; o                ;
; |divvv|y[7]                                                                                     ; |divvv|y[7]                                                                                         ; padout           ;
; |divvv|y[1]~output                                                                              ; |divvv|y[1]~output                                                                                  ; o                ;
; |divvv|y[1]                                                                                     ; |divvv|y[1]                                                                                         ; padout           ;
; |divvv|p[8]~output                                                                              ; |divvv|p[8]~output                                                                                  ; o                ;
; |divvv|p[8]                                                                                     ; |divvv|p[8]                                                                                         ; padout           ;
; |divvv|p[6]~output                                                                              ; |divvv|p[6]~output                                                                                  ; o                ;
; |divvv|p[6]                                                                                     ; |divvv|p[6]                                                                                         ; padout           ;
; |divvv|p[5]~output                                                                              ; |divvv|p[5]~output                                                                                  ; o                ;
; |divvv|p[5]                                                                                     ; |divvv|p[5]                                                                                         ; padout           ;
; |divvv|p[4]~output                                                                              ; |divvv|p[4]~output                                                                                  ; o                ;
; |divvv|p[4]                                                                                     ; |divvv|p[4]                                                                                         ; padout           ;
; |divvv|p[3]~output                                                                              ; |divvv|p[3]~output                                                                                  ; o                ;
; |divvv|p[3]                                                                                     ; |divvv|p[3]                                                                                         ; padout           ;
; |divvv|p[2]~output                                                                              ; |divvv|p[2]~output                                                                                  ; o                ;
; |divvv|p[2]                                                                                     ; |divvv|p[2]                                                                                         ; padout           ;
; |divvv|PMR~output                                                                               ; |divvv|PMR~output                                                                                   ; o                ;
; |divvv|PMR                                                                                      ; |divvv|PMR                                                                                          ; padout           ;
; |divvv|DNN~output                                                                               ; |divvv|DNN~output                                                                                   ; o                ;
; |divvv|DNN                                                                                      ; |divvv|DNN                                                                                          ; padout           ;
; |divvv|Z~output                                                                                 ; |divvv|Z~output                                                                                     ; o                ;
; |divvv|Z                                                                                        ; |divvv|Z                                                                                            ; padout           ;
; |divvv|result[15]~output                                                                        ; |divvv|result[15]~output                                                                            ; o                ;
; |divvv|result[15]                                                                               ; |divvv|result[15]                                                                                   ; padout           ;
; |divvv|result[14]~output                                                                        ; |divvv|result[14]~output                                                                            ; o                ;
; |divvv|result[14]                                                                               ; |divvv|result[14]                                                                                   ; padout           ;
; |divvv|result[13]~output                                                                        ; |divvv|result[13]~output                                                                            ; o                ;
; |divvv|result[13]                                                                               ; |divvv|result[13]                                                                                   ; padout           ;
; |divvv|result[12]~output                                                                        ; |divvv|result[12]~output                                                                            ; o                ;
; |divvv|result[12]                                                                               ; |divvv|result[12]                                                                                   ; padout           ;
; |divvv|result[11]~output                                                                        ; |divvv|result[11]~output                                                                            ; o                ;
; |divvv|result[11]                                                                               ; |divvv|result[11]                                                                                   ; padout           ;
; |divvv|result[10]~output                                                                        ; |divvv|result[10]~output                                                                            ; o                ;
; |divvv|result[10]                                                                               ; |divvv|result[10]                                                                                   ; padout           ;
; |divvv|result[9]~output                                                                         ; |divvv|result[9]~output                                                                             ; o                ;
; |divvv|result[9]                                                                                ; |divvv|result[9]                                                                                    ; padout           ;
; |divvv|result[8]~output                                                                         ; |divvv|result[8]~output                                                                             ; o                ;
; |divvv|result[8]                                                                                ; |divvv|result[8]                                                                                    ; padout           ;
; |divvv|result[7]~output                                                                         ; |divvv|result[7]~output                                                                             ; o                ;
; |divvv|result[7]                                                                                ; |divvv|result[7]                                                                                    ; padout           ;
; |divvv|result[6]~output                                                                         ; |divvv|result[6]~output                                                                             ; o                ;
; |divvv|result[6]                                                                                ; |divvv|result[6]                                                                                    ; padout           ;
; |divvv|result[5]~output                                                                         ; |divvv|result[5]~output                                                                             ; o                ;
; |divvv|result[5]                                                                                ; |divvv|result[5]                                                                                    ; padout           ;
; |divvv|result[4]~output                                                                         ; |divvv|result[4]~output                                                                             ; o                ;
; |divvv|result[4]                                                                                ; |divvv|result[4]                                                                                    ; padout           ;
; |divvv|result[3]~output                                                                         ; |divvv|result[3]~output                                                                             ; o                ;
; |divvv|result[3]                                                                                ; |divvv|result[3]                                                                                    ; padout           ;
; |divvv|result[2]~output                                                                         ; |divvv|result[2]~output                                                                             ; o                ;
; |divvv|result[2]                                                                                ; |divvv|result[2]                                                                                    ; padout           ;
; |divvv|result[1]~output                                                                         ; |divvv|result[1]~output                                                                             ; o                ;
; |divvv|result[1]                                                                                ; |divvv|result[1]                                                                                    ; padout           ;
; |divvv|result[0]~output                                                                         ; |divvv|result[0]~output                                                                             ; o                ;
; |divvv|result[0]                                                                                ; |divvv|result[0]                                                                                    ; padout           ;
; |divvv|x[15]~input                                                                              ; |divvv|x[15]~input                                                                                  ; o                ;
; |divvv|x[15]                                                                                    ; |divvv|x[15]                                                                                        ; padout           ;
; |divvv|x[13]~input                                                                              ; |divvv|x[13]~input                                                                                  ; o                ;
; |divvv|x[13]                                                                                    ; |divvv|x[13]                                                                                        ; padout           ;
; |divvv|x[8]~input                                                                               ; |divvv|x[8]~input                                                                                   ; o                ;
; |divvv|x[8]                                                                                     ; |divvv|x[8]                                                                                         ; padout           ;
; |divvv|x[6]~input                                                                               ; |divvv|x[6]~input                                                                                   ; o                ;
; |divvv|x[6]                                                                                     ; |divvv|x[6]                                                                                         ; padout           ;
; |divvv|x[5]~input                                                                               ; |divvv|x[5]~input                                                                                   ; o                ;
; |divvv|x[5]                                                                                     ; |divvv|x[5]                                                                                         ; padout           ;
; |divvv|x[4]~input                                                                               ; |divvv|x[4]~input                                                                                   ; o                ;
; |divvv|x[4]                                                                                     ; |divvv|x[4]                                                                                         ; padout           ;
; |divvv|x[3]~input                                                                               ; |divvv|x[3]~input                                                                                   ; o                ;
; |divvv|x[3]                                                                                     ; |divvv|x[3]                                                                                         ; padout           ;
; |divvv|x[2]~input                                                                               ; |divvv|x[2]~input                                                                                   ; o                ;
; |divvv|x[2]                                                                                     ; |divvv|x[2]                                                                                         ; padout           ;
; |divvv|x[1]~input                                                                               ; |divvv|x[1]~input                                                                                   ; o                ;
; |divvv|x[1]                                                                                     ; |divvv|x[1]                                                                                         ; padout           ;
; |divvv|x[0]~input                                                                               ; |divvv|x[0]~input                                                                                   ; o                ;
; |divvv|x[0]                                                                                     ; |divvv|x[0]                                                                                         ; padout           ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[8]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[6]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[5]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[4]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[3]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder                                 ; combout          ;
; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                             ; |divvv|RG3:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder                                 ; combout          ;
+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 13 22:04:50 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off divvv -c divvv
Info: Using vector source file "E:/DivO/divvv.tbl"
Info: Inverted registers were found during simulation
    Info: Register: |divvv|UA:inst33|pc[0]
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      49.42 %
Info: Number of transitions in simulation is 1925
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Tue Apr 13 22:04:52 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


