
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 642313                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379800                       # Number of bytes of host memory used
host_op_rate                                   723808                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7873.94                       # Real time elapsed on the host
host_tick_rate                              515542728                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5057532060                       # Number of instructions simulated
sim_ops                                    5699219951                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.059351                       # Number of seconds simulated
sim_ticks                                4059351455198                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5829705                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11659408                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 580981107                       # Number of branches fetched
system.switch_cpus.committedInsts          3057532059                       # Number of instructions committed
system.switch_cpus.committedOps            3445568518                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9734655766                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9734655766                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads   1006794603                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    938322288                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    484448269                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            38994921                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    3082865432                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           3082865432                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4534778100                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2506289620                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           662398389                       # Number of load instructions
system.switch_cpus.num_mem_refs            1188793068                       # number of memory refs
system.switch_cpus.num_store_insts          526394679                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     127791988                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            127791988                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     85234264                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     42676598                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        2115775526     61.41%     61.41% # Class of executed instruction
system.switch_cpus.op_class::IntMult        140762234      4.09%     65.49% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          237748      0.01%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::MemRead        662398389     19.22%     84.72% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       526394679     15.28%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3445568576                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7501162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       315697                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15002324                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         315697                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5829645                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4714567                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1115138                       # Transaction distribution
system.membus.trans_dist::ReadExReq                58                       # Transaction distribution
system.membus.trans_dist::ReadExResp               58                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5829645                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      8750405                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      8738706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17489111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17489111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    673437440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    676229120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1349666560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1349666560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5829703                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5829703    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5829703                       # Request fanout histogram
system.membus.reqLayer0.occupancy         27507655948                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         27754498566                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54757427648                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7501104                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10955725                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2672264                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               58                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              58                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7501104                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     22503486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22503486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1759016960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1759016960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6126827                       # Total snoops (count)
system.tol2bus.snoopTraffic                 603464576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13627989                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023165                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.150428                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13312292     97.68%     97.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 315697      2.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13627989                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16666220652                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15639922770                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    373350656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         373350656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    300086784                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      300086784                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2916802                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2916802                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2344428                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2344428                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     91972981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             91972981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      73924810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            73924810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      73924810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     91972981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           165897791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   4688856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5747082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000253118136                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       260097                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       260097                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           11995082                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           4436041                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2916802                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2344428                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5833604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 4688856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 86522                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           951156                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           720790                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           282340                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           648706                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1077652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1064702                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           317492                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           14860                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          193748                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          475636                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           475508                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           482988                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           282331                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           497794                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1003120                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           951140                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           312164                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           14860                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          193412                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          475520                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.87                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 90857830336                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               28735410000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           198615617836                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15809.38                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34559.38                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4270362                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                4100835                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.30                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               87.46                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5833604                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             4688856                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2873553                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2873529                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                259836                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                259866                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                260128                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                260098                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                260097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                260097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                260097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                260097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                260188                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                263813                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                263722                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                260157                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                260157                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                260097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                260097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                260097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                260097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                260097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2064722                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   323.481232                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   251.101423                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   244.998508                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        42163      2.04%      2.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       830795     40.24%     42.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       457562     22.16%     64.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       256294     12.41%     76.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       164080      7.95%     84.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       101522      4.92%     89.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        88862      4.30%     94.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        55483      2.69%     96.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        67961      3.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2064722                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       260097                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.095895                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.191795                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     6.439705                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11         3715      1.43%      1.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13         3776      1.45%      2.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15        22152      8.52%     11.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        32051     12.32%     23.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        39967     15.37%     39.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        24693      9.49%     48.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        33276     12.79%     61.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        23492      9.03%     70.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        21329      8.20%     78.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        15089      5.80%     84.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         8767      3.37%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         9739      3.74%     91.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35        14418      5.54%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37          180      0.07%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39         7247      2.79%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41           87      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43            4      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45          110      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::46-47            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       260097                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       260097                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.027263                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.025645                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.248671                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             262      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          256027     98.44%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            3807      1.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       260097                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             367813248                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                5537408                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              300085568                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              373350656                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           300086784                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       90.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       73.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    91.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    73.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.29                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4059345273648                       # Total gap between requests
system.mem_ctrls0.avgGap                    771558.22                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    367813248                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    300085568                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 90608869.928967371583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 73924510.186409309506                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5833604                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      4688856                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 198615617836                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 93181018775043                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34046.81                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  19872868.52                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   80.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1223003460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           650041755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4885502160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3569394240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    347641770510                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1266037004160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1944448051005                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       479.004608                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 3287927111015                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 635873864183                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         13519111620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          7185578235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        36148663320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       20906334900                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1507234430670                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    289540857120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2194976310585                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       540.720934                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 739133269584                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3184667705614                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    372851328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         372851328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    303377792                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      303377792                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2912901                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2912901                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      2370139                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2370139                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     91849975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             91849975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      74735532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            74735532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      74735532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     91849975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           166585507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   4740278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   5745647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000266133540                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       263754                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       263754                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           12010236                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           4477949                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2912901                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2370139                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  5825802                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 4740278                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 80155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           951504                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           720674                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           282340                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           676340                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1048931                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1084770                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           319494                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          186074                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          475520                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           475511                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           475448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           274894                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           609354                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           936132                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          1040180                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           267472                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          185750                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          475520                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 87311140618                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               28728235000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           195042021868                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15196.05                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33946.05                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4263927                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                4170465                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.21                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.98                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              5825802                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             4740278                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2874045                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2871602                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                252671                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                252671                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                263758                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                263758                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                263754                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                264958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                266171                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                264967                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                267498                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                268759                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                265015                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                263756                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                263756                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                263754                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                263754                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                263754                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                263754                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                263754                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2051515                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   327.123118                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   256.823637                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   241.682524                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        24549      1.20%      1.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       803569     39.17%     40.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       479333     23.36%     63.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       258098     12.58%     76.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       170475      8.31%     84.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       114327      5.57%     90.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        92516      4.51%     94.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        38898      1.90%     96.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        69750      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2051515                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       263754                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.784106                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    20.983633                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     6.068933                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9             46      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11         3768      1.43%      1.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13         3729      1.41%      2.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15        18497      7.01%      9.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        38063     14.43%     24.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        27484     10.42%     34.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        37754     14.31%     49.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        41436     15.71%     64.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        33432     12.68%     77.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        10045      3.81%     81.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        12401      4.70%     85.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        13543      5.13%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33        16007      6.07%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35           54      0.02%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37            5      0.00%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39            4      0.00%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41         7425      2.82%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43           38      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-45           23      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       263754                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       263754                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.972281                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.964354                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.529134                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           11084      4.20%      4.20% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          245241     92.98%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            7428      2.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       263754                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             367721408                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                5129920                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              303376704                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              372851328                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           303377792                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       90.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       74.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    91.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    74.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.29                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4059345731514                       # Total gap between requests
system.mem_ctrls1.avgGap                    768373.08                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    367721408                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    303376704                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 90586245.625303700566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 74735264.326897859573                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      5825802                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      4740278                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 195042021868                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 91874709699373                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33479.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  19381713.41                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   80.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1186518060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           630649305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4723781160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3451829400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    367815447060                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1249048644960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1947298204665                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       479.706728                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 3243525618005                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 680275357193                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         13461306180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          7154850120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        36300138420                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       21292333020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1486877756190                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    306683087040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2192210805690                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       540.039666                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 783473806125                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 3140327169073                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1671459                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1671459                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1671459                       # number of overall hits
system.l2.overall_hits::total                 1671459                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      5829703                       # number of demand (read+write) misses
system.l2.demand_misses::total                5829703                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      5829703                       # number of overall misses
system.l2.overall_misses::total               5829703                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 492027075348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     492027075348                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 492027075348                       # number of overall miss cycles
system.l2.overall_miss_latency::total    492027075348                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      7501162                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7501162                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7501162                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7501162                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.777173                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.777173                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.777173                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.777173                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 84400.024383                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84400.024383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84400.024383                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84400.024383                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4714567                       # number of writebacks
system.l2.writebacks::total                   4714567                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      5829703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5829703                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5829703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5829703                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 442168568349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 442168568349                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 442168568349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 442168568349                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.777173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.777173                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.777173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.777173                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75847.529171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75847.529171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75847.529171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75847.529171                       # average overall mshr miss latency
system.l2.replacements                        6126827                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6241158                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6241158                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6241158                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6241158                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        18575                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         18575                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  58                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      5783790                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5783790                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           58                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                58                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99720.517241                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99720.517241                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      5285642                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5285642                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 91131.758621                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91131.758621                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1671459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1671459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5829645                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5829645                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 492021291558                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 492021291558                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7501104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7501104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.777172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.777172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84399.871958                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84399.871958                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5829645                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5829645                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 442163282707                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 442163282707                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.777172                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.777172                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75847.377106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75847.377106                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    15300719                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6127339                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.497123                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.651440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        12.023075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   473.325486                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.052054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.023483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.924464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 246164011                       # Number of tag accesses
system.l2.tags.data_accesses                246164011                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    940648544802                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4059351455198                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   3057532118                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       5059631806                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099688                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   3057532118                       # number of overall hits
system.cpu.icache.overall_hits::total      5059631806                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          787                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            787                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          787                       # number of overall misses
system.cpu.icache.overall_misses::total           787                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100475                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   3057532118                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   5059632593                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100475                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   3057532118                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   5059632593                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          163                       # number of writebacks
system.cpu.icache.writebacks::total               163                       # number of writebacks
system.cpu.icache.replacements                    163                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   3057532118                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      5059631806                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          787                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           787                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   3057532118                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   5059632593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.921455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          5059632593                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               787                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6429012.189327                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.921455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      197325671914                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     197325671914                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    706762892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1117303805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1824066697                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    706762892                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1117303805                       # number of overall hits
system.cpu.dcache.overall_hits::total      1824066697                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7572808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7501104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15073912                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7572808                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7501104                       # number of overall misses
system.cpu.dcache.overall_misses::total      15073912                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 522299670315                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 522299670315                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 522299670315                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 522299670315                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    714335700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1124804909                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1839140609                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    714335700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1124804909                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1839140609                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010601                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006669                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008196                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010601                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006669                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008196                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69629.706549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34649.245021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69629.706549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34649.245021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     13099737                       # number of writebacks
system.cpu.dcache.writebacks::total          13099737                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7501104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7501104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7501104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7501104                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 516043749579                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 516043749579                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 516043749579                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 516043749579                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004079                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006669                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004079                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68795.706549                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68795.706549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68795.706549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68795.706549                       # average overall mshr miss latency
system.cpu.dcache.replacements               15073761                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    383970155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    625145308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1009115463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4042067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7501046                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11543113                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 522293765595                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 522293765595                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388012222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    632646354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1020658576                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69629.457758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45247.219324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7501046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7501046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 516037893231                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 516037893231                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007349                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68795.457758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68795.457758                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322792737                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    492158497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      814951234                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3530741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           58                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3530799                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      5904720                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5904720                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    326323478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    492158555                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    818482033                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 101805.517241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     1.672347                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           58                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      5856348                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5856348                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100971.517241                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100971.517241                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20335790                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     34236066                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     54571856                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           47                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           58                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4305108                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4305108                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20335837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     34236124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     54571961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        74226                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 41001.028571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           58                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4256736                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4256736                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        73392                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73392                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20335837                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     34236124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     54571961                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20335837                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     34236124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     54571961                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999722                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1948284531                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15074017                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.247866                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    96.876032                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   159.123691                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.378422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.621577                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       62360179009                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      62360179009                       # Number of data accesses

---------- End Simulation Statistics   ----------
