{
    "BENCHMARKS": {
        "diffeq1": {
            "design":"RTL_Benchmark/Verilog/VTR_design/diffeq1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "diffeq2": {
            "design":"RTL_Benchmark/Verilog/VTR_design/diffeq2/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "HCLK"
            }
        },
        "fast_fourier_transform": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/fast_fourier_transform/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "fpu": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/fpu/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "hardware_divider": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/hardware_divider/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "i_clk"
            }
        },
        "vga_lcd": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/vga_lcd/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i",
                "Clock2": "clk_p_i"
            }
        },
        "mem_ctl": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/mem_ctl/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "mc_clk_i"
            }
        },
        "usb2_0": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/usb2_0/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ethernet_mac": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/ethernet_mac/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i",
                "Clock2": "mtx_clk_pad_i",
                "Clock3": "mrx_clk_pad_i"
            }
        },
        "oc54x": {
            "design":"RTL_Benchmark/Verilog/Cores/oc54x/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "rs_decoder": {
            "design":"RTL_Benchmark/Verilog/Cores/rs_decoder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "tv80s": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/tv80s/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cavlc": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/cavlc/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha1": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/sha1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "sha256": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/sha256/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "perf_opt": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/des/rtl/verilog/perf_opt/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "spi": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/spi/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "wb_dma": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/wb_dma/rtl/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "iir": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs//iir/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "jpeg_qnr": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs//jpeg_qnr/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "stereovision1": {
            "design":"RTL_Benchmark/Verilog/VTR_design/stereovision1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "tm3_clk_v0"
            }
        },
        "sdcard_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/sdcard_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "gpio_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/gpio_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "sim_debug_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/sim_debug_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "gtkwave_savefile_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/gtkwave_savefile_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "non_interactive_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/non_interactive_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "doc_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/doc_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "uart_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/uart_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "timer_uptime_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/timer_uptime_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_uart_combined_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_uart_combined_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_sdcard_combined_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_sdcard_combined_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_gpio_ip_combined_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_gpio_ip_combined_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_gpio_uart_combined_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_gpio_uart_combined_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "axi_lite_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/axi_lite_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "uart_gpio_combined_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/uart_gpio_combined_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "axilite_noctrl_combined_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/axilite_noctrl_combined_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "uart_fifo_depth32_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/uart_fifo_depth32_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_gpio_uart_axilite_combined_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_gpio_uart_axilite_combined_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "axilite_timer_uptime_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/axilite_timer_uptime_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "gpio_non_interactive_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/gpio_non_interactive_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "simulation_debug_and_gtkwave_savefile_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/simulation_debug_and_gtkwave_savefile_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "i2c_uart_doc_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_uart_doc_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "uart_with_baudrate_9600": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/uart_with_baudrate_9600/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "adder_FFs": {
            "design":"RTL_Benchmark/Verilog/ql_design/adder_FFs/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "adder_columns": {
            "design":"RTL_Benchmark/Verilog/ql_design/adder_columns/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "adder_max": {
            "design":"RTL_Benchmark/Verilog/ql_design/adder_max/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bin2seven": {
            "design":"RTL_Benchmark/Verilog/ql_design/bin2seven/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_100MHz"
            }
        },
        "cf_fft_256_8": {
            "design":"RTL_Benchmark/Verilog/ql_design/cf_fft_256_8/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "conv2d": {
            "design":"RTL_Benchmark/Verilog/ql_design/conv2d/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "conv2d_no_ksa": {
            "design":"RTL_Benchmark/Verilog/ql_design/conv2d_no_ksa/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "e_sdio_host_controller": {
            "design":"RTL_Benchmark/Verilog/ql_design/e_sdio_host_controller/rtl/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "sys_clk",
            "Clock2": "sd_bclkx2"
            }
        },
        "io_max": {
            "design":"RTL_Benchmark/Verilog/ql_design/io_max/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "IR_Remote": {
            "design":"RTL_Benchmark/Verilog/ql_design/IR_Remote/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "Clock_i"
            }
        },
        "osc_alu": {
            "design":"RTL_Benchmark/Verilog/ql_design/osc_alu/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "rgb2ycrcb": {
            "design":"RTL_Benchmark/Verilog/ql_design/rgb2ycrcb/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "rs_decoder_1": {
            "design":"RTL_Benchmark/Verilog/ql_design/rs_decoder_1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sdio_client_top": {
            "design":"RTL_Benchmark/Verilog/ql_design/sdio_client_top/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sdclk"
            }
        },
        "stereovision0": {
            "design":"RTL_Benchmark/Verilog/ql_design/stereovision0/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "tm3_clk_v0"
            }
        },
        "top_120_13": {
            "design":"RTL_Benchmark/Verilog/ql_design/top_120_13/rtl/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "clk1",
            "Clock2": "clk2",
            "Clock3": "clk3"
            }
        },
        "unsigned_mult_50": {
            "design":"RTL_Benchmark/Verilog/ql_design/unsigned_mult_50/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "VexRiscv": {
            "design":"RTL_Benchmark/Verilog/ql_design/VexRiscv/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "ycrcb2rgb": {
            "design":"RTL_Benchmark/Verilog/ql_design/ycrcb2rgb/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/aes/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "dma": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/dma/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "HCLK"
            }
        },
        "mc": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/mc/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "mc_clk_i"
            }
        },
        "sdc_controller": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/sdc_controller/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i",
                "Clock2": "sd_clk_i_pad"
            }
        },
        "VexRiscv_full": {
            "design":"RTL_Benchmark/Verilog/Cores/Vexrisc_full/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "VexRiscv_small": {
            "design":"RTL_Benchmark/Verilog/Cores/Vexrisc_small/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "TinyRISCV": {
            "design":"RTL_Benchmark/Verilog/Cores/TinyRISCV/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "udma_core": {
            "design":"RTL_Benchmark/SVerilog/Cores/udma_core/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk_i",
                "Clock2": "per_clk_i"
            }
        },
        "cv32e40p": {
            "design":"RTL_Benchmark/SVerilog/Cores/cv32e40p/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "16_bit_Microcontroller": {
            "design":"RTL_Benchmark/opencores/processors/16_bit_Microcontroller/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "CLK40"
            }
        },
        "mc6809_cpu": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/mc6809_cpu/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "cpu_clk"
            }
        },
        "68hc05": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/68hc05/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "68hc08": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/68hc08/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cpu8080": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/cpu8080/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "ae18_core": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/ae18/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "alwcpu": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/alwcpu/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "CLK_I"
            }
        },
        "aoR3000": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/aor3000/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aspida": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/aspida/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "atlas_core": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/atlas_core/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "avr_core": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/avr_core/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "cp2"
            }
        },
        "avr_hp": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/avr_hp/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "cp2"
            }
        },
        "ax8": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/ax8/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "avrtinyx61core": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/avrtinyx61core/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cf_ssp": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/cf_ssp/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "mips32_pipelined": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/mips32_piplined/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cpu6502_true_cycle": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/cpu6502_true_cycle/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_clk_i"
            }
        },
        "cpugen": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/cpugen/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_in"
            }
        },
        "darkriscv": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/darkriscv/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "XCLK"
            }
        },
        "edge_core": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/edge_core/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fluid_core": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/fluid_core/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fwrisc": {
            "design":"RTL_Benchmark/SVerilog/OpenCores_designs/processors/fwrisc/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "gpu": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/gpu/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gator_uprocessor": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/gator_up/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "hd63701_processor": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/hd63701_processor/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "CLKx2"
            }
        },
        "hf_risc": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/hf-risc/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "hpc_16": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/hpc-16/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "CLK_I"
            }
        },
        "i650": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/i650/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ion": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/ion/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "k68": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/k68/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "latice6502": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/latice6502/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_pin"
            }
        },
        "light52_mcu": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/light52/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "light8080": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/light8080/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "lxp32": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/lxp32/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "m1_core": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/m1_core/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "sys_clock_i"
            }
        },
        "M32632": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/m32632/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "BCLK"
            }
        },
        "mblite": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/mblite/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "MC6803": {
            "design":"RTL_Benchmark/SVerilog/OpenCores_designs/processors/mc6803/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "Clk"
            }
        },
        "microprocessor": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/microprocessor/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "microriscii": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/processors/microriscii/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "minimips": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/minimips/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "minimips_superscalar": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/minimips_superscalar/rtl/config.tcl",
            "multi_clock":true,
            "CLOCK_DATA": {
                "Clock1": "clock",
                "Clock2": "clock2"
            }
        },
        "pdp8l": {
            "design":"RTL_Benchmark/VHDL/opencores/processors/pdp8l/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "Clk"
            }
        }                      

    }
}
