<stg><name>zlaswp_</name>


<trans_list>

<trans id="205" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="3" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="select_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="select_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="12" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="15" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %n), !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %a_i), !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %a_r), !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lda), !map !29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %k1), !map !33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %k2), !map !37

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %ipiv), !map !41

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %incx), !map !45

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !49

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @zlaswp_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %a_dim1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lda)

]]></Node>
<StgValue><ssdm name="a_dim1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="32">
<![CDATA[
:11  %trunc_ln88 = trunc i32 %a_dim1 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln88"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %add_ln93 = add i11 1, %trunc_ln88

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %incx_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %incx)

]]></Node>
<StgValue><ssdm name="incx_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %icmp_ln93 = icmp sgt i32 %incx_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %k1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %k1)

]]></Node>
<StgValue><ssdm name="k1_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %k2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %k2)

]]></Node>
<StgValue><ssdm name="k2_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %icmp_ln93, label %3, label %1

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %incx_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sub_ln99 = sub nsw i32 1, %k2_read

]]></Node>
<StgValue><ssdm name="sub_ln99"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %mul_ln99 = mul nsw i32 %incx_read, %sub_ln99

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln99 = add nsw i32 %mul_ln99, 1

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge49 = phi i32 [ %add_ln99, %2 ], [ %k1_read, %0 ]

]]></Node>
<StgValue><ssdm name="storemerge49"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %storemerge = phi i32 [ %k2_read, %2 ], [ %k1_read, %0 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %storemerge27 = phi i32 [ %k1_read, %2 ], [ %k2_read, %0 ]

]]></Node>
<StgValue><ssdm name="storemerge27"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3  %i_3_1 = phi i2 [ -1, %2 ], [ 1, %0 ]

]]></Node>
<StgValue><ssdm name="i_3_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %storemerge49, i32* @ix0, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %storemerge, i32* @i1, align 4

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %storemerge27, i32* @i2, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %i_2_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %n)

]]></Node>
<StgValue><ssdm name="i_2_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_2_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sub_ln107 = sub i32 0, %i_2_1

]]></Node>
<StgValue><ssdm name="sub_ln107"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %trunc_ln107_1 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln107, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln107_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:11  %sub_ln107_1 = sub i27 0, %trunc_ln107_1

]]></Node>
<StgValue><ssdm name="sub_ln107_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %trunc_ln107_2 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %i_2_1, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln107_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:13  %select_ln107 = select i1 %tmp_1, i27 %sub_ln107_1, i27 %trunc_ln107_2

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
:14  %i_1 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %select_ln107, i5 0)

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:15  %icmp_ln108 = icmp eq i27 %select_ln107, 0

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16  br i1 %icmp_ln108, label %.loopexit25, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %i_3 = sext i2 %i_3_1 to i32

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1  %icmp_ln114 = icmp eq i2 %i_3_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %i1_load_137 = phi i32 [ %i1_load, %10 ], [ %storemerge, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1_load_137"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %i_1_133 = phi i32 [ %i_2, %10 ], [ %storemerge27, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1_133"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:2  %ix0_load_130 = phi i32 [ %ix0_load, %10 ], [ %storemerge49, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ix0_load_130"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:3  %storemerge10 = phi i32 [ %add_ln110, %10 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="storemerge10"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:4  store i32 %storemerge10, i32* @j, align 4

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:5  %icmp_ln110 = icmp sgt i32 %storemerge10, %i_1

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln110, label %.loopexit25.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ix0_load = load i32* @ix0, align 4

]]></Node>
<StgValue><ssdm name="ix0_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %ix0_load, i32* @ix, align 4

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %i_2 = load i32* @i2, align 4

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %i1_load = load i32* @i1, align 4

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
.loopexit25.loopexit:0  br label %.loopexit25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit25:0  %i1_load_1 = phi i32 [ %storemerge, %3 ], [ %i1_load_137, %.loopexit25.loopexit ]

]]></Node>
<StgValue><ssdm name="i1_load_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit25:1  %i_1_1 = phi i32 [ %storemerge27, %3 ], [ %i_1_133, %.loopexit25.loopexit ]

]]></Node>
<StgValue><ssdm name="i_1_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit25:2  %ix0_load_1 = phi i32 [ %storemerge49, %3 ], [ %ix0_load_130, %.loopexit25.loopexit ]

]]></Node>
<StgValue><ssdm name="ix0_load_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="2">
<![CDATA[
.loopexit25:3  %sext_ln136 = sext i2 %i_3_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln136"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit25:4  %icmp_ln136 = icmp eq i32 %i_1, %i_2_1

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit25:5  br i1 %icmp_ln136, label %.loopexit23.new, label %11

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %or_ln137 = or i32 %i_1, 1

]]></Node>
<StgValue><ssdm name="or_ln137"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %ix0_load_1, i32* @ix, align 4

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %icmp_ln141 = icmp eq i2 %i_3_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %12

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %empty = phi i32 [ %i1_load, %4 ], [ %add_ln114, %.loopexit24 ]

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %empty, i32* @i_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln114_1 = icmp slt i32 %empty, %i_2

]]></Node>
<StgValue><ssdm name="icmp_ln114_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %xor_ln114 = xor i1 %icmp_ln114_1, true

]]></Node>
<StgValue><ssdm name="xor_ln114"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln114_2 = icmp slt i32 %i_2, %empty

]]></Node>
<StgValue><ssdm name="icmp_ln114_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %xor_ln114_1 = xor i1 %icmp_ln114_2, true

]]></Node>
<StgValue><ssdm name="xor_ln114_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  %select_ln114 = select i1 %icmp_ln114, i1 %xor_ln114, i1 %xor_ln114_1

]]></Node>
<StgValue><ssdm name="select_ln114"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %select_ln114, label %6, label %10

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ix_load = load i32* @ix, align 4

]]></Node>
<StgValue><ssdm name="ix_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="32">
<![CDATA[
:1  %trunc_ln116 = trunc i32 %ix_load to i11

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln116 = add i11 -1, %trunc_ln116

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="11">
<![CDATA[
:3  %sext_ln116 = sext i11 %add_ln116 to i64

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ipiv_addr = getelementptr [1000 x i32]* %ipiv, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="ipiv_addr"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
:5  %ipiv_load = load i32* %ipiv_addr, align 4

]]></Node>
<StgValue><ssdm name="ipiv_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_load = load i32* @j, align 4

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln110 = add nsw i32 %j_load, 32

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
:5  %ipiv_load = load i32* %ipiv_addr, align 4

]]></Node>
<StgValue><ssdm name="ipiv_load"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %ipiv_load, i32* @ip, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln117 = icmp eq i32 %ipiv_load, %empty

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln117, label %.loopexit24, label %7

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_load_1 = load i32* @j, align 4

]]></Node>
<StgValue><ssdm name="j_load_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i_4 = add nsw i32 %j_load_1, 31

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %k_load_1 = phi i32 [ %j_load_1, %7 ], [ %add_ln119, %9 ]

]]></Node>
<StgValue><ssdm name="k_load_1"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln119 = icmp sgt i32 %k_load_1, %i_4

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln119, label %.loopexit24.loopexit, label %9

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_load = load i32* @i_s, align 4

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %mul_ln120 = mul nsw i32 %a_dim1, %k_load_1

]]></Node>
<StgValue><ssdm name="mul_ln120"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_5 = add nsw i32 %i_load, %mul_ln120

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="32">
<![CDATA[
:3  %trunc_ln121 = trunc i32 %i_5 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:10  %ip_load = load i32* @ip, align 4

]]></Node>
<StgValue><ssdm name="ip_load"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %i_6 = add nsw i32 %ip_load, %mul_ln120

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="32">
<![CDATA[
:12  %trunc_ln124 = trunc i32 %i_6 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %add_ln119 = add nsw i32 1, %k_load_1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
.loopexit24.loopexit:0  br label %.loopexit24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit24:0  %add_ln130 = add nsw i32 %ix_load, %incx_read

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.loopexit24:1  store i32 %add_ln130, i32* @ix, align 4

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit24:2  %i_load_1 = load i32* @i_s, align 4

]]></Node>
<StgValue><ssdm name="i_load_1"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit24:3  %add_ln114 = add nsw i32 %i_load_1, %i_3

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.loopexit24:4  br label %5

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %sub_ln121 = sub i11 %trunc_ln121, %add_ln93

]]></Node>
<StgValue><ssdm name="sub_ln121"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="11">
<![CDATA[
:5  %sext_ln121 = sext i11 %sub_ln121 to i64

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_r_addr = getelementptr [1000 x i32]* %a_r, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="a_r_addr"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="10">
<![CDATA[
:7  %a_r_load = load i32* %a_r_addr, align 4

]]></Node>
<StgValue><ssdm name="a_r_load"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a_i_addr = getelementptr [1000 x i32]* %a_i, i64 0, i64 %sext_ln121

]]></Node>
<StgValue><ssdm name="a_i_addr"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="10">
<![CDATA[
:9  %a_i_load = load i32* %a_i_addr, align 4

]]></Node>
<StgValue><ssdm name="a_i_load"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:13  %sub_ln124 = sub i11 %trunc_ln124, %add_ln93

]]></Node>
<StgValue><ssdm name="sub_ln124"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="11">
<![CDATA[
:14  %sext_ln124 = sext i11 %sub_ln124 to i64

]]></Node>
<StgValue><ssdm name="sext_ln124"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %a_r_addr_1 = getelementptr [1000 x i32]* %a_r, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="a_r_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
:16  %a_r_load_1 = load i32* %a_r_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_r_load_1"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %a_i_addr_1 = getelementptr [1000 x i32]* %a_i, i64 0, i64 %sext_ln124

]]></Node>
<StgValue><ssdm name="a_i_addr_1"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
:19  %a_i_load_1 = load i32* %a_i_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_i_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="136" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="10">
<![CDATA[
:7  %a_r_load = load i32* %a_r_addr, align 4

]]></Node>
<StgValue><ssdm name="a_r_load"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="10">
<![CDATA[
:9  %a_i_load = load i32* %a_i_addr, align 4

]]></Node>
<StgValue><ssdm name="a_i_load"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
:16  %a_r_load_1 = load i32* %a_r_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_r_load_1"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  store i32 %a_r_load_1, i32* %a_r_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
:19  %a_i_load_1 = load i32* %a_i_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_i_load_1"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  store i32 %a_i_load_1, i32* %a_i_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="142" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
:21  store i32 %a_r_load, i32* %a_r_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
:22  store i32 %a_i_load, i32* %a_i_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %8

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %empty_4 = phi i32 [ %i1_load_1, %11 ], [ %add_ln141, %.loopexit ]

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %empty_4, i32* @i_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln141" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln141_1 = icmp slt i32 %empty_4, %i_1_1

]]></Node>
<StgValue><ssdm name="icmp_ln141_1"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln141" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %xor_ln141 = xor i1 %icmp_ln141_1, true

]]></Node>
<StgValue><ssdm name="xor_ln141"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln141" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln141_2 = icmp slt i32 %i_1_1, %empty_4

]]></Node>
<StgValue><ssdm name="icmp_ln141_2"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln141" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %xor_ln141_1 = xor i1 %icmp_ln141_2, true

]]></Node>
<StgValue><ssdm name="xor_ln141_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  %select_ln141 = select i1 %icmp_ln141, i1 %xor_ln141, i1 %xor_ln141_1

]]></Node>
<StgValue><ssdm name="select_ln141"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %select_ln141, label %13, label %.loopexit23.new.loopexit

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ix_load_1 = load i32* @ix, align 4

]]></Node>
<StgValue><ssdm name="ix_load_1"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="32">
<![CDATA[
:1  %trunc_ln142 = trunc i32 %ix_load_1 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln142"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln142 = add i11 -1, %trunc_ln142

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="11">
<![CDATA[
:3  %sext_ln142 = sext i11 %add_ln142 to i64

]]></Node>
<StgValue><ssdm name="sext_ln142"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ipiv_addr_1 = getelementptr [1000 x i32]* %ipiv, i64 0, i64 %sext_ln142

]]></Node>
<StgValue><ssdm name="ipiv_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="10">
<![CDATA[
:5  %ipiv_load_1 = load i32* %ipiv_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ipiv_load_1"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="0"/>
<literal name="select_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
.loopexit23.new.loopexit:0  br label %.loopexit23.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="select_ln141" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln136" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="select_ln141" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.loopexit23.new:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln141" val="0"/>
</and_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge:0  ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln165"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="162" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="10">
<![CDATA[
:5  %ipiv_load_1 = load i32* %ipiv_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ipiv_load_1"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %ipiv_load_1, i32* @ip, align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln143 = icmp eq i32 %ipiv_load_1, %empty_4

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln143, label %.loopexit, label %.preheader50.preheader

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.preheader50.preheader:0  br label %.preheader50

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader50:0  %k_load_3 = phi i32 [ %add_ln145, %14 ], [ %or_ln137, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="k_load_3"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader50:1  %icmp_ln145 = icmp sgt i32 %k_load_3, %i_2_1

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader50:2  br i1 %icmp_ln145, label %.loopexit.loopexit, label %14

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_load_2 = load i32* @i_s, align 4

]]></Node>
<StgValue><ssdm name="i_load_2"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %mul_ln146 = mul nsw i32 %a_dim1, %k_load_3

]]></Node>
<StgValue><ssdm name="mul_ln146"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_4_1 = add nsw i32 %i_load_2, %mul_ln146

]]></Node>
<StgValue><ssdm name="i_4_1"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="32">
<![CDATA[
:3  %trunc_ln147 = trunc i32 %i_4_1 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:10  %ip_load_1 = load i32* @ip, align 4

]]></Node>
<StgValue><ssdm name="ip_load_1"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %i_5_3 = add nsw i32 %ip_load_1, %mul_ln146

]]></Node>
<StgValue><ssdm name="i_5_3"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="32">
<![CDATA[
:12  %trunc_ln150 = trunc i32 %i_5_3 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln150"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %add_ln145 = add nsw i32 1, %k_load_3

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:0  %add_ln156 = add nsw i32 %ix_load_1, %incx_read

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.loopexit:1  store i32 %add_ln156, i32* @ix, align 4

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:2  %i_load_3 = load i32* @i_s, align 4

]]></Node>
<StgValue><ssdm name="i_load_3"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:3  %add_ln141 = add nsw i32 %i_load_3, %sext_ln136

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:4  br label %12

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="184" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %sub_ln147 = sub i11 %trunc_ln147, %add_ln93

]]></Node>
<StgValue><ssdm name="sub_ln147"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="11">
<![CDATA[
:5  %sext_ln147 = sext i11 %sub_ln147 to i64

]]></Node>
<StgValue><ssdm name="sext_ln147"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_r_addr_2 = getelementptr [1000 x i32]* %a_r, i64 0, i64 %sext_ln147

]]></Node>
<StgValue><ssdm name="a_r_addr_2"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
:7  %a_r_load_2 = load i32* %a_r_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_r_load_2"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a_i_addr_2 = getelementptr [1000 x i32]* %a_i, i64 0, i64 %sext_ln147

]]></Node>
<StgValue><ssdm name="a_i_addr_2"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
:9  %a_i_load_2 = load i32* %a_i_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_i_load_2"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:13  %sub_ln150 = sub i11 %trunc_ln150, %add_ln93

]]></Node>
<StgValue><ssdm name="sub_ln150"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="11">
<![CDATA[
:14  %sext_ln150 = sext i11 %sub_ln150 to i64

]]></Node>
<StgValue><ssdm name="sext_ln150"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %a_r_addr_3 = getelementptr [1000 x i32]* %a_r, i64 0, i64 %sext_ln150

]]></Node>
<StgValue><ssdm name="a_r_addr_3"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="10">
<![CDATA[
:16  %a_r_load_3 = load i32* %a_r_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_r_load_3"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %a_i_addr_3 = getelementptr [1000 x i32]* %a_i, i64 0, i64 %sext_ln150

]]></Node>
<StgValue><ssdm name="a_i_addr_3"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
:19  %a_i_load_3 = load i32* %a_i_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_i_load_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="196" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="10">
<![CDATA[
:7  %a_r_load_2 = load i32* %a_r_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_r_load_2"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="10">
<![CDATA[
:9  %a_i_load_2 = load i32* %a_i_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_i_load_2"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="10">
<![CDATA[
:16  %a_r_load_3 = load i32* %a_r_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_r_load_3"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  store i32 %a_r_load_3, i32* %a_r_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
:19  %a_i_load_3 = load i32* %a_i_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_i_load_3"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  store i32 %a_i_load_3, i32* %a_i_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="202" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
:21  store i32 %a_r_load_2, i32* %a_r_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
:22  store i32 %a_i_load_2, i32* %a_i_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %.preheader50

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
