

================================================================
== Vivado HLS Report for 'fft_stage_126'
================================================================
* Date:           Thu Jul 13 17:42:49 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages_loop.proj
* Solution:       solution3
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.790 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514| 5.140 us | 5.140 us |  514|  514|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dft_loop  |      512|      512|         2|          1|          1|   512|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     162|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      54|    -|
|Register         |        -|      -|      35|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      35|     216|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Out_I_1_V_d1             |     +    |      0|  0|  29|          22|          22|
    |Out_R_1_V_d1             |     +    |      0|  0|  29|          22|          22|
    |t_fu_159_p2              |     +    |      0|  0|  17|          10|           1|
    |Out_I_1_V_d0             |     -    |      0|  0|  29|          22|          22|
    |Out_R_1_V_d0             |     -    |      0|  0|  29|          22|          22|
    |icmp_ln50_fu_153_p2      |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |i_lower_fu_171_p2        |    or    |      0|  0|  10|          10|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 162|         122|         105|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |t_0_reg_142              |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         11|   13|         29|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln50_reg_217        |   1|   0|    1|          0|
    |t_0_reg_142              |  10|   0|   10|          0|
    |zext_ln58_reg_226        |   9|   0|   64|         55|
    |zext_ln60_reg_242        |   9|   0|   64|         55|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  35|   0|  145|        110|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | fft_stage.126 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | fft_stage.126 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | fft_stage.126 | return value |
|ap_done             | out |    1| ap_ctrl_hs | fft_stage.126 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | fft_stage.126 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | fft_stage.126 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | fft_stage.126 | return value |
|X_R_0_V_address0    | out |   10|  ap_memory |    X_R_0_V    |     array    |
|X_R_0_V_ce0         | out |    1|  ap_memory |    X_R_0_V    |     array    |
|X_R_0_V_q0          |  in |   22|  ap_memory |    X_R_0_V    |     array    |
|X_R_0_V_address1    | out |   10|  ap_memory |    X_R_0_V    |     array    |
|X_R_0_V_ce1         | out |    1|  ap_memory |    X_R_0_V    |     array    |
|X_R_0_V_q1          |  in |   22|  ap_memory |    X_R_0_V    |     array    |
|X_I_0_V_address0    | out |   10|  ap_memory |    X_I_0_V    |     array    |
|X_I_0_V_ce0         | out |    1|  ap_memory |    X_I_0_V    |     array    |
|X_I_0_V_q0          |  in |   22|  ap_memory |    X_I_0_V    |     array    |
|X_I_0_V_address1    | out |   10|  ap_memory |    X_I_0_V    |     array    |
|X_I_0_V_ce1         | out |    1|  ap_memory |    X_I_0_V    |     array    |
|X_I_0_V_q1          |  in |   22|  ap_memory |    X_I_0_V    |     array    |
|Out_R_1_V_address0  | out |   10|  ap_memory |   Out_R_1_V   |     array    |
|Out_R_1_V_ce0       | out |    1|  ap_memory |   Out_R_1_V   |     array    |
|Out_R_1_V_we0       | out |    1|  ap_memory |   Out_R_1_V   |     array    |
|Out_R_1_V_d0        | out |   22|  ap_memory |   Out_R_1_V   |     array    |
|Out_R_1_V_address1  | out |   10|  ap_memory |   Out_R_1_V   |     array    |
|Out_R_1_V_ce1       | out |    1|  ap_memory |   Out_R_1_V   |     array    |
|Out_R_1_V_we1       | out |    1|  ap_memory |   Out_R_1_V   |     array    |
|Out_R_1_V_d1        | out |   22|  ap_memory |   Out_R_1_V   |     array    |
|Out_I_1_V_address0  | out |   10|  ap_memory |   Out_I_1_V   |     array    |
|Out_I_1_V_ce0       | out |    1|  ap_memory |   Out_I_1_V   |     array    |
|Out_I_1_V_we0       | out |    1|  ap_memory |   Out_I_1_V   |     array    |
|Out_I_1_V_d0        | out |   22|  ap_memory |   Out_I_1_V   |     array    |
|Out_I_1_V_address1  | out |   10|  ap_memory |   Out_I_1_V   |     array    |
|Out_I_1_V_ce1       | out |    1|  ap_memory |   Out_I_1_V   |     array    |
|Out_I_1_V_we1       | out |    1|  ap_memory |   Out_I_1_V   |     array    |
|Out_I_1_V_d1        | out |   22|  ap_memory |   Out_I_1_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

