myproject_axi_fpext_32ns_64_3_1
myproject_axi_ashr_54ns_32ns_54_2_1
regslice_core
shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb
myproject_axi_mux_42_16_1_1
myproject_axi_mul_mul_16s_10s_26_3_1
dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7
dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V
pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi
shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW
myproject_axi_mux_83_16_1_1
myproject_axi_mul_mul_16s_11s_26_3_1
dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6
dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V
pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde
shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew
myproject_axi_mux_727_16_1_1
myproject_axi_mux_164_16_1_1
myproject_axi_mul_mul_12s_16s_26_3_1
dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4
dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V
myproject_axi_mux_1448_16_1_1
dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2
dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V
myproject_axi_mul_mul_11s_16s_26_3_1
dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx
dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V
dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V
sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_s_sigmoid_table1
fifo_w16_d1156_A
fifo_w16_d1156_A
fifo_w16_d1156_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d100_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d64_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d324_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d256_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1024_A
fifo_w16_d1156_A
fifo_w16_d1156_A
fifo_w16_d1156_A
fifo_w16_d1156_A
fifo_w16_d1156_A
fifo_w16_d1156_A
fifo_w16_d1156_A
fifo_w16_d1156_A
fifo_w16_d1024_A
start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0
start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0
start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4b9t
start_for_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0
start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config2cau
start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
start_for_clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0
start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7cbu
start_for_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0
start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config2ccu
start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0
start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0
start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0
start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10cdu
start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0
start_for_resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0
start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0
start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14ceu
start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0
start_for_resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0
start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config2cfu
start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0
start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_U0
myproject_axi_lshr_32ns_32ns_32_2_1
myproject_axi_shl_64ns_32ns_64_2_1
regslice_core
fifo_w16_d1024_A_x
fifo_w16_d1024_A_x
fifo_w16_d1024_A_x
fifo_w1_d3_A
fifo_w16_d1024_A_x
start_for_myproject_U0
start_for_Loop_2_proc_U0
regslice_core
Loop_1_proc604
zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s
dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s
conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s
relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_s
pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s
dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s
conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_s
pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s
dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s
conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_s
relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s
zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s
dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s
conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_s
relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_s
resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_s
concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s
concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s
zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config14_s
dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s
conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_s
relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_s
resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_s
concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s
concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s
zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_s
shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config18_s
dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0
compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s
conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_s
sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_s
myproject
Loop_2_proc
myproject_axi
