

================================================================
== Vitis HLS Report for 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1'
================================================================
* Date:           Thu Apr 17 09:53:02 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conv2d_hls
* Solution:       sol1 (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu37p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_1  |      451|      451|         2|          1|          1|   450|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernels/conv2d_kernel.cpp:42]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln42_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln42"   --->   Operation 5 'read' 'sext_ln42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln42_cast = sext i61 %sext_ln42_read"   --->   Operation 6 'sext' 'sext_ln42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %HBM0, void @empty_8, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_15, void @empty_12, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln42 = store i7 0, i7 %i" [kernels/conv2d_kernel.cpp:42]   --->   Operation 8 'store' 'store_ln42' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [kernels/conv2d_kernel.cpp:42]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i7 %i_1" [kernels/conv2d_kernel.cpp:42]   --->   Operation 11 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.70ns)   --->   "%add_ln42 = add i7 %i_1, i7 1" [kernels/conv2d_kernel.cpp:42]   --->   Operation 12 'add' 'add_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %trunc_ln42, void, void %for.inc.split._crit_edge" [kernels/conv2d_kernel.cpp:42]   --->   Operation 13 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln42 = store i7 %add_ln42, i7 %i" [kernels/conv2d_kernel.cpp:42]   --->   Operation 14 'store' 'store_ln42' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc" [kernels/conv2d_kernel.cpp:42]   --->   Operation 15 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %HBM0"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%HBM0_addr = getelementptr i64 %HBM0, i64 %sext_ln42_cast" [kernels/conv2d_kernel.cpp:42]   --->   Operation 17 'getelementptr' 'HBM0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [kernels/conv2d_kernel.cpp:43]   --->   Operation 18 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 450, i64 450, i64 450" [kernels/conv2d_kernel.cpp:42]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [kernels/conv2d_kernel.cpp:42]   --->   Operation 20 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (2.19ns)   --->   "%HBM0_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %HBM0_addr" [kernels/conv2d_kernel.cpp:42]   --->   Operation 21 'read' 'HBM0_addr_read' <Predicate = (!trunc_ln42)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split._crit_edge"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!trunc_ln42)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ HBM0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln42]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111]
sext_ln42_read         (read             ) [ 0000]
sext_ln42_cast         (sext             ) [ 0011]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln42             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_1                    (load             ) [ 0000]
trunc_ln42             (trunc            ) [ 0011]
add_ln42               (add              ) [ 0000]
br_ln42                (br               ) [ 0000]
store_ln42             (store            ) [ 0000]
br_ln42                (br               ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
HBM0_addr              (getelementptr    ) [ 0000]
specpipeline_ln43      (specpipeline     ) [ 0000]
speclooptripcount_ln42 (speclooptripcount) [ 0000]
specloopname_ln42      (specloopname     ) [ 0000]
HBM0_addr_read         (read             ) [ 0000]
br_ln0                 (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="HBM0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HBM0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln42">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="sext_ln42_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="61" slack="0"/>
<pin id="50" dir="0" index="1" bw="61" slack="0"/>
<pin id="51" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln42_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="HBM0_addr_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HBM0_addr_read/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="sext_ln42_cast_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="61" slack="0"/>
<pin id="61" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_cast/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln42_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="7" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_1_load_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="1"/>
<pin id="70" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="trunc_ln42_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="7" slack="0"/>
<pin id="73" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="add_ln42_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="7" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln42_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="0"/>
<pin id="83" dir="0" index="1" bw="7" slack="1"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="HBM0_addr_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="61" slack="2"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="HBM0_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="99" class="1005" name="sext_ln42_cast_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="2"/>
<pin id="101" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln42_cast "/>
</bind>
</comp>

<comp id="104" class="1005" name="trunc_ln42_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln42 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="42" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="48" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="68" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="79"><net_src comp="68" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="75" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="86" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="95"><net_src comp="44" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="97"><net_src comp="92" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="98"><net_src comp="92" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="102"><net_src comp="59" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="107"><net_src comp="71" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 : HBM0 | {3 }
	Port: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 : sext_ln42 | {1 }
  - Chain level:
	State 1
		store_ln42 : 1
	State 2
		trunc_ln42 : 1
		add_ln42 : 1
		br_ln42 : 2
		store_ln42 : 2
	State 3
		HBM0_addr_read : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln42_fu_75      |    0    |    14   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln42_read_read_fu_48 |    0    |    0    |
|          | HBM0_addr_read_read_fu_54 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln42_cast_fu_59   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |      trunc_ln42_fu_71     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    14   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|       i_reg_92      |    7   |
|sext_ln42_cast_reg_99|   64   |
|  trunc_ln42_reg_104 |    1   |
+---------------------+--------+
|        Total        |   72   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   72   |    -   |
+-----------+--------+--------+
|   Total   |   72   |   14   |
+-----------+--------+--------+
