==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file 'Z:/Documents/workspace/zysh101/src/hls/devnull.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:05:27 . Memory (MB): peak = 189.297 ; gain = 139.777
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:05:28 . Memory (MB): peak = 189.297 ; gain = 139.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:05:28 . Memory (MB): peak = 189.297 ; gain = 139.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:05:29 . Memory (MB): peak = 189.297 ; gain = 139.777
INFO: [XFORM 203-1101] Packing variable 'inv.V' (Z:/Documents/workspace/zysh101/src/hls/devnull.cpp:17) into a 32-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:05:29 . Memory (MB): peak = 202.840 ; gain = 153.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:05:29 . Memory (MB): peak = 205.160 ; gain = 155.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'datadevnull' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'devnull' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 170.552 seconds; current allocated memory: 159.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 159.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'datadevnull' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 159.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 159.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'devnull' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'devnull'.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 160.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'datadevnull' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'datadevnull/inv_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'datadevnull/params_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'datadevnull' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Port 'datadevnull/inv_V_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'datadevnull/inv_V_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'datadevnull/inv_V_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'datadevnull'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 160.246 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:05:30 . Memory (MB): peak = 206.813 ; gain = 157.293
INFO: [SYSC 207-301] Generating SystemC RTL for datadevnull.
INFO: [VHDL 208-304] Generating VHDL RTL for datadevnull.
INFO: [VLOG 209-307] Generating Verilog RTL for datadevnull.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
INFO: [HLS 200-112] Total elapsed time: 451.784 seconds; peak allocated memory: 160.246 MB.
