Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec 11 23:57:12 2025
| Host         : Junjie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (6)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   55          inf        0.000                      0                   55           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 4.390ns (52.930%)  route 3.904ns (47.070%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_FSM/s_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.911     1.367    Inst_FSM/s_piso_actual_reg[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.149     1.516 r  Inst_FSM/segment_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.993     4.509    segment_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.785     8.294 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.294    segment[6]
    T10                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.022ns  (logic 4.135ns (51.551%)  route 3.887ns (48.449%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_FSM/s_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.911     1.367    Inst_FSM/s_piso_actual_reg[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     1.491 r  Inst_FSM/segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.976     4.467    segment_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.022 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.022    segment[5]
    R10                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 4.363ns (56.264%)  route 3.392ns (43.736%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_FSM/s_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.911     1.367    Inst_FSM/s_piso_actual_reg[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.149     1.516 r  Inst_FSM/segment_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.481     3.997    segment_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     7.755 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.755    segment[3]
    K13                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.742ns  (logic 4.141ns (53.487%)  route 3.601ns (46.513%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_FSM/s_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.885     1.341    Inst_FSM/s_piso_actual_reg[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.124     1.465 r  Inst_FSM/segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.716     4.181    segment_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.742 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.742    segment[1]
    T11                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            motor[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.418ns  (logic 4.351ns (58.657%)  route 3.067ns (41.343%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  Inst_FSM/FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_FSM/FSM_sequential_current_state_reg[0]/Q
                         net (fo=8, routed)           1.001     1.457    Inst_FSM/FSM_sequential_current_state_reg[0]_0[0]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.152     1.609 r  Inst_FSM/motor_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.066     3.675    motor_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.743     7.418 r  motor_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.418    motor[1]
    K15                                                               r  motor[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.114ns (56.388%)  route 3.182ns (43.612%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_FSM/s_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.886     1.342    Inst_FSM/s_piso_actual_reg[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     1.466 r  Inst_FSM/segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.296     3.762    segment_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.295 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.295    segment[2]
    P15                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            puerta
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 4.133ns (57.372%)  route 3.071ns (42.628%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  Inst_FSM/FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_FSM/FSM_sequential_current_state_reg[0]/Q
                         net (fo=8, routed)           0.630     1.086    Inst_FSM/FSM_sequential_current_state_reg[0]_0[0]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.124     1.210 r  Inst_FSM/puerta_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.441     3.651    puerta_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.203 r  puerta_OBUF_inst/O
                         net (fo=0)                   0.000     7.203    puerta
    J13                                                               r  puerta (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.106ns  (logic 4.306ns (60.602%)  route 2.799ns (39.398%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_FSM/s_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.885     1.341    Inst_FSM/s_piso_actual_reg[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.154     1.495 r  Inst_FSM/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.915     3.409    segment_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.696     7.106 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.106    segment[4]
    K16                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            motor[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 4.100ns (57.714%)  route 3.004ns (42.286%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  Inst_FSM/FSM_sequential_current_state_reg[1]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=13, routed)          0.706     1.162    Inst_FSM/current_state[1]
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.124     1.286 r  Inst_FSM/motor_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.299     3.584    motor_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.105 r  motor_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.105    motor[0]
    H17                                                               r  motor[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FSM/s_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 4.350ns (62.901%)  route 2.566ns (37.099%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  Inst_FSM/s_piso_actual_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_FSM/s_piso_actual_reg[1]/Q
                         net (fo=14, routed)          0.886     1.342    Inst_FSM/s_piso_actual_reg[1]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.149     1.491 r  Inst_FSM/segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.680     3.171    segment_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745     6.916 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.916    segment[0]
    L18                                                               r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SYNCHRNZR4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  Inst_SYNCHRNZR4/sreg_reg[0]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SYNCHRNZR4/sreg_reg[0]/Q
                         net (fo=1, routed)           0.103     0.244    Inst_SYNCHRNZR4/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR2/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.148ns (54.798%)  route 0.122ns (45.202%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  Inst_EDGEDTCTR2/sreg_reg[0]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_EDGEDTCTR2/sreg_reg[0]/Q
                         net (fo=3, routed)           0.122     0.270    Inst_EDGEDTCTR2/sreg[0]
    SLICE_X1Y95          FDRE                                         r  Inst_EDGEDTCTR2/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SYNCHRNZR3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  Inst_SYNCHRNZR3/sreg_reg[0]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SYNCHRNZR3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.157     0.298    Inst_SYNCHRNZR3/sreg_reg_n_0_[0]
    SLICE_X2Y87          SRL16E                                       r  Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SYNCHRNZR1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.390%)  route 0.163ns (53.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  Inst_SYNCHRNZR1/sreg_reg[0]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SYNCHRNZR1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.304    Inst_SYNCHRNZR1/sreg_reg_n_0_[0]
    SLICE_X2Y95          SRL16E                                       r  Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SYNCHRNZR2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.914%)  route 0.180ns (56.086%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  Inst_SYNCHRNZR2/sreg_reg[0]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SYNCHRNZR2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.180     0.321    Inst_SYNCHRNZR2/sreg_reg_n_0_[0]
    SLICE_X2Y95          SRL16E                                       r  Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SYNCHRNZR_MOTOR/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SYNCHRNZR_MOTOR/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.914%)  route 0.180ns (56.086%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  Inst_SYNCHRNZR_MOTOR/sreg_reg[0]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SYNCHRNZR_MOTOR/sreg_reg[0]/Q
                         net (fo=1, routed)           0.180     0.321    Inst_SYNCHRNZR_MOTOR/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  Inst_SYNCHRNZR_MOTOR/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR_MOTOR/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR_MOTOR/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  Inst_EDGEDTCTR_MOTOR/sreg_reg[1]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_EDGEDTCTR_MOTOR/sreg_reg[1]/Q
                         net (fo=4, routed)           0.186     0.327    Inst_EDGEDTCTR_MOTOR/sreg[1]
    SLICE_X0Y88          FDRE                                         r  Inst_EDGEDTCTR_MOTOR/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR1/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.148ns (44.495%)  route 0.185ns (55.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  Inst_EDGEDTCTR1/sreg_reg[0]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_EDGEDTCTR1/sreg_reg[0]/Q
                         net (fo=3, routed)           0.185     0.333    Inst_EDGEDTCTR1/sreg_0[0]
    SLICE_X1Y95          FDRE                                         r  Inst_EDGEDTCTR1/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR1/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_EDGEDTCTR1/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.151%)  route 0.194ns (57.849%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  Inst_EDGEDTCTR1/sreg_reg[1]/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_EDGEDTCTR1/sreg_reg[1]/Q
                         net (fo=3, routed)           0.194     0.335    Inst_EDGEDTCTR1/sreg_0[1]
    SLICE_X1Y95          FDRE                                         r  Inst_EDGEDTCTR1/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_EDGEDTCTR_MOTOR/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_FSM/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.326%)  route 0.163ns (46.674%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  Inst_EDGEDTCTR_MOTOR/sreg_reg[2]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_EDGEDTCTR_MOTOR/sreg_reg[2]/Q
                         net (fo=3, routed)           0.163     0.304    Inst_FSM/sreg[2]
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.045     0.349 r  Inst_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.349    Inst_FSM/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X0Y89          FDCE                                         r  Inst_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





