module add(
input [3:0] a,
input [3:0] b,
output [4:0] y
);
assign y=a+b;
endmodule
interface addr_if();
logic [3:0] a;
logic [3:0] b;
logic [4:0] c;
endinterface