{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 15 14:12:13 2014 " "Info: Processing started: Wed Oct 15 14:12:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD1602_Update -c LCD1602_Update --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD1602_Update -c LCD1602_Update --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 7 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clk_100us " "Info: Detected ripple clock \"Clk_100us\" as buffer" {  } { { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } } { "g:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100us" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register Current_Disp.st_disp10 register LCD_DATA\[4\]~reg0 132.87 MHz 7.526 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 132.87 MHz between source register \"Current_Disp.st_disp10\" and destination register \"LCD_DATA\[4\]~reg0\" (period= 7.526 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.276 ns + Longest register register " "Info: + Longest register to register delay is 7.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Current_Disp.st_disp10 1 REG LCFF_X26_Y5_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N25; Fanout = 2; REG Node = 'Current_Disp.st_disp10'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Current_Disp.st_disp10 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.534 ns) 1.631 ns Selector33~0 2 COMB LCCOMB_X26_Y5_N18 2 " "Info: 2: + IC(1.097 ns) + CELL(0.534 ns) = 1.631 ns; Loc. = LCCOMB_X26_Y5_N18; Fanout = 2; COMB Node = 'Selector33~0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { Current_Disp.st_disp10 Selector33~0 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.647 ns) 2.977 ns Selector33~1 3 COMB LCCOMB_X26_Y5_N2 2 " "Info: 3: + IC(0.699 ns) + CELL(0.647 ns) = 2.977 ns; Loc. = LCCOMB_X26_Y5_N2; Fanout = 2; COMB Node = 'Selector33~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { Selector33~0 Selector33~1 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.647 ns) 5.427 ns Selector34~4 4 COMB LCCOMB_X26_Y9_N4 1 " "Info: 4: + IC(1.803 ns) + CELL(0.647 ns) = 5.427 ns; Loc. = LCCOMB_X26_Y9_N4; Fanout = 1; COMB Node = 'Selector34~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { Selector33~1 Selector34~4 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.651 ns) 7.168 ns Selector34~9 5 COMB LCCOMB_X26_Y10_N8 1 " "Info: 5: + IC(1.090 ns) + CELL(0.651 ns) = 7.168 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 1; COMB Node = 'Selector34~9'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { Selector34~4 Selector34~9 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.276 ns LCD_DATA\[4\]~reg0 6 REG LCFF_X26_Y10_N9 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 7.276 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 3; REG Node = 'LCD_DATA\[4\]~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector34~9 LCD_DATA[4]~reg0 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.587 ns ( 35.56 % ) " "Info: Total cell delay = 2.587 ns ( 35.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.689 ns ( 64.44 % ) " "Info: Total interconnect delay = 4.689 ns ( 64.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { Current_Disp.st_disp10 Selector33~0 Selector33~1 Selector34~4 Selector34~9 LCD_DATA[4]~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.276 ns" { Current_Disp.st_disp10 {} Selector33~0 {} Selector33~1 {} Selector34~4 {} Selector34~9 {} LCD_DATA[4]~reg0 {} } { 0.000ns 1.097ns 0.699ns 1.803ns 1.090ns 0.000ns } { 0.000ns 0.534ns 0.647ns 0.647ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 6.946 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 6.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'Clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.970 ns) 3.536 ns Clk_100us 2 REG LCFF_X21_Y6_N13 1 " "Info: 2: + IC(1.466 ns) + CELL(0.970 ns) = 3.536 ns; Loc. = LCFF_X21_Y6_N13; Fanout = 1; REG Node = 'Clk_100us'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { Clk Clk_100us } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.000 ns) 5.422 ns Clk_100us~clkctrl 3 COMB CLKCTRL_G4 52 " "Info: 3: + IC(1.886 ns) + CELL(0.000 ns) = 5.422 ns; Loc. = CLKCTRL_G4; Fanout = 52; COMB Node = 'Clk_100us~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { Clk_100us Clk_100us~clkctrl } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 6.946 ns LCD_DATA\[4\]~reg0 4 REG LCFF_X26_Y10_N9 3 " "Info: 4: + IC(0.858 ns) + CELL(0.666 ns) = 6.946 ns; Loc. = LCFF_X26_Y10_N9; Fanout = 3; REG Node = 'LCD_DATA\[4\]~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { Clk_100us~clkctrl LCD_DATA[4]~reg0 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.39 % ) " "Info: Total cell delay = 2.736 ns ( 39.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.210 ns ( 60.61 % ) " "Info: Total interconnect delay = 4.210 ns ( 60.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { Clk Clk_100us Clk_100us~clkctrl LCD_DATA[4]~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.946 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} LCD_DATA[4]~reg0 {} } { 0.000ns 0.000ns 1.466ns 1.886ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 6.932 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 6.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'Clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.970 ns) 3.536 ns Clk_100us 2 REG LCFF_X21_Y6_N13 1 " "Info: 2: + IC(1.466 ns) + CELL(0.970 ns) = 3.536 ns; Loc. = LCFF_X21_Y6_N13; Fanout = 1; REG Node = 'Clk_100us'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { Clk Clk_100us } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.000 ns) 5.422 ns Clk_100us~clkctrl 3 COMB CLKCTRL_G4 52 " "Info: 3: + IC(1.886 ns) + CELL(0.000 ns) = 5.422 ns; Loc. = CLKCTRL_G4; Fanout = 52; COMB Node = 'Clk_100us~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { Clk_100us Clk_100us~clkctrl } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 6.932 ns Current_Disp.st_disp10 4 REG LCFF_X26_Y5_N25 2 " "Info: 4: + IC(0.844 ns) + CELL(0.666 ns) = 6.932 ns; Loc. = LCFF_X26_Y5_N25; Fanout = 2; REG Node = 'Current_Disp.st_disp10'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Clk_100us~clkctrl Current_Disp.st_disp10 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.47 % ) " "Info: Total cell delay = 2.736 ns ( 39.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.196 ns ( 60.53 % ) " "Info: Total interconnect delay = 4.196 ns ( 60.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { Clk Clk_100us Clk_100us~clkctrl Current_Disp.st_disp10 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} Current_Disp.st_disp10 {} } { 0.000ns 0.000ns 1.466ns 1.886ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { Clk Clk_100us Clk_100us~clkctrl LCD_DATA[4]~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.946 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} LCD_DATA[4]~reg0 {} } { 0.000ns 0.000ns 1.466ns 1.886ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { Clk Clk_100us Clk_100us~clkctrl Current_Disp.st_disp10 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} Current_Disp.st_disp10 {} } { 0.000ns 0.000ns 1.466ns 1.886ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 67 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { Current_Disp.st_disp10 Selector33~0 Selector33~1 Selector34~4 Selector34~9 LCD_DATA[4]~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.276 ns" { Current_Disp.st_disp10 {} Selector33~0 {} Selector33~1 {} Selector34~4 {} Selector34~9 {} LCD_DATA[4]~reg0 {} } { 0.000ns 1.097ns 0.699ns 1.803ns 1.090ns 0.000ns } { 0.000ns 0.534ns 0.647ns 0.647ns 0.651ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { Clk Clk_100us Clk_100us~clkctrl LCD_DATA[4]~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.946 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} LCD_DATA[4]~reg0 {} } { 0.000ns 0.000ns 1.466ns 1.886ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { Clk Clk_100us Clk_100us~clkctrl Current_Disp.st_disp10 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} Current_Disp.st_disp10 {} } { 0.000ns 0.000ns 1.466ns 1.886ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_out\[4\] data_in3\[4\] Clk 5.825 ns register " "Info: tsu for register \"data_out\[4\]\" (data pin = \"data_in3\[4\]\", clock pin = \"Clk\") is 5.825 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.786 ns + Longest pin register " "Info: + Longest pin to register delay is 12.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns data_in3\[4\] 1 PIN PIN_113 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_113; Fanout = 1; PIN Node = 'data_in3\[4\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in3[4] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.223 ns) + CELL(0.624 ns) 7.791 ns Mux3~1 2 COMB LCCOMB_X26_Y8_N6 1 " "Info: 2: + IC(6.223 ns) + CELL(0.624 ns) = 7.791 ns; Loc. = LCCOMB_X26_Y8_N6; Fanout = 1; COMB Node = 'Mux3~1'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.847 ns" { data_in3[4] Mux3~1 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.161 ns) + CELL(0.206 ns) 10.158 ns Mux3~2 3 COMB LCCOMB_X15_Y9_N0 1 " "Info: 3: + IC(2.161 ns) + CELL(0.206 ns) = 10.158 ns; Loc. = LCCOMB_X15_Y9_N0; Fanout = 1; COMB Node = 'Mux3~2'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { Mux3~1 Mux3~2 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.370 ns) 12.678 ns Mux3~4 4 COMB LCCOMB_X25_Y7_N18 1 " "Info: 4: + IC(2.150 ns) + CELL(0.370 ns) = 12.678 ns; Loc. = LCCOMB_X25_Y7_N18; Fanout = 1; COMB Node = 'Mux3~4'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.520 ns" { Mux3~2 Mux3~4 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.786 ns data_out\[4\] 5 REG LCFF_X25_Y7_N19 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 12.786 ns; Loc. = LCFF_X25_Y7_N19; Fanout = 3; REG Node = 'data_out\[4\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux3~4 data_out[4] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.252 ns ( 17.61 % ) " "Info: Total cell delay = 2.252 ns ( 17.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.534 ns ( 82.39 % ) " "Info: Total interconnect delay = 10.534 ns ( 82.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "12.786 ns" { data_in3[4] Mux3~1 Mux3~2 Mux3~4 data_out[4] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "12.786 ns" { data_in3[4] {} data_in3[4]~combout {} Mux3~1 {} Mux3~2 {} Mux3~4 {} data_out[4] {} } { 0.000ns 0.000ns 6.223ns 2.161ns 2.150ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 6.921 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 6.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'Clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.970 ns) 3.536 ns Clk_100us 2 REG LCFF_X21_Y6_N13 1 " "Info: 2: + IC(1.466 ns) + CELL(0.970 ns) = 3.536 ns; Loc. = LCFF_X21_Y6_N13; Fanout = 1; REG Node = 'Clk_100us'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { Clk Clk_100us } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.000 ns) 5.422 ns Clk_100us~clkctrl 3 COMB CLKCTRL_G4 52 " "Info: 3: + IC(1.886 ns) + CELL(0.000 ns) = 5.422 ns; Loc. = CLKCTRL_G4; Fanout = 52; COMB Node = 'Clk_100us~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { Clk_100us Clk_100us~clkctrl } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 6.921 ns data_out\[4\] 4 REG LCFF_X25_Y7_N19 3 " "Info: 4: + IC(0.833 ns) + CELL(0.666 ns) = 6.921 ns; Loc. = LCFF_X25_Y7_N19; Fanout = 3; REG Node = 'data_out\[4\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { Clk_100us~clkctrl data_out[4] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.53 % ) " "Info: Total cell delay = 2.736 ns ( 39.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.185 ns ( 60.47 % ) " "Info: Total interconnect delay = 4.185 ns ( 60.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.921 ns" { Clk Clk_100us Clk_100us~clkctrl data_out[4] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.921 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} data_out[4] {} } { 0.000ns 0.000ns 1.466ns 1.886ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "12.786 ns" { data_in3[4] Mux3~1 Mux3~2 Mux3~4 data_out[4] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "12.786 ns" { data_in3[4] {} data_in3[4]~combout {} Mux3~1 {} Mux3~2 {} Mux3~4 {} data_out[4] {} } { 0.000ns 0.000ns 6.223ns 2.161ns 2.150ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.206ns 0.370ns 0.108ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.921 ns" { Clk Clk_100us Clk_100us~clkctrl data_out[4] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.921 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} data_out[4] {} } { 0.000ns 0.000ns 1.466ns 1.886ns 0.833ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk LCD_DATA\[5\] LCD_DATA\[5\]~reg0 14.864 ns register " "Info: tco from clock \"Clk\" to destination pin \"LCD_DATA\[5\]\" through register \"LCD_DATA\[5\]~reg0\" is 14.864 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 6.946 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 6.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'Clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.970 ns) 3.536 ns Clk_100us 2 REG LCFF_X21_Y6_N13 1 " "Info: 2: + IC(1.466 ns) + CELL(0.970 ns) = 3.536 ns; Loc. = LCFF_X21_Y6_N13; Fanout = 1; REG Node = 'Clk_100us'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { Clk Clk_100us } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.000 ns) 5.422 ns Clk_100us~clkctrl 3 COMB CLKCTRL_G4 52 " "Info: 3: + IC(1.886 ns) + CELL(0.000 ns) = 5.422 ns; Loc. = CLKCTRL_G4; Fanout = 52; COMB Node = 'Clk_100us~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { Clk_100us Clk_100us~clkctrl } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 6.946 ns LCD_DATA\[5\]~reg0 4 REG LCFF_X27_Y10_N9 4 " "Info: 4: + IC(0.858 ns) + CELL(0.666 ns) = 6.946 ns; Loc. = LCFF_X27_Y10_N9; Fanout = 4; REG Node = 'LCD_DATA\[5\]~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { Clk_100us~clkctrl LCD_DATA[5]~reg0 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.39 % ) " "Info: Total cell delay = 2.736 ns ( 39.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.210 ns ( 60.61 % ) " "Info: Total interconnect delay = 4.210 ns ( 60.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { Clk Clk_100us Clk_100us~clkctrl LCD_DATA[5]~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.946 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} LCD_DATA[5]~reg0 {} } { 0.000ns 0.000ns 1.466ns 1.886ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 67 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.614 ns + Longest register pin " "Info: + Longest register to pin delay is 7.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_DATA\[5\]~reg0 1 REG LCFF_X27_Y10_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y10_N9; Fanout = 4; REG Node = 'LCD_DATA\[5\]~reg0'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5]~reg0 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.384 ns) + CELL(3.230 ns) 7.614 ns LCD_DATA\[5\] 2 PIN PIN_32 0 " "Info: 2: + IC(4.384 ns) + CELL(3.230 ns) = 7.614 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'LCD_DATA\[5\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.614 ns" { LCD_DATA[5]~reg0 LCD_DATA[5] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 42.42 % ) " "Info: Total cell delay = 3.230 ns ( 42.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.384 ns ( 57.58 % ) " "Info: Total interconnect delay = 4.384 ns ( 57.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.614 ns" { LCD_DATA[5]~reg0 LCD_DATA[5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.614 ns" { LCD_DATA[5]~reg0 {} LCD_DATA[5] {} } { 0.000ns 4.384ns } { 0.000ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { Clk Clk_100us Clk_100us~clkctrl LCD_DATA[5]~reg0 } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.946 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} LCD_DATA[5]~reg0 {} } { 0.000ns 0.000ns 1.466ns 1.886ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.614 ns" { LCD_DATA[5]~reg0 LCD_DATA[5] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.614 ns" { LCD_DATA[5]~reg0 {} LCD_DATA[5] {} } { 0.000ns 4.384ns } { 0.000ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_out\[7\] data_in6\[7\] Clk 3.296 ns register " "Info: th for register \"data_out\[7\]\" (data pin = \"data_in6\[7\]\", clock pin = \"Clk\") is 3.296 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 6.908 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 6.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'Clk'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.970 ns) 3.536 ns Clk_100us 2 REG LCFF_X21_Y6_N13 1 " "Info: 2: + IC(1.466 ns) + CELL(0.970 ns) = 3.536 ns; Loc. = LCFF_X21_Y6_N13; Fanout = 1; REG Node = 'Clk_100us'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { Clk Clk_100us } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.000 ns) 5.422 ns Clk_100us~clkctrl 3 COMB CLKCTRL_G4 52 " "Info: 3: + IC(1.886 ns) + CELL(0.000 ns) = 5.422 ns; Loc. = CLKCTRL_G4; Fanout = 52; COMB Node = 'Clk_100us~clkctrl'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { Clk_100us Clk_100us~clkctrl } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 6.908 ns data_out\[7\] 4 REG LCFF_X13_Y7_N19 1 " "Info: 4: + IC(0.820 ns) + CELL(0.666 ns) = 6.908 ns; Loc. = LCFF_X13_Y7_N19; Fanout = 1; REG Node = 'data_out\[7\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { Clk_100us~clkctrl data_out[7] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.61 % ) " "Info: Total cell delay = 2.736 ns ( 39.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.172 ns ( 60.39 % ) " "Info: Total interconnect delay = 4.172 ns ( 60.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { Clk Clk_100us Clk_100us~clkctrl data_out[7] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.908 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} data_out[7] {} } { 0.000ns 0.000ns 1.466ns 1.886ns 0.820ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.918 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns data_in6\[7\] 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'data_in6\[7\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in6[7] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.650 ns) 3.810 ns Mux0~3 2 COMB LCCOMB_X13_Y7_N18 1 " "Info: 2: + IC(2.050 ns) + CELL(0.650 ns) = 3.810 ns; Loc. = LCCOMB_X13_Y7_N18; Fanout = 1; COMB Node = 'Mux0~3'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { data_in6[7] Mux0~3 } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.918 ns data_out\[7\] 3 REG LCFF_X13_Y7_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.918 ns; Loc. = LCFF_X13_Y7_N19; Fanout = 1; REG Node = 'data_out\[7\]'" {  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux0~3 data_out[7] } "NODE_NAME" } } { "LCD1602_Update.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/LCD1602_Update/LCD1602_Update.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.868 ns ( 47.68 % ) " "Info: Total cell delay = 1.868 ns ( 47.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.050 ns ( 52.32 % ) " "Info: Total interconnect delay = 2.050 ns ( 52.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.918 ns" { data_in6[7] Mux0~3 data_out[7] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.918 ns" { data_in6[7] {} data_in6[7]~combout {} Mux0~3 {} data_out[7] {} } { 0.000ns 0.000ns 2.050ns 0.000ns } { 0.000ns 1.110ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { Clk Clk_100us Clk_100us~clkctrl data_out[7] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.908 ns" { Clk {} Clk~combout {} Clk_100us {} Clk_100us~clkctrl {} data_out[7] {} } { 0.000ns 0.000ns 1.466ns 1.886ns 0.820ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.918 ns" { data_in6[7] Mux0~3 data_out[7] } "NODE_NAME" } } { "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.918 ns" { data_in6[7] {} data_in6[7]~combout {} Mux0~3 {} data_out[7] {} } { 0.000ns 0.000ns 2.050ns 0.000ns } { 0.000ns 1.110ns 0.650ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 15 14:12:14 2014 " "Info: Processing ended: Wed Oct 15 14:12:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
