-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\valen\Documents\repos\UZ\ultrazohm_sw_working\ip_cores\uz_threephase_VSD_transformation\hdl_pj\hdlsrc\uz_threephase_VSD_transformation\uz_threephase_VSD_transformation_dut.vhd
-- Created: 2022-10-31 09:22:56
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_threephase_VSD_transformation_dut
-- Source Path: uz_threephase_VSD_transformation/uz_threephase_VSD_transformation_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_threephase_VSD_transformation_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        x_in_dq_0                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_in_dq_1                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        theta_el                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
        trigger_new_values                :   IN    std_logic;  -- ufix1
        x_abc1_ll_pl_0                    :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_abc1_ll_pl_1                    :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_abc1_ll_pl_2                    :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        ce_out                            :   OUT   std_logic;  -- ufix1
        theta_el_axi                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
        x_abc_out_axi_0                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_out_axi_1                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_out_axi_2                   :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_0                           :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_1                           :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_abc_2                           :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
        x_out_dq_0                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        x_out_dq_1                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        refresh_values                    :   OUT   std_logic  -- ufix1
        );
END uz_threephase_VSD_transformation_dut;


ARCHITECTURE rtl OF uz_threephase_VSD_transformation_dut IS

  -- Component Declarations
  COMPONENT uz_threephase_VSD_transformation_src_abc_to_dq
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          x_in_dq_0                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_in_dq_1                       :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          theta_el                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
          trigger_new_values              :   IN    std_logic;  -- ufix1
          x_abc1_ll_pl_0                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc1_ll_pl_1                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_abc1_ll_pl_2                  :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          ce_out                          :   OUT   std_logic;  -- ufix1
          theta_el_axi                    :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En14
          x_abc_out_axi_0                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_1                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_out_axi_2                 :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_0                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_1                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_abc_2                         :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En18
          x_out_dq_0                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          x_out_dq_1                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          refresh_values                  :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_threephase_VSD_transformation_src_abc_to_dq
    USE ENTITY work.uz_threephase_VSD_transformation_src_abc_to_dq(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL theta_el_axi_sig                 : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL x_abc_out_axi_0_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_out_axi_1_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_out_axi_2_sig              : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_0_sig                      : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_1_sig                      : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_abc_2_sig                      : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_0_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL x_out_dq_1_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL refresh_values_sig               : std_logic;  -- ufix1

BEGIN
  u_uz_threephase_VSD_transformation_src_abc_to_dq : uz_threephase_VSD_transformation_src_abc_to_dq
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              x_in_dq_0 => x_in_dq_0,  -- sfix27_En18
              x_in_dq_1 => x_in_dq_1,  -- sfix27_En18
              theta_el => theta_el,  -- sfix18_En14
              trigger_new_values => trigger_new_values,  -- ufix1
              x_abc1_ll_pl_0 => x_abc1_ll_pl_0,  -- sfix27_En16
              x_abc1_ll_pl_1 => x_abc1_ll_pl_1,  -- sfix27_En16
              x_abc1_ll_pl_2 => x_abc1_ll_pl_2,  -- sfix27_En16
              ce_out => ce_out_sig,  -- ufix1
              theta_el_axi => theta_el_axi_sig,  -- sfix18_En14
              x_abc_out_axi_0 => x_abc_out_axi_0_sig,  -- sfix27_En18
              x_abc_out_axi_1 => x_abc_out_axi_1_sig,  -- sfix27_En18
              x_abc_out_axi_2 => x_abc_out_axi_2_sig,  -- sfix27_En18
              x_abc_0 => x_abc_0_sig,  -- sfix27_En18
              x_abc_1 => x_abc_1_sig,  -- sfix27_En18
              x_abc_2 => x_abc_2_sig,  -- sfix27_En18
              x_out_dq_0 => x_out_dq_0_sig,  -- sfix27_En16
              x_out_dq_1 => x_out_dq_1_sig,  -- sfix27_En16
              refresh_values => refresh_values_sig  -- ufix1
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  refresh_values <= refresh_values_sig;

  theta_el_axi <= theta_el_axi_sig;

  x_abc_out_axi_0 <= x_abc_out_axi_0_sig;

  x_abc_out_axi_1 <= x_abc_out_axi_1_sig;

  x_abc_out_axi_2 <= x_abc_out_axi_2_sig;

  x_abc_0 <= x_abc_0_sig;

  x_abc_1 <= x_abc_1_sig;

  x_abc_2 <= x_abc_2_sig;

  x_out_dq_0 <= x_out_dq_0_sig;

  x_out_dq_1 <= x_out_dq_1_sig;

END rtl;

