// Seed: 2264044500
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout tri1 id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_14;
  ;
  wire id_15;
  assign id_10 = 1;
  wire id_16;
  wire [-1 : -1] id_17;
  string id_18 = "", id_19;
  wire id_20;
endmodule
module module_1 #(
    parameter id_10 = 32'd13,
    parameter id_14 = 32'd26,
    parameter id_36 = 32'd91
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire _id_14;
  output uwire id_13;
  output wire id_12;
  output wire id_11;
  input wire _id_10;
  inout wire id_9;
  output uwire id_8;
  inout wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_1,
      id_16,
      id_7,
      id_8,
      id_1,
      id_9,
      id_17,
      id_20,
      id_17,
      id_7,
      id_15,
      id_15,
      id_9
  );
  inout wire id_5;
  input wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = id_23;
  assign id_5  = id_15;
  wire id_24;
  assign id_8 = 1;
  wire  [  id_14  :  id_10  ]  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  _id_36  ;
  assign id_13 = -1;
  assign id_35 = id_17;
  logic [7:0] id_37;
  wire id_38;
endmodule
