m255
K3
13
cModel Technology
Z0 dC:\Users\wswil\Documents\02-Uni\Year 4\Module Notes\ELEC373 - Dig Syst Design\Assignment 1\Verilog\tx_parity_checker\simulation\qsim
vtx_parity_checker
Z1 !s100 8?A@zFnVeN?T@NXc^@IU[2
Z2 Ij<WM6V>QW4Z7DoGd4fikJ2
Z3 V<Qd_kNa2c0_KIIW]AiThD1
Z4 dC:\Users\wswil\Documents\02_Uni\Year 4\Module Notes\ELEC373 - Dig Syst Design\Assignment 1\Verilog\tx_parity_checker\simulation\qsim
Z5 w1700857862
Z6 8tx_parity_checker.vo
Z7 Ftx_parity_checker.vo
L0 31
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -work|work|tx_parity_checker.vo|
Z10 o-work work -O0
!i10b 1
!s85 0
Z11 !s108 1700857864.097000
Z12 !s107 tx_parity_checker.vo|
!s101 -O0
vtx_parity_checker_vlg_check_tst
!i10b 1
!s100 IfAmZcVX=EzHX^1QJ9am70
IBLbjGa@CHQ`1SV8[iYW=k2
Vl6_:mGnjUa56Cii?iWl:?0
R4
Z13 w1700857861
Z14 8tx_parity_checker.vt
Z15 Ftx_parity_checker.vt
L0 57
R8
r1
!s85 0
31
Z16 !s108 1700857864.198000
Z17 !s107 tx_parity_checker.vt|
Z18 !s90 -work|work|tx_parity_checker.vt|
!s101 -O0
R10
vtx_parity_checker_vlg_sample_tst
!i10b 1
Z19 !s100 43;6YAQ>NFJAk5KW;WFeF2
Z20 IN9_;zHmG66iI3]UOC3Q;30
Z21 VA1_W:Tfa?;Ojo<d`>P3e70
R4
R13
R14
R15
L0 29
R8
r1
!s85 0
31
R16
R17
R18
!s101 -O0
R10
vtx_parity_checker_vlg_vec_tst
!i10b 1
!s100 dld=g`S_47ljl]QZZBITT2
I;g7PPoI;UT6U4OU3hLEGY3
Z22 VENZhGzXdGYM6n>K=U>L6l1
R4
R13
R14
R15
L0 331
R8
r1
!s85 0
31
R16
R17
R18
!s101 -O0
R10
