
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jz2292' on host 'en-ec-brg-zhang-xcel.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Fri Dec 08 02:26:12 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3'
Sourcing Tcl script 'Bert_layer_dataflow_region_3.tcl'
INFO: [HLS 200-1510] Running: open_project Bert_layer_dataflow_region_3 
INFO: [HLS 200-10] Creating and opening project '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3'.
INFO: [HLS 200-1510] Running: set_top Bert_layer_dataflow_region_3 
INFO: [HLS 200-1510] Running: add_files /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp -cflags  -I /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L 
INFO: [HLS 200-10] Adding design file '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname Bert_layer_dataflow_region_3 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file '/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:54:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:54:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:115:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:115:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:195:26)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:195:58)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:187:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:177:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:256:26)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:256:58)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:248:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:238:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:313:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:354:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:544:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:546:51)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:547:26)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:548:53)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:550:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:550:35)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 20 issue(s) in file /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 31.03 seconds. CPU system time: 2.75 seconds. Elapsed time: 34.15 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'l_mean_var_i14' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:450:29)
INFO: [HLS 214-291] Loop 'l_mean_var_i16' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:468:18)
INFO: [HLS 214-291] Loop 'l_i13' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:417:20)
INFO: [HLS 214-291] Loop 'l_bias_scale_i' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:264:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_153_6' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:153:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_4' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:142:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_145_5' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:145:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_1' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:122:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_2' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:126:21)
INFO: [HLS 214-291] Loop 'l_i20' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:367:20)
INFO: [HLS 214-291] Loop 'l_bias_scale_i' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:203:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_92_6' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:92:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_4' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:81:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_5' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:84:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_1' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:61:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_2' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:65:20)
INFO: [HLS 214-291] Loop 'l_loader_i' is marked as complete unroll implied by the pipeline pragma (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:296:25)
INFO: [HLS 214-186] Unrolling loop 'l_mean_var_i14' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:450:29) in function 'Layer_norm1' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:436:0)
INFO: [HLS 214-186] Unrolling loop 'l_mean_var_i16' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:468:18) in function 'Layer_norm1' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:436:0)
INFO: [HLS 214-186] Unrolling loop 'l_i13' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:417:20) in function 'Res_layer1' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:395:0)
INFO: [HLS 214-186] Unrolling loop 'l_bias_scale_i' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:264:25) in function 'Linear_layer_ds2' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:226:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_153_6' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:153:21) in function 'systolic_array_ds2' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_4' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:142:20) in function 'systolic_array_ds2' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_145_5' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:145:21) in function 'systolic_array_ds2' completely with a factor of 16 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:132:18) in function 'systolic_array_ds2' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_3' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:134:20) in function 'systolic_array_ds2' completely with a factor of 16 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_1' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:122:21) in function 'systolic_array_ds2' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_2' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:126:21) in function 'systolic_array_ds2' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:103:0)
INFO: [HLS 214-186] Unrolling loop 'l_i20' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:367:20) in function 'Gelu_layer' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:345:0)
INFO: [HLS 214-186] Unrolling loop 'l_bias_scale_i' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:203:25) in function 'Linear_layer_ds1' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:165:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_6' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:92:20) in function 'systolic_array_ds1' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_4' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:81:19) in function 'systolic_array_ds1' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_5' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:84:20) in function 'systolic_array_ds1' completely with a factor of 16 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:71:18) in function 'systolic_array_ds1' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_3' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:73:19) in function 'systolic_array_ds1' completely with a factor of 16 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:61:20) in function 'systolic_array_ds1' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_2' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:65:20) in function 'systolic_array_ds1' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'l_loader_i' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:296:25) in function 'input_loader_ds1_res1' completely with a factor of 8 (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:287:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:471:54)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf28': Cyclic partitioning with factor 8 on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/const/buf28.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf27': Cyclic partitioning with factor 8 on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/const/buf27.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf26': Cyclic partitioning with factor 8 on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/const/buf26.h:1:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL5buf25': Cyclic partitioning with factor 8 on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/const/buf25.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:50:13)
INFO: [HLS 214-248] Applying array_partition to 'buf': Cyclic partitioning with factor 2 on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:346:19)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:111:13)
INFO: [HLS 214-248] Applying array_partition to 'buf': Cyclic partitioning with factor 2 on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:396:19)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:437:11)
INFO: [HLS 214-248] Applying array_partition to 'block_w_ds1_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:536:29)
INFO: [HLS 214-248] Applying array_partition to 'block_w_ds2_loader': Complete partitioning on dimension 1. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:539:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds1_loader_0' with compact=bit mode in 128-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:536:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds1_loader_1' with compact=bit mode in 128-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:536:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds2_loader_0' with compact=bit mode in 128-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:539:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_w_ds2_loader_1' with compact=bit mode in 128-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:539:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:43:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:44:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_16' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_15' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_14' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_13' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 8-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:104:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_15_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_14_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_13_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_12_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 16-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:105:27)
INFO: [HLS 214-241] Aggregating maxi variable 'outp_addr' with compact=none mode in 256-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:504:0)
INFO: [HLS 214-241] Aggregating maxi variable 'w_ds2_addr' with compact=none mode in 256-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:504:0)
INFO: [HLS 214-241] Aggregating maxi variable 'w_ds1_addr' with compact=none mode in 256-bits (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:504:0)
INFO: [HLS 214-115] Multiple burst reads of length 704512 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:315:27)
INFO: [HLS 214-115] Multiple burst reads of length 704512 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:328:27)
INFO: [HLS 214-115] Multiple burst writes of length 131072 and bit width 512 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:484:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<256>s.i256' into 'input_loader_ds1_res1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'input_loader_ds1_res1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint<256>s' into 'input_loader_ds1_res1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'input_loader_ds1_res1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'input_loader_ds1_res1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint<128>s' into 'weight_loader_r3.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.141.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.141.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.142.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.142.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.143.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.143.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.144.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.144.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.145.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.145.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.146.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.146.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.147.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.147.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.148.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.148.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.149.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.149.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.150.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.150.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.151.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.151.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.152.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.152.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.153.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.153.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.154.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.154.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.155.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.155.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.156.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.156.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.157.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.157.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.158.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.158.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.159.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.159.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.160.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.160.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.161.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.161.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.162.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.162.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.163.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.163.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.164.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.164.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.165.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.165.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.166.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.166.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.167.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.167.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.168.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.168.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.169.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.169.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.170.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.170.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.171.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.171.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.172.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.172.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.173.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.173.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.174.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.174.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.175.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.175.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.176.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.176.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.177.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.177.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.178.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.178.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.179.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.179.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.180.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.180.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.181.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.181.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.182.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.182.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.183.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.183.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.184.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.184.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.185.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.185.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.186.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.186.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.187.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.187.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.188.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.188.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.189.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.189.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.190.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.190.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.191.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.191.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.192.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.192.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.193.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.193.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.194.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.194.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.195.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.195.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.196.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.196.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.197.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.197.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.198.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.198.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.199.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.199.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.200.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.200.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.201.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.201.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.202.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.202.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.203.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.203.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.204.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.204.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.205.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.205.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.206.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.206.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.207.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.207.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.208.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.208.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.209.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.209.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.210.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.210.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.211.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.211.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.212.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.212.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.213.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.213.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.214.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.214.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.215.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.215.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.216.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.216.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.217.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.217.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.218.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.218.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.219.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.219.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.220.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.220.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.221.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.221.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.222.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.222.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.223.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.223.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.224.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.224.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.225.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.225.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.226.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.226.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.227.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.227.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.228.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.228.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.229.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.229.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.230.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.230.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.231.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.231.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.232.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.232.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.233.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.233.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.234.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.234.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.235.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.235.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.236.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.236.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.237.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.237.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.238.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.238.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.239.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.239.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.240.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.240.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.241.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.241.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.242.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.242.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.243.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.243.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.244.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.244.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.245.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.245.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.246.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.246.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.247.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.247.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.248.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.248.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.249.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.249.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.250.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.250.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.251.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.251.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.252.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.252.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.253.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.253.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.254.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.254.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.255.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.255.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.256.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.256.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.257.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.257.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.258.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.258.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.259.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.259.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.260.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.260.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.261.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.261.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.262.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.262.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.263.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.263.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.264.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.264.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.265.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.265.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.266.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.266.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.267.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.267.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'systolic_array_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Linear_layer_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'Linear_layer_ds1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Gelu_layer.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.13.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.13.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.14.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.14.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.15.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.15.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.16.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.16.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.17.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.17.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.18.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.18.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.19.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.19.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.20.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.20.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.21.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.21.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.22.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.22.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.23.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.23.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.24.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.24.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.25.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.25.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.26.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.26.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.27.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.27.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.28.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.28.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.29.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.29.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.30.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.30.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.31.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.31.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.32.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.32.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.33.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.33.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.34.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.34.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.35.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.35.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.36.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.36.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.37.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.37.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.38.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.38.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.39.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.39.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.40.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.40.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.41.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.41.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.42.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.42.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.43.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.43.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.44.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.44.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.45.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.45.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.46.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.46.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.47.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.47.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.48.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.48.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.49.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.49.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.50.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.50.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.51.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.51.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.52.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.52.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.53.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.53.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.54.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.54.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.55.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.55.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.56.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.56.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.57.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.57.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.58.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.58.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.59.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.59.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.60.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.60.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.61.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.61.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.62.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.62.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.63.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.63.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.64.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.64.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.65.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.65.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.66.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.66.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.67.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.67.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.68.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.68.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.69.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.69.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.70.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.70.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.71.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.71.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.72.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.72.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.73.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.73.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.74.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.74.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.75.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.75.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.76.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.76.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.77.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.77.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.78.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.78.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.79.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.79.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.80.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.80.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.81.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.81.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.82.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.82.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.83.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.83.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.84.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.84.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.85.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.85.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.86.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.86.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.87.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.87.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.88.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.88.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.89.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.89.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.90.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.90.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.91.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.91.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.92.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.92.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.93.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.93.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.94.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.94.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.95.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.95.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.96.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.96.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.97.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.97.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.98.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.98.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.99.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.99.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.100.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.100.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.101.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.101.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.102.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.102.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.103.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.103.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.104.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.104.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.105.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.105.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.106.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.106.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.107.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.107.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.108.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.108.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.109.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.109.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.110.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.110.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.111.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.111.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.112.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.112.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.113.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.113.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.114.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.114.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.115.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.115.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.116.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.116.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.117.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.117.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.118.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.118.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.119.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.119.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.120.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.120.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.121.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.121.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.122.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.122.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.123.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.123.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.124.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.124.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.125.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.125.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.126.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.126.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.127.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.127.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.128.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.128.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.129.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.129.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.130.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.130.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.131.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.131.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.132.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.132.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.133.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.133.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.134.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.134.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.135.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.135.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.136.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.136.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.137.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.137.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.138.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.138.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.139.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.139.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'PE_int8_int16_r3.140.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'PE_int8_int16_r3.140.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'systolic_array_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'systolic_array_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'systolic_array_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_int<64>s' into 'Linear_layer_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'Linear_layer_ds2.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint<256>s' into 'Res_layer1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint<256>s' into 'Layer_norm1.1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 41.91 seconds. CPU system time: 7.07 seconds. Elapsed time: 70.66 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 464.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.7 seconds. CPU system time: 0.19 seconds. Elapsed time: 6.03 seconds; current allocated memory: 656.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9.86 seconds. CPU system time: 0.28 seconds. Elapsed time: 10.34 seconds; current allocated memory: 944.188 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'Layer_norm1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'Layer_norm1.1' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'buf16' in function 'Layer_norm1.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_pack_seq_ds1_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:315) to a process function for dataflow in function 'weight_loader_r3.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_pack_seq_ds2_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:328) to a process function for dataflow in function 'weight_loader_r3.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:81) to a process function for dataflow in function 'systolic_array_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:92) to a process function for dataflow in function 'systolic_array_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) to a process function for dataflow in function 'systolic_array_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:142) to a process function for dataflow in function 'systolic_array_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:153) to a process function for dataflow in function 'systolic_array_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'l_buf' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145)  to a process function for dataflow in function 'Gelu_layer.1'.
INFO: [XFORM 203-721] Changing loop 'l_j20' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:366)  to a process function for dataflow in function 'Gelu_layer.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop l_pack_seq (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:357)  of function 'Gelu_layer.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:192)  to a process function for dataflow in function 'Linear_layer_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'Linear_layer_ds1.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:190)  of function 'Linear_layer_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'init_inp_buf' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145)  to a process function for dataflow in function 'Linear_layer_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'block_gemm' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:190)  to a process function for dataflow in function 'Linear_layer_ds1.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop l_pack_seq (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:180)  of function 'Linear_layer_ds1.1'.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:253)  to a process function for dataflow in function 'Linear_layer_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'l_bias_scale_j' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0)  to a process function for dataflow in function 'Linear_layer_ds2.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop block_gemm (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:251)  of function 'Linear_layer_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'init_inp_buf' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145)  to a process function for dataflow in function 'Linear_layer_ds2.1'.
INFO: [XFORM 203-721] Changing loop 'block_gemm' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:251)  to a process function for dataflow in function 'Linear_layer_ds2.1'.
INFO: [XFORM 203-721] Extract dataflow region from loop l_pack_seq (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:241)  of function 'Linear_layer_ds2.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'weight_loader_r3.1' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:313:1), detected/extracted 4 process function(s): 
	 'weight_loader_r3.1_Block_entry7_proc'
	 'weight_loader_r3.1_Loop_l_pack_seq_ds1_proc'
	 'weight_loader_r3.1_Block_weight_loader_r3.1_for.cond.i.exit_proc'
	 'weight_loader_r3.1_Loop_l_pack_seq_ds2_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_ds1.1' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:45:9), detected/extracted 133 process function(s): 
	 'systolic_array_ds1.1_Block_entry2_proc'
	 'systolic_array_ds1.1_Loop_data_load_AB_proc6'
	 'PE_int8_int16_r3.141.1'
	 'PE_int8_int16_r3.142.1'
	 'PE_int8_int16_r3.143.1'
	 'PE_int8_int16_r3.144.1'
	 'PE_int8_int16_r3.145.1'
	 'PE_int8_int16_r3.146.1'
	 'PE_int8_int16_r3.147.1'
	 'PE_int8_int16_r3.148.1'
	 'PE_int8_int16_r3.149.1'
	 'PE_int8_int16_r3.150.1'
	 'PE_int8_int16_r3.151.1'
	 'PE_int8_int16_r3.152.1'
	 'PE_int8_int16_r3.153.1'
	 'PE_int8_int16_r3.154.1'
	 'PE_int8_int16_r3.155.1'
	 'PE_int8_int16_r3.156.1'
	 'PE_int8_int16_r3.157.1'
	 'PE_int8_int16_r3.158.1'
	 'PE_int8_int16_r3.159.1'
	 'PE_int8_int16_r3.160.1'
	 'PE_int8_int16_r3.161.1'
	 'PE_int8_int16_r3.162.1'
	 'PE_int8_int16_r3.163.1'
	 'PE_int8_int16_r3.164.1'
	 'PE_int8_int16_r3.165.1'
	 'PE_int8_int16_r3.166.1'
	 'PE_int8_int16_r3.167.1'
	 'PE_int8_int16_r3.168.1'
	 'PE_int8_int16_r3.169.1'
	 'PE_int8_int16_r3.170.1'
	 'PE_int8_int16_r3.171.1'
	 'PE_int8_int16_r3.172.1'
	 'PE_int8_int16_r3.173.1'
	 'PE_int8_int16_r3.174.1'
	 'PE_int8_int16_r3.175.1'
	 'PE_int8_int16_r3.176.1'
	 'PE_int8_int16_r3.177.1'
	 'PE_int8_int16_r3.178.1'
	 'PE_int8_int16_r3.179.1'
	 'PE_int8_int16_r3.180.1'
	 'PE_int8_int16_r3.181.1'
	 'PE_int8_int16_r3.182.1'
	 'PE_int8_int16_r3.183.1'
	 'PE_int8_int16_r3.184.1'
	 'PE_int8_int16_r3.185.1'
	 'PE_int8_int16_r3.186.1'
	 'PE_int8_int16_r3.187.1'
	 'PE_int8_int16_r3.188.1'
	 'PE_int8_int16_r3.189.1'
	 'PE_int8_int16_r3.190.1'
	 'PE_int8_int16_r3.191.1'
	 'PE_int8_int16_r3.192.1'
	 'PE_int8_int16_r3.193.1'
	 'PE_int8_int16_r3.194.1'
	 'PE_int8_int16_r3.195.1'
	 'PE_int8_int16_r3.196.1'
	 'PE_int8_int16_r3.197.1'
	 'PE_int8_int16_r3.198.1'
	 'PE_int8_int16_r3.199.1'
	 'PE_int8_int16_r3.200.1'
	 'PE_int8_int16_r3.201.1'
	 'PE_int8_int16_r3.202.1'
	 'PE_int8_int16_r3.203.1'
	 'PE_int8_int16_r3.204.1'
	 'PE_int8_int16_r3.205.1'
	 'PE_int8_int16_r3.206.1'
	 'PE_int8_int16_r3.207.1'
	 'PE_int8_int16_r3.208.1'
	 'PE_int8_int16_r3.209.1'
	 'PE_int8_int16_r3.210.1'
	 'PE_int8_int16_r3.211.1'
	 'PE_int8_int16_r3.212.1'
	 'PE_int8_int16_r3.213.1'
	 'PE_int8_int16_r3.214.1'
	 'PE_int8_int16_r3.215.1'
	 'PE_int8_int16_r3.216.1'
	 'PE_int8_int16_r3.217.1'
	 'PE_int8_int16_r3.218.1'
	 'PE_int8_int16_r3.219.1'
	 'PE_int8_int16_r3.220.1'
	 'PE_int8_int16_r3.221.1'
	 'PE_int8_int16_r3.222.1'
	 'PE_int8_int16_r3.223.1'
	 'PE_int8_int16_r3.224.1'
	 'PE_int8_int16_r3.225.1'
	 'PE_int8_int16_r3.226.1'
	 'PE_int8_int16_r3.227.1'
	 'PE_int8_int16_r3.228.1'
	 'PE_int8_int16_r3.229.1'
	 'PE_int8_int16_r3.230.1'
	 'PE_int8_int16_r3.231.1'
	 'PE_int8_int16_r3.232.1'
	 'PE_int8_int16_r3.233.1'
	 'PE_int8_int16_r3.234.1'
	 'PE_int8_int16_r3.235.1'
	 'PE_int8_int16_r3.236.1'
	 'PE_int8_int16_r3.237.1'
	 'PE_int8_int16_r3.238.1'
	 'PE_int8_int16_r3.239.1'
	 'PE_int8_int16_r3.240.1'
	 'PE_int8_int16_r3.241.1'
	 'PE_int8_int16_r3.242.1'
	 'PE_int8_int16_r3.243.1'
	 'PE_int8_int16_r3.244.1'
	 'PE_int8_int16_r3.245.1'
	 'PE_int8_int16_r3.246.1'
	 'PE_int8_int16_r3.247.1'
	 'PE_int8_int16_r3.248.1'
	 'PE_int8_int16_r3.249.1'
	 'PE_int8_int16_r3.250.1'
	 'PE_int8_int16_r3.251.1'
	 'PE_int8_int16_r3.252.1'
	 'PE_int8_int16_r3.253.1'
	 'PE_int8_int16_r3.254.1'
	 'PE_int8_int16_r3.255.1'
	 'PE_int8_int16_r3.256.1'
	 'PE_int8_int16_r3.257.1'
	 'PE_int8_int16_r3.258.1'
	 'PE_int8_int16_r3.259.1'
	 'PE_int8_int16_r3.260.1'
	 'PE_int8_int16_r3.261.1'
	 'PE_int8_int16_r3.262.1'
	 'PE_int8_int16_r3.263.1'
	 'PE_int8_int16_r3.264.1'
	 'PE_int8_int16_r3.265.1'
	 'PE_int8_int16_r3.266.1'
	 'PE_int8_int16_r3.267.1'
	 'PE_int8_int16_r3.1'
	 'systolic_array_ds1.1_Loop_data_drain_AB_proc7'
	 'systolic_array_ds1.1_Block_for.end142_proc'
	 'systolic_array_ds1.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:168:7), detected/extracted 4 process function(s): 
	 'entry_proc22'
	 'init_block_AB_proc'
	 'systolic_array_ds1.1'
	 'l_bias_scale_j_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'block_gemm_proc.wrapper', detected/extracted 2 process function(s): 
	 'entry_proc26'
	 'block_gemm_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_pack_seq10' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:166:9), detected/extracted 3 process function(s): 
	 'entry_proc25'
	 'init_inp_buf_proc'
	 'block_gemm_proc.wrapper'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_pack_seq' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:346:9), detected/extracted 3 process function(s): 
	 'entry_proc27'
	 'l_buf_proc'
	 'l_j20_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array_ds2.1' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:106:9), detected/extracted 133 process function(s): 
	 'systolic_array_ds2.1_Block_entry2_proc'
	 'systolic_array_ds2.1_Loop_data_load_AB_proc8'
	 'PE_int8_int16_r3.13.1'
	 'PE_int8_int16_r3.14.1'
	 'PE_int8_int16_r3.15.1'
	 'PE_int8_int16_r3.16.1'
	 'PE_int8_int16_r3.17.1'
	 'PE_int8_int16_r3.18.1'
	 'PE_int8_int16_r3.19.1'
	 'PE_int8_int16_r3.20.1'
	 'PE_int8_int16_r3.21.1'
	 'PE_int8_int16_r3.22.1'
	 'PE_int8_int16_r3.23.1'
	 'PE_int8_int16_r3.24.1'
	 'PE_int8_int16_r3.25.1'
	 'PE_int8_int16_r3.26.1'
	 'PE_int8_int16_r3.27.1'
	 'PE_int8_int16_r3.28.1'
	 'PE_int8_int16_r3.29.1'
	 'PE_int8_int16_r3.30.1'
	 'PE_int8_int16_r3.31.1'
	 'PE_int8_int16_r3.32.1'
	 'PE_int8_int16_r3.33.1'
	 'PE_int8_int16_r3.34.1'
	 'PE_int8_int16_r3.35.1'
	 'PE_int8_int16_r3.36.1'
	 'PE_int8_int16_r3.37.1'
	 'PE_int8_int16_r3.38.1'
	 'PE_int8_int16_r3.39.1'
	 'PE_int8_int16_r3.40.1'
	 'PE_int8_int16_r3.41.1'
	 'PE_int8_int16_r3.42.1'
	 'PE_int8_int16_r3.43.1'
	 'PE_int8_int16_r3.44.1'
	 'PE_int8_int16_r3.45.1'
	 'PE_int8_int16_r3.46.1'
	 'PE_int8_int16_r3.47.1'
	 'PE_int8_int16_r3.48.1'
	 'PE_int8_int16_r3.49.1'
	 'PE_int8_int16_r3.50.1'
	 'PE_int8_int16_r3.51.1'
	 'PE_int8_int16_r3.52.1'
	 'PE_int8_int16_r3.53.1'
	 'PE_int8_int16_r3.54.1'
	 'PE_int8_int16_r3.55.1'
	 'PE_int8_int16_r3.56.1'
	 'PE_int8_int16_r3.57.1'
	 'PE_int8_int16_r3.58.1'
	 'PE_int8_int16_r3.59.1'
	 'PE_int8_int16_r3.60.1'
	 'PE_int8_int16_r3.61.1'
	 'PE_int8_int16_r3.62.1'
	 'PE_int8_int16_r3.63.1'
	 'PE_int8_int16_r3.64.1'
	 'PE_int8_int16_r3.65.1'
	 'PE_int8_int16_r3.66.1'
	 'PE_int8_int16_r3.67.1'
	 'PE_int8_int16_r3.68.1'
	 'PE_int8_int16_r3.69.1'
	 'PE_int8_int16_r3.70.1'
	 'PE_int8_int16_r3.71.1'
	 'PE_int8_int16_r3.72.1'
	 'PE_int8_int16_r3.73.1'
	 'PE_int8_int16_r3.74.1'
	 'PE_int8_int16_r3.75.1'
	 'PE_int8_int16_r3.76.1'
	 'PE_int8_int16_r3.77.1'
	 'PE_int8_int16_r3.78.1'
	 'PE_int8_int16_r3.79.1'
	 'PE_int8_int16_r3.80.1'
	 'PE_int8_int16_r3.81.1'
	 'PE_int8_int16_r3.82.1'
	 'PE_int8_int16_r3.83.1'
	 'PE_int8_int16_r3.84.1'
	 'PE_int8_int16_r3.85.1'
	 'PE_int8_int16_r3.86.1'
	 'PE_int8_int16_r3.87.1'
	 'PE_int8_int16_r3.88.1'
	 'PE_int8_int16_r3.89.1'
	 'PE_int8_int16_r3.90.1'
	 'PE_int8_int16_r3.91.1'
	 'PE_int8_int16_r3.92.1'
	 'PE_int8_int16_r3.93.1'
	 'PE_int8_int16_r3.94.1'
	 'PE_int8_int16_r3.95.1'
	 'PE_int8_int16_r3.96.1'
	 'PE_int8_int16_r3.97.1'
	 'PE_int8_int16_r3.98.1'
	 'PE_int8_int16_r3.99.1'
	 'PE_int8_int16_r3.100.1'
	 'PE_int8_int16_r3.101.1'
	 'PE_int8_int16_r3.102.1'
	 'PE_int8_int16_r3.103.1'
	 'PE_int8_int16_r3.104.1'
	 'PE_int8_int16_r3.105.1'
	 'PE_int8_int16_r3.106.1'
	 'PE_int8_int16_r3.107.1'
	 'PE_int8_int16_r3.108.1'
	 'PE_int8_int16_r3.109.1'
	 'PE_int8_int16_r3.110.1'
	 'PE_int8_int16_r3.111.1'
	 'PE_int8_int16_r3.112.1'
	 'PE_int8_int16_r3.113.1'
	 'PE_int8_int16_r3.114.1'
	 'PE_int8_int16_r3.115.1'
	 'PE_int8_int16_r3.116.1'
	 'PE_int8_int16_r3.117.1'
	 'PE_int8_int16_r3.118.1'
	 'PE_int8_int16_r3.119.1'
	 'PE_int8_int16_r3.120.1'
	 'PE_int8_int16_r3.121.1'
	 'PE_int8_int16_r3.122.1'
	 'PE_int8_int16_r3.123.1'
	 'PE_int8_int16_r3.124.1'
	 'PE_int8_int16_r3.125.1'
	 'PE_int8_int16_r3.126.1'
	 'PE_int8_int16_r3.127.1'
	 'PE_int8_int16_r3.128.1'
	 'PE_int8_int16_r3.129.1'
	 'PE_int8_int16_r3.130.1'
	 'PE_int8_int16_r3.131.1'
	 'PE_int8_int16_r3.132.1'
	 'PE_int8_int16_r3.133.1'
	 'PE_int8_int16_r3.134.1'
	 'PE_int8_int16_r3.135.1'
	 'PE_int8_int16_r3.136.1'
	 'PE_int8_int16_r3.137.1'
	 'PE_int8_int16_r3.138.1'
	 'PE_int8_int16_r3.139.1'
	 'PE_int8_int16_r3.140.1'
	 'systolic_array_ds2.1_Loop_data_drain_AB_proc9'
	 'systolic_array_ds2.1_Block_for.end142_proc'
	 'systolic_array_ds2.1_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_block_gemm13' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:229:7), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'init_block_AB_proc11'
	 'systolic_array_ds2.1'
	 'l_bias_scale_j_proc12'.
INFO: [XFORM 203-712] Applying dataflow to function 'block_gemm_proc15.wrapper', detected/extracted 2 process function(s): 
	 'entry_proc24'
	 'block_gemm_proc15'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_pack_seq16' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:227:9), detected/extracted 3 process function(s): 
	 'entry_proc23'
	 'init_inp_buf_proc14'
	 'block_gemm_proc15.wrapper'.
INFO: [XFORM 203-712] Applying dataflow to function 'Bert_layer_dataflow_region_3' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:499:1), detected/extracted 9 process function(s): 
	 'entry_proc28'
	 'input_loader_ds1_res1.1'
	 'weight_loader_r3.1'
	 'Linear_layer_ds1.1'
	 'Gelu_layer.1'
	 'Linear_layer_ds2.1'
	 'Res_layer1.1'
	 'Layer_norm1.1'
	 'output_writer.1'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:365:9) to (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:364:16) in function 'l_j20_proc'... converting 113 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:293:9) to (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:292:21) in function 'input_loader_ds1_res1.1'... converting 57 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 25.64 seconds. CPU system time: 0.69 seconds. Elapsed time: 27.8 seconds; current allocated memory: 1.235 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'block_w_ds2_load' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:328:35) in function 'weight_loader_r3.1_Loop_l_pack_seq_ds2_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_pack_seq_ds2' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:328:35) in function 'weight_loader_r3.1_Loop_l_pack_seq_ds2_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'block_w_ds1_load' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:315:35) in function 'weight_loader_r3.1_Loop_l_pack_seq_ds1_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_pack_seq_ds1' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:315:35) in function 'weight_loader_r3.1_Loop_l_pack_seq_ds1_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_pack_seq' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:484:26) in function 'output_writer.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_pack_seq' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:291:26) in function 'input_loader_ds1_res1.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_pack_seq' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:405:26) in function 'Res_layer1.1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'l_pack_seq' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:446:26) in function 'Layer_norm1.1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:360:24)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V.2' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:361:28)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:243:7)
INFO: [HLS 200-472] Inferring partial write operation for 'A.V' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:182:7)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:409:24)
INFO: [HLS 200-472] Inferring partial write operation for 'buf.V.1' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:410:28)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' 
INFO: [HLS 200-472] Inferring partial write operation for 'var' 
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:453:31)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:454:27)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:456:26)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:462:12)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (/work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:463:22)
WARNING: [HLS 200-1449] Process weight_loader_r3.1_Loop_l_pack_seq_ds1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process weight_loader_r3.1_Loop_l_pack_seq_ds2_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_ds1.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process block_gemm_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process block_gemm_proc has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process block_gemm_proc.wrapper has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_l_pack_seq10 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_l_pack_seq has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process systolic_array_ds2.1 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process block_gemm_proc15 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process block_gemm_proc15 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process block_gemm_proc15.wrapper has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_l_pack_seq16 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 14.19 seconds. CPU system time: 1.76 seconds. Elapsed time: 16.84 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer_dataflow_region_3' ...
WARNING: [SYN 201-103] Legalizing function name 'input_loader_ds1_res1.1' to 'input_loader_ds1_res1_1'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r3.1_Block_entry7_proc' to 'weight_loader_r3_1_Block_entry7_proc'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r3.1_Loop_l_pack_seq_ds1_proc' to 'weight_loader_r3_1_Loop_l_pack_seq_ds1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r3.1_Block_weight_loader_r3.1_for.cond.i.exit_proc' to 'weight_loader_r3_1_Block_weight_loader_r3_1_for_cond_i_exit_proc'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r3.1_Loop_l_pack_seq_ds2_proc' to 'weight_loader_r3_1_Loop_l_pack_seq_ds2_proc'.
WARNING: [SYN 201-103] Legalizing function name 'weight_loader_r3.1' to 'weight_loader_r3_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Loop_data_load_AB_proc6' to 'systolic_array_ds1_1_Loop_data_load_AB_proc6'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.141.1' to 'PE_int8_int16_r3_141_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.142.1' to 'PE_int8_int16_r3_142_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.143.1' to 'PE_int8_int16_r3_143_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.144.1' to 'PE_int8_int16_r3_144_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.145.1' to 'PE_int8_int16_r3_145_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.146.1' to 'PE_int8_int16_r3_146_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.147.1' to 'PE_int8_int16_r3_147_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.148.1' to 'PE_int8_int16_r3_148_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.149.1' to 'PE_int8_int16_r3_149_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.150.1' to 'PE_int8_int16_r3_150_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.151.1' to 'PE_int8_int16_r3_151_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.152.1' to 'PE_int8_int16_r3_152_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.153.1' to 'PE_int8_int16_r3_153_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.154.1' to 'PE_int8_int16_r3_154_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.155.1' to 'PE_int8_int16_r3_155_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.156.1' to 'PE_int8_int16_r3_156_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.157.1' to 'PE_int8_int16_r3_157_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.158.1' to 'PE_int8_int16_r3_158_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.159.1' to 'PE_int8_int16_r3_159_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.160.1' to 'PE_int8_int16_r3_160_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.161.1' to 'PE_int8_int16_r3_161_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.162.1' to 'PE_int8_int16_r3_162_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.163.1' to 'PE_int8_int16_r3_163_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.164.1' to 'PE_int8_int16_r3_164_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.165.1' to 'PE_int8_int16_r3_165_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.166.1' to 'PE_int8_int16_r3_166_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.167.1' to 'PE_int8_int16_r3_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.168.1' to 'PE_int8_int16_r3_168_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.169.1' to 'PE_int8_int16_r3_169_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.170.1' to 'PE_int8_int16_r3_170_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.171.1' to 'PE_int8_int16_r3_171_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.172.1' to 'PE_int8_int16_r3_172_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.173.1' to 'PE_int8_int16_r3_173_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.174.1' to 'PE_int8_int16_r3_174_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.175.1' to 'PE_int8_int16_r3_175_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.176.1' to 'PE_int8_int16_r3_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.177.1' to 'PE_int8_int16_r3_177_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.178.1' to 'PE_int8_int16_r3_178_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.179.1' to 'PE_int8_int16_r3_179_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.180.1' to 'PE_int8_int16_r3_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.181.1' to 'PE_int8_int16_r3_181_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.182.1' to 'PE_int8_int16_r3_182_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.183.1' to 'PE_int8_int16_r3_183_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.184.1' to 'PE_int8_int16_r3_184_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.185.1' to 'PE_int8_int16_r3_185_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.186.1' to 'PE_int8_int16_r3_186_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.187.1' to 'PE_int8_int16_r3_187_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.188.1' to 'PE_int8_int16_r3_188_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.189.1' to 'PE_int8_int16_r3_189_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.190.1' to 'PE_int8_int16_r3_190_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.191.1' to 'PE_int8_int16_r3_191_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.192.1' to 'PE_int8_int16_r3_192_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.193.1' to 'PE_int8_int16_r3_193_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.194.1' to 'PE_int8_int16_r3_194_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.195.1' to 'PE_int8_int16_r3_195_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.196.1' to 'PE_int8_int16_r3_196_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.197.1' to 'PE_int8_int16_r3_197_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.198.1' to 'PE_int8_int16_r3_198_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.199.1' to 'PE_int8_int16_r3_199_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.200.1' to 'PE_int8_int16_r3_200_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.201.1' to 'PE_int8_int16_r3_201_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.202.1' to 'PE_int8_int16_r3_202_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.203.1' to 'PE_int8_int16_r3_203_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.204.1' to 'PE_int8_int16_r3_204_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.205.1' to 'PE_int8_int16_r3_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.206.1' to 'PE_int8_int16_r3_206_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.207.1' to 'PE_int8_int16_r3_207_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.208.1' to 'PE_int8_int16_r3_208_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.209.1' to 'PE_int8_int16_r3_209_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.210.1' to 'PE_int8_int16_r3_210_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.211.1' to 'PE_int8_int16_r3_211_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.212.1' to 'PE_int8_int16_r3_212_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.213.1' to 'PE_int8_int16_r3_213_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.214.1' to 'PE_int8_int16_r3_214_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.215.1' to 'PE_int8_int16_r3_215_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.216.1' to 'PE_int8_int16_r3_216_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.217.1' to 'PE_int8_int16_r3_217_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.218.1' to 'PE_int8_int16_r3_218_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.219.1' to 'PE_int8_int16_r3_219_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.220.1' to 'PE_int8_int16_r3_220_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.221.1' to 'PE_int8_int16_r3_221_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.222.1' to 'PE_int8_int16_r3_222_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.223.1' to 'PE_int8_int16_r3_223_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.224.1' to 'PE_int8_int16_r3_224_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.225.1' to 'PE_int8_int16_r3_225_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.226.1' to 'PE_int8_int16_r3_226_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.227.1' to 'PE_int8_int16_r3_227_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.228.1' to 'PE_int8_int16_r3_228_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.229.1' to 'PE_int8_int16_r3_229_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.230.1' to 'PE_int8_int16_r3_230_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.231.1' to 'PE_int8_int16_r3_231_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.232.1' to 'PE_int8_int16_r3_232_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.233.1' to 'PE_int8_int16_r3_233_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.234.1' to 'PE_int8_int16_r3_234_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.235.1' to 'PE_int8_int16_r3_235_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.236.1' to 'PE_int8_int16_r3_236_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.237.1' to 'PE_int8_int16_r3_237_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.238.1' to 'PE_int8_int16_r3_238_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.239.1' to 'PE_int8_int16_r3_239_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.240.1' to 'PE_int8_int16_r3_240_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.241.1' to 'PE_int8_int16_r3_241_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.242.1' to 'PE_int8_int16_r3_242_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.243.1' to 'PE_int8_int16_r3_243_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.244.1' to 'PE_int8_int16_r3_244_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.245.1' to 'PE_int8_int16_r3_245_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.246.1' to 'PE_int8_int16_r3_246_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.247.1' to 'PE_int8_int16_r3_247_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.248.1' to 'PE_int8_int16_r3_248_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.249.1' to 'PE_int8_int16_r3_249_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.250.1' to 'PE_int8_int16_r3_250_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.251.1' to 'PE_int8_int16_r3_251_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.252.1' to 'PE_int8_int16_r3_252_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.253.1' to 'PE_int8_int16_r3_253_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.254.1' to 'PE_int8_int16_r3_254_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.255.1' to 'PE_int8_int16_r3_255_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.256.1' to 'PE_int8_int16_r3_256_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.257.1' to 'PE_int8_int16_r3_257_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.258.1' to 'PE_int8_int16_r3_258_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.259.1' to 'PE_int8_int16_r3_259_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.260.1' to 'PE_int8_int16_r3_260_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.261.1' to 'PE_int8_int16_r3_261_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.262.1' to 'PE_int8_int16_r3_262_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.263.1' to 'PE_int8_int16_r3_263_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.264.1' to 'PE_int8_int16_r3_264_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.265.1' to 'PE_int8_int16_r3_265_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.266.1' to 'PE_int8_int16_r3_266_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.267.1' to 'PE_int8_int16_r3_267_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.1' to 'PE_int8_int16_r3_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Loop_data_drain_AB_proc7' to 'systolic_array_ds1_1_Loop_data_drain_AB_proc7'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Block_for.end142_proc' to 'systolic_array_ds1_1_Block_for_end142_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1_Loop_data_drain_C_proc' to 'systolic_array_ds1_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds1.1' to 'systolic_array_ds1_1'.
WARNING: [SYN 201-103] Legalizing function name 'block_gemm_proc.wrapper' to 'block_gemm_proc_wrapper'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds1.1' to 'Linear_layer_ds1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Gelu_layer.1' to 'Gelu_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Loop_data_load_AB_proc8' to 'systolic_array_ds2_1_Loop_data_load_AB_proc8'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.13.1' to 'PE_int8_int16_r3_13_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.14.1' to 'PE_int8_int16_r3_14_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.15.1' to 'PE_int8_int16_r3_15_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.16.1' to 'PE_int8_int16_r3_16_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.17.1' to 'PE_int8_int16_r3_17_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.18.1' to 'PE_int8_int16_r3_18_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.19.1' to 'PE_int8_int16_r3_19_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.20.1' to 'PE_int8_int16_r3_20_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.21.1' to 'PE_int8_int16_r3_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.22.1' to 'PE_int8_int16_r3_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.23.1' to 'PE_int8_int16_r3_23_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.24.1' to 'PE_int8_int16_r3_24_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.25.1' to 'PE_int8_int16_r3_25_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.26.1' to 'PE_int8_int16_r3_26_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.27.1' to 'PE_int8_int16_r3_27_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.28.1' to 'PE_int8_int16_r3_28_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.29.1' to 'PE_int8_int16_r3_29_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.30.1' to 'PE_int8_int16_r3_30_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.31.1' to 'PE_int8_int16_r3_31_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.32.1' to 'PE_int8_int16_r3_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.33.1' to 'PE_int8_int16_r3_33_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.34.1' to 'PE_int8_int16_r3_34_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.35.1' to 'PE_int8_int16_r3_35_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.36.1' to 'PE_int8_int16_r3_36_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.37.1' to 'PE_int8_int16_r3_37_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.38.1' to 'PE_int8_int16_r3_38_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.39.1' to 'PE_int8_int16_r3_39_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.40.1' to 'PE_int8_int16_r3_40_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.41.1' to 'PE_int8_int16_r3_41_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.42.1' to 'PE_int8_int16_r3_42_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.43.1' to 'PE_int8_int16_r3_43_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.44.1' to 'PE_int8_int16_r3_44_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.45.1' to 'PE_int8_int16_r3_45_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.46.1' to 'PE_int8_int16_r3_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.47.1' to 'PE_int8_int16_r3_47_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.48.1' to 'PE_int8_int16_r3_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.49.1' to 'PE_int8_int16_r3_49_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.50.1' to 'PE_int8_int16_r3_50_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.51.1' to 'PE_int8_int16_r3_51_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.52.1' to 'PE_int8_int16_r3_52_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.53.1' to 'PE_int8_int16_r3_53_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.54.1' to 'PE_int8_int16_r3_54_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.55.1' to 'PE_int8_int16_r3_55_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.56.1' to 'PE_int8_int16_r3_56_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.57.1' to 'PE_int8_int16_r3_57_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.58.1' to 'PE_int8_int16_r3_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.59.1' to 'PE_int8_int16_r3_59_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.60.1' to 'PE_int8_int16_r3_60_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.61.1' to 'PE_int8_int16_r3_61_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.62.1' to 'PE_int8_int16_r3_62_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.63.1' to 'PE_int8_int16_r3_63_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.64.1' to 'PE_int8_int16_r3_64_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.65.1' to 'PE_int8_int16_r3_65_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.66.1' to 'PE_int8_int16_r3_66_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.67.1' to 'PE_int8_int16_r3_67_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.68.1' to 'PE_int8_int16_r3_68_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.69.1' to 'PE_int8_int16_r3_69_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.70.1' to 'PE_int8_int16_r3_70_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.71.1' to 'PE_int8_int16_r3_71_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.72.1' to 'PE_int8_int16_r3_72_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.73.1' to 'PE_int8_int16_r3_73_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.74.1' to 'PE_int8_int16_r3_74_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.75.1' to 'PE_int8_int16_r3_75_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.76.1' to 'PE_int8_int16_r3_76_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.77.1' to 'PE_int8_int16_r3_77_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.78.1' to 'PE_int8_int16_r3_78_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.79.1' to 'PE_int8_int16_r3_79_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.80.1' to 'PE_int8_int16_r3_80_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.81.1' to 'PE_int8_int16_r3_81_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.82.1' to 'PE_int8_int16_r3_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.83.1' to 'PE_int8_int16_r3_83_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.84.1' to 'PE_int8_int16_r3_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.85.1' to 'PE_int8_int16_r3_85_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.86.1' to 'PE_int8_int16_r3_86_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.87.1' to 'PE_int8_int16_r3_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.88.1' to 'PE_int8_int16_r3_88_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.89.1' to 'PE_int8_int16_r3_89_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.90.1' to 'PE_int8_int16_r3_90_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.91.1' to 'PE_int8_int16_r3_91_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.92.1' to 'PE_int8_int16_r3_92_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.93.1' to 'PE_int8_int16_r3_93_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.94.1' to 'PE_int8_int16_r3_94_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.95.1' to 'PE_int8_int16_r3_95_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.96.1' to 'PE_int8_int16_r3_96_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.97.1' to 'PE_int8_int16_r3_97_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.98.1' to 'PE_int8_int16_r3_98_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.99.1' to 'PE_int8_int16_r3_99_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.100.1' to 'PE_int8_int16_r3_100_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.101.1' to 'PE_int8_int16_r3_101_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.102.1' to 'PE_int8_int16_r3_102_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.103.1' to 'PE_int8_int16_r3_103_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.104.1' to 'PE_int8_int16_r3_104_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.105.1' to 'PE_int8_int16_r3_105_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.106.1' to 'PE_int8_int16_r3_106_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.107.1' to 'PE_int8_int16_r3_107_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.108.1' to 'PE_int8_int16_r3_108_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.109.1' to 'PE_int8_int16_r3_109_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.110.1' to 'PE_int8_int16_r3_110_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.111.1' to 'PE_int8_int16_r3_111_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.112.1' to 'PE_int8_int16_r3_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.113.1' to 'PE_int8_int16_r3_113_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.114.1' to 'PE_int8_int16_r3_114_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.115.1' to 'PE_int8_int16_r3_115_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.116.1' to 'PE_int8_int16_r3_116_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.117.1' to 'PE_int8_int16_r3_117_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.118.1' to 'PE_int8_int16_r3_118_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.119.1' to 'PE_int8_int16_r3_119_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.120.1' to 'PE_int8_int16_r3_120_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.121.1' to 'PE_int8_int16_r3_121_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.122.1' to 'PE_int8_int16_r3_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.123.1' to 'PE_int8_int16_r3_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.124.1' to 'PE_int8_int16_r3_124_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.125.1' to 'PE_int8_int16_r3_125_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.126.1' to 'PE_int8_int16_r3_126_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.127.1' to 'PE_int8_int16_r3_127_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.128.1' to 'PE_int8_int16_r3_128_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.129.1' to 'PE_int8_int16_r3_129_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.130.1' to 'PE_int8_int16_r3_130_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.131.1' to 'PE_int8_int16_r3_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.132.1' to 'PE_int8_int16_r3_132_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.133.1' to 'PE_int8_int16_r3_133_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.134.1' to 'PE_int8_int16_r3_134_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.135.1' to 'PE_int8_int16_r3_135_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.136.1' to 'PE_int8_int16_r3_136_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.137.1' to 'PE_int8_int16_r3_137_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.138.1' to 'PE_int8_int16_r3_138_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.139.1' to 'PE_int8_int16_r3_139_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_int8_int16_r3.140.1' to 'PE_int8_int16_r3_140_1'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Loop_data_drain_AB_proc9' to 'systolic_array_ds2_1_Loop_data_drain_AB_proc9'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Block_for.end142_proc' to 'systolic_array_ds2_1_Block_for_end142_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1_Loop_data_drain_C_proc' to 'systolic_array_ds2_1_Loop_data_drain_C_proc'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_ds2.1' to 'systolic_array_ds2_1'.
WARNING: [SYN 201-103] Legalizing function name 'block_gemm_proc15.wrapper' to 'block_gemm_proc15_wrapper'.
WARNING: [SYN 201-103] Legalizing function name 'Linear_layer_ds2.1' to 'Linear_layer_ds2_1'.
WARNING: [SYN 201-103] Legalizing function name 'Res_layer1.1_Pipeline_l_buf' to 'Res_layer1_1_Pipeline_l_buf'.
WARNING: [SYN 201-103] Legalizing function name 'Res_layer1.1_Pipeline_l_j13' to 'Res_layer1_1_Pipeline_l_j13'.
WARNING: [SYN 201-103] Legalizing function name 'Res_layer1.1' to 'Res_layer1_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1_Pipeline_1' to 'Layer_norm1_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1_Pipeline_2' to 'Layer_norm1_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1_Pipeline_l_mean_var_j14' to 'Layer_norm1_1_Pipeline_l_mean_var_j14'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1_Pipeline_l_mean_var_i15' to 'Layer_norm1_1_Pipeline_l_mean_var_i15'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1_Pipeline_l_j16' to 'Layer_norm1_1_Pipeline_l_j16'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm1.1' to 'Layer_norm1_1'.
WARNING: [SYN 201-103] Legalizing function name 'output_writer.1_Pipeline_l_pack_seq_l_j' to 'output_writer_1_Pipeline_l_pack_seq_l_j'.
WARNING: [SYN 201-103] Legalizing function name 'output_writer.1' to 'output_writer_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.79 seconds. CPU system time: 0.63 seconds. Elapsed time: 14.21 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_loader_ds1_res1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_pack_seq_l_loader_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'l_pack_seq_l_loader_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r3_1_Block_entry7_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r3_1_Loop_l_pack_seq_ds1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_pack_seq_ds1_block_w_ds1_load_VITIS_LOOP_316_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'l_pack_seq_ds1_block_w_ds1_load_VITIS_LOOP_316_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r3_1_Block_weight_loader_r3_1_for_cond_i_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r3_1_Loop_l_pack_seq_ds2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_pack_seq_ds2_block_w_ds2_load_VITIS_LOOP_329_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'l_pack_seq_ds2_block_w_ds2_load_VITIS_LOOP_329_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_loader_r3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_inp_buf_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Loop_data_load_AB_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.712 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 4.712 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.01 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.96 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.87 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.86 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Loop_data_drain_AB_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Block_for_end142_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_channel (from PE_int8_int16_r3_141_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_int8_int16_r3_142_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_127 (from PE_int8_int16_r3_143_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_128 (from PE_int8_int16_r3_144_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_129 (from PE_int8_int16_r3_145_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_130 (from PE_int8_int16_r3_146_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_131 (from PE_int8_int16_r3_147_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_132 (from PE_int8_int16_r3_148_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_133 (from PE_int8_int16_r3_149_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_134 (from PE_int8_int16_r3_150_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_135 (from PE_int8_int16_r3_151_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_136 (from PE_int8_int16_r3_152_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_137 (from PE_int8_int16_r3_153_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_138 (from PE_int8_int16_r3_154_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_139 (from PE_int8_int16_r3_155_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_140 (from PE_int8_int16_r3_156_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_141 (from PE_int8_int16_r3_157_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_142 (from PE_int8_int16_r3_158_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_143 (from PE_int8_int16_r3_159_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_144 (from PE_int8_int16_r3_160_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_145 (from PE_int8_int16_r3_161_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_146 (from PE_int8_int16_r3_162_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_147 (from PE_int8_int16_r3_163_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_148 (from PE_int8_int16_r3_164_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_149 (from PE_int8_int16_r3_165_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_150 (from PE_int8_int16_r3_166_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_151 (from PE_int8_int16_r3_167_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_152 (from PE_int8_int16_r3_168_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_153 (from PE_int8_int16_r3_169_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_154 (from PE_int8_int16_r3_170_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_155 (from PE_int8_int16_r3_171_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_156 (from PE_int8_int16_r3_172_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_157 (from PE_int8_int16_r3_173_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_158 (from PE_int8_int16_r3_174_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_159 (from PE_int8_int16_r3_175_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_160 (from PE_int8_int16_r3_176_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_161 (from PE_int8_int16_r3_177_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_162 (from PE_int8_int16_r3_178_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_163 (from PE_int8_int16_r3_179_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_164 (from PE_int8_int16_r3_180_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_165 (from PE_int8_int16_r3_181_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_166 (from PE_int8_int16_r3_182_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_167 (from PE_int8_int16_r3_183_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_168 (from PE_int8_int16_r3_184_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_169 (from PE_int8_int16_r3_185_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_170 (from PE_int8_int16_r3_186_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_171 (from PE_int8_int16_r3_187_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_172 (from PE_int8_int16_r3_188_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_173 (from PE_int8_int16_r3_189_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_174 (from PE_int8_int16_r3_190_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_175 (from PE_int8_int16_r3_191_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_176 (from PE_int8_int16_r3_192_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_177 (from PE_int8_int16_r3_193_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_178 (from PE_int8_int16_r3_194_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_179 (from PE_int8_int16_r3_195_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_180 (from PE_int8_int16_r3_196_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_181 (from PE_int8_int16_r3_197_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_182 (from PE_int8_int16_r3_198_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_183 (from PE_int8_int16_r3_199_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_184 (from PE_int8_int16_r3_200_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_185 (from PE_int8_int16_r3_201_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_186 (from PE_int8_int16_r3_202_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_187 (from PE_int8_int16_r3_203_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_188 (from PE_int8_int16_r3_204_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_189 (from PE_int8_int16_r3_205_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_190 (from PE_int8_int16_r3_206_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_191 (from PE_int8_int16_r3_207_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_192 (from PE_int8_int16_r3_208_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_193 (from PE_int8_int16_r3_209_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_194 (from PE_int8_int16_r3_210_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_195 (from PE_int8_int16_r3_211_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_196 (from PE_int8_int16_r3_212_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_197 (from PE_int8_int16_r3_213_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_198 (from PE_int8_int16_r3_214_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_199 (from PE_int8_int16_r3_215_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_200 (from PE_int8_int16_r3_216_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_201 (from PE_int8_int16_r3_217_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_202 (from PE_int8_int16_r3_218_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_203 (from PE_int8_int16_r3_219_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_204 (from PE_int8_int16_r3_220_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_205 (from PE_int8_int16_r3_221_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_206 (from PE_int8_int16_r3_222_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_207 (from PE_int8_int16_r3_223_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_208 (from PE_int8_int16_r3_224_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_209 (from PE_int8_int16_r3_225_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_210 (from PE_int8_int16_r3_226_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_211 (from PE_int8_int16_r3_227_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_212 (from PE_int8_int16_r3_228_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_213 (from PE_int8_int16_r3_229_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_214 (from PE_int8_int16_r3_230_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_215 (from PE_int8_int16_r3_231_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_216 (from PE_int8_int16_r3_232_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_217 (from PE_int8_int16_r3_233_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_218 (from PE_int8_int16_r3_234_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_219 (from PE_int8_int16_r3_235_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_220 (from PE_int8_int16_r3_236_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_221 (from PE_int8_int16_r3_237_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_222 (from PE_int8_int16_r3_238_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_223 (from PE_int8_int16_r3_239_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_224 (from PE_int8_int16_r3_240_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_225 (from PE_int8_int16_r3_241_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_226 (from PE_int8_int16_r3_242_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_227 (from PE_int8_int16_r3_243_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_228 (from PE_int8_int16_r3_244_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_229 (from PE_int8_int16_r3_245_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_230 (from PE_int8_int16_r3_246_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_231 (from PE_int8_int16_r3_247_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_232 (from PE_int8_int16_r3_248_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_233 (from PE_int8_int16_r3_249_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_234 (from PE_int8_int16_r3_250_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_235 (from PE_int8_int16_r3_251_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_236 (from PE_int8_int16_r3_252_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_237 (from PE_int8_int16_r3_253_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_238 (from PE_int8_int16_r3_254_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_239 (from PE_int8_int16_r3_255_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_240 (from PE_int8_int16_r3_256_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_241 (from PE_int8_int16_r3_257_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_242 (from PE_int8_int16_r3_258_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_243 (from PE_int8_int16_r3_259_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_244 (from PE_int8_int16_r3_260_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_245 (from PE_int8_int16_r3_261_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_246 (from PE_int8_int16_r3_262_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_247 (from PE_int8_int16_r3_263_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_248 (from PE_int8_int16_r3_264_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_249 (from PE_int8_int16_r3_265_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_250 (from PE_int8_int16_r3_266_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_251 (from PE_int8_int16_r3_267_1_U0 to systolic_array_ds1_1_Block_for_end142_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.48 seconds. CPU system time: 0.35 seconds. Elapsed time: 9.89 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.62 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.75 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_gemm_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.46 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_gemm_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.53 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_pack_seq10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.88 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.53 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.54 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_buf_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 4.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_j20_proc_Pipeline_l_j20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j20'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'l_j20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.83 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.9 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_j20_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.99 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_pack_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.81 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gelu_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.83 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_inp_buf_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_inp_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_inp_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Loop_data_load_AB_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_74_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.72 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_94_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.12 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_102_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.99 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 4.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 4.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 4.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 4.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.840 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 4.840 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 4.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_int8_int16_r3_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Loop_data_drain_AB_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Block_for_end142_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_ds2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_channel (from PE_int8_int16_r3_13_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V (from PE_int8_int16_r3_14_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_1 (from PE_int8_int16_r3_15_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_2 (from PE_int8_int16_r3_16_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_3 (from PE_int8_int16_r3_17_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_4 (from PE_int8_int16_r3_18_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_5 (from PE_int8_int16_r3_19_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_6 (from PE_int8_int16_r3_20_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_7 (from PE_int8_int16_r3_21_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_8 (from PE_int8_int16_r3_22_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_9 (from PE_int8_int16_r3_23_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_10 (from PE_int8_int16_r3_24_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_11 (from PE_int8_int16_r3_25_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_12 (from PE_int8_int16_r3_26_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_13 (from PE_int8_int16_r3_27_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_14 (from PE_int8_int16_r3_28_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_15 (from PE_int8_int16_r3_29_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_16 (from PE_int8_int16_r3_30_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_17 (from PE_int8_int16_r3_31_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_18 (from PE_int8_int16_r3_32_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_19 (from PE_int8_int16_r3_33_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_20 (from PE_int8_int16_r3_34_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_21 (from PE_int8_int16_r3_35_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_22 (from PE_int8_int16_r3_36_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_23 (from PE_int8_int16_r3_37_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_24 (from PE_int8_int16_r3_38_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_25 (from PE_int8_int16_r3_39_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_26 (from PE_int8_int16_r3_40_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_27 (from PE_int8_int16_r3_41_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_28 (from PE_int8_int16_r3_42_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_29 (from PE_int8_int16_r3_43_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_30 (from PE_int8_int16_r3_44_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_31 (from PE_int8_int16_r3_45_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_32 (from PE_int8_int16_r3_46_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_33 (from PE_int8_int16_r3_47_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_34 (from PE_int8_int16_r3_48_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_35 (from PE_int8_int16_r3_49_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_36 (from PE_int8_int16_r3_50_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_37 (from PE_int8_int16_r3_51_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_38 (from PE_int8_int16_r3_52_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_39 (from PE_int8_int16_r3_53_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_40 (from PE_int8_int16_r3_54_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_41 (from PE_int8_int16_r3_55_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_42 (from PE_int8_int16_r3_56_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_43 (from PE_int8_int16_r3_57_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_44 (from PE_int8_int16_r3_58_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_45 (from PE_int8_int16_r3_59_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_46 (from PE_int8_int16_r3_60_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_47 (from PE_int8_int16_r3_61_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_48 (from PE_int8_int16_r3_62_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_49 (from PE_int8_int16_r3_63_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_50 (from PE_int8_int16_r3_64_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_51 (from PE_int8_int16_r3_65_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_52 (from PE_int8_int16_r3_66_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_53 (from PE_int8_int16_r3_67_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_54 (from PE_int8_int16_r3_68_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_55 (from PE_int8_int16_r3_69_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_56 (from PE_int8_int16_r3_70_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_57 (from PE_int8_int16_r3_71_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_58 (from PE_int8_int16_r3_72_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_59 (from PE_int8_int16_r3_73_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_60 (from PE_int8_int16_r3_74_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_61 (from PE_int8_int16_r3_75_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_62 (from PE_int8_int16_r3_76_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_63 (from PE_int8_int16_r3_77_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_64 (from PE_int8_int16_r3_78_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_65 (from PE_int8_int16_r3_79_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_66 (from PE_int8_int16_r3_80_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_67 (from PE_int8_int16_r3_81_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_68 (from PE_int8_int16_r3_82_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_69 (from PE_int8_int16_r3_83_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_70 (from PE_int8_int16_r3_84_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_71 (from PE_int8_int16_r3_85_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_72 (from PE_int8_int16_r3_86_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_73 (from PE_int8_int16_r3_87_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_74 (from PE_int8_int16_r3_88_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_75 (from PE_int8_int16_r3_89_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_76 (from PE_int8_int16_r3_90_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_77 (from PE_int8_int16_r3_91_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_78 (from PE_int8_int16_r3_92_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_79 (from PE_int8_int16_r3_93_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_80 (from PE_int8_int16_r3_94_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_81 (from PE_int8_int16_r3_95_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_82 (from PE_int8_int16_r3_96_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_83 (from PE_int8_int16_r3_97_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_84 (from PE_int8_int16_r3_98_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_85 (from PE_int8_int16_r3_99_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_86 (from PE_int8_int16_r3_100_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_87 (from PE_int8_int16_r3_101_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_88 (from PE_int8_int16_r3_102_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_89 (from PE_int8_int16_r3_103_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_90 (from PE_int8_int16_r3_104_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_91 (from PE_int8_int16_r3_105_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_92 (from PE_int8_int16_r3_106_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_93 (from PE_int8_int16_r3_107_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_94 (from PE_int8_int16_r3_108_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_95 (from PE_int8_int16_r3_109_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_96 (from PE_int8_int16_r3_110_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_97 (from PE_int8_int16_r3_111_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_98 (from PE_int8_int16_r3_112_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_99 (from PE_int8_int16_r3_113_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_100 (from PE_int8_int16_r3_114_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_101 (from PE_int8_int16_r3_115_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_102 (from PE_int8_int16_r3_116_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_103 (from PE_int8_int16_r3_117_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_104 (from PE_int8_int16_r3_118_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_105 (from PE_int8_int16_r3_119_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_106 (from PE_int8_int16_r3_120_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_107 (from PE_int8_int16_r3_121_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_108 (from PE_int8_int16_r3_122_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_109 (from PE_int8_int16_r3_123_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_110 (from PE_int8_int16_r3_124_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_111 (from PE_int8_int16_r3_125_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_112 (from PE_int8_int16_r3_126_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_113 (from PE_int8_int16_r3_127_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_114 (from PE_int8_int16_r3_128_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_115 (from PE_int8_int16_r3_129_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_116 (from PE_int8_int16_r3_130_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_117 (from PE_int8_int16_r3_131_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_118 (from PE_int8_int16_r3_132_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_119 (from PE_int8_int16_r3_133_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_120 (from PE_int8_int16_r3_134_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_121 (from PE_int8_int16_r3_135_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_122 (from PE_int8_int16_r3_136_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_123 (from PE_int8_int16_r3_137_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_124 (from PE_int8_int16_r3_138_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_V_125 (from PE_int8_int16_r3_139_1_U0 to systolic_array_ds2_1_Block_for_end142_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.73 seconds. CPU system time: 0.37 seconds. Elapsed time: 13.34 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.96 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc12_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_scale_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'l_bias_scale_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.49 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_bias_scale_j_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_block_gemm13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.2 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_gemm_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.43 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.79 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_gemm_proc15_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.68 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.14 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_pack_seq16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.84 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.78 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.59 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.29 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer1_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_buf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_buf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.76 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer1_1_Pipeline_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'l_j13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1_Pipeline_l_mean_var_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_j14'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm1_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add1533_write_ln447', /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:447) of variable 'add', /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:454 on local variable 'add1533' and 'load' operation ('add1533_load', /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:454) on local variable 'add1533'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm1_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add1533_write_ln447', /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:447) of variable 'add', /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:454 on local variable 'add1533' and 'load' operation ('add1533_load', /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:454) on local variable 'add1533'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm1_1_Pipeline_l_mean_var_j14' (loop 'l_mean_var_j14'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add1533_write_ln447', /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:447) of variable 'add', /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:454 on local variable 'add1533' and 'load' operation ('add1533_load', /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:454) on local variable 'add1533'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 14, loop 'l_mean_var_j14'
WARNING: [HLS 200-871] Estimated clock period (2.47ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm1_1_Pipeline_l_mean_var_j14' consists of the following:	'fadd' operation ('add15_3', /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:454) [147]  (2.08 ns)
	'store' operation ('add15_339_write_ln447', /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:447) of variable 'add15_3', /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp:454 on local variable 'add15_339' [188]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1_Pipeline_l_mean_var_i15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'l_mean_var_i15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 56, loop 'l_j16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.39 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.56 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_writer_1_Pipeline_l_pack_seq_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_pack_seq_l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_pack_seq_l_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.57 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_writer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_dataflow_region_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.902 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.69 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.98 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.69 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_loader_ds1_res1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'input_loader_ds1_res1_1' pipeline 'l_pack_seq_l_loader_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_loader_ds1_res1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r3_1_Block_entry7_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r3_1_Block_entry7_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.73 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.11 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r3_1_Loop_l_pack_seq_ds1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_loader_r3_1_Loop_l_pack_seq_ds1_proc' pipeline 'l_pack_seq_ds1_block_w_ds1_load_VITIS_LOOP_316_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r3_1_Loop_l_pack_seq_ds1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r3_1_Block_weight_loader_r3_1_for_cond_i_exit_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r3_1_Block_weight_loader_r3_1_for_cond_i_exit_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r3_1_Loop_l_pack_seq_ds2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'weight_loader_r3_1_Loop_l_pack_seq_ds2_proc' pipeline 'l_pack_seq_ds2_block_w_ds2_load_VITIS_LOOP_329_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r3_1_Loop_l_pack_seq_ds2_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_loader_r3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'weight_loader_r3_1/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_loader_r3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.97 seconds. CPU system time: 0.18 seconds. Elapsed time: 5.51 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_inp_buf_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_inp_buf_proc' pipeline 'init_inp_buf' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_inp_buf_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Loop_data_load_AB_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds1_1_Loop_data_load_AB_proc6' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Loop_data_load_AB_proc6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_141_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_141_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_142_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_142_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_142_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_143_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_143_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_143_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_144_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_144_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_145_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_145_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_145_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.89 seconds; current allocated memory: 4.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_146_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_146_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_147_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_147_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_147_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_148_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_149_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_149_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_149_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_150_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_150_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_150_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_151_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_151_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_151_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_152_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_152_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_153_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_153_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_153_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_154_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_155_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_156_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_156_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_156_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_157_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_158_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_158_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_158_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_159_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_159_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_159_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_160_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_160_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_160_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_161_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_161_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_161_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_162_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_162_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_162_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_163_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_163_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_164_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_164_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_165_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_166_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_166_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_166_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_167_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.79 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_168_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_168_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_168_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_169_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_169_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_169_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_170_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_170_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_170_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_171_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_171_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_171_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_172_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_172_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_172_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_173_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_173_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_174_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_174_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_175_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_175_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_175_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_176_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_177_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_177_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_177_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_178_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_178_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_178_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_179_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_179_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_179_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_180_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_181_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_182_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_182_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_182_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.79 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_183_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_183_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_184_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_184_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_184_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_185_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_185_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_185_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_186_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_186_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_186_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.72 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_187_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_187_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_187_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_188_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_188_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_188_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 4.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_189_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_189_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_189_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_190_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_190_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_190_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_191_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_191_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_191_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_192_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_193_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_194_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_194_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_194_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_195_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_195_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_195_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_196_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_197_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_197_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_198_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_198_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_198_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_199_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_199_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_200_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_200_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_200_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_201_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_201_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_201_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_202_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_202_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_202_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_203_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_203_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_203_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_204_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_204_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_204_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_205_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_206_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_206_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_206_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_207_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_207_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_207_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_208_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_208_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_209_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_209_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_209_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_210_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_210_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_211_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_211_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_211_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_212_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_212_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_212_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_213_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_213_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_213_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_214_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_214_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_214_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_215_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_215_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_215_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_216_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_216_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_217_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_218_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_219_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_219_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_220_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_220_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_220_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_221_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_221_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_221_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_222_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_222_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_222_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_223_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_223_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_223_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_224_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_224_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_224_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_225_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_225_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_226_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_226_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_226_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_227_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_227_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_227_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_228_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_228_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_228_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_229_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_229_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_229_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_230_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_231_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_231_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_231_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_232_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_232_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_232_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_233_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_233_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_233_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_234_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_234_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_234_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_235_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_235_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_235_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_236_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_236_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_236_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_237_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_237_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_237_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_238_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_238_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_238_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_239_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_239_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_239_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_240_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_240_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_241_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_241_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_241_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_242_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_242_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_242_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_243_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_243_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_243_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_244_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_244_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_244_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_245_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_245_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_246_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_246_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_246_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_247_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_247_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_247_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_248_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_249_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_249_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_249_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_250_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_250_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_250_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_251_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_251_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_251_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_252_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_252_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_252_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_253_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_253_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_253_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_254_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_254_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_254_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_255_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_255_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_256_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_256_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_257_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_257_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_257_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_258_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_258_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_258_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_259_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_259_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_260_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_260_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_260_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_261_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_261_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_261_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.87 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_262_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_262_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_263_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_263_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_263_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_264_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_264_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_264_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_265_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_265_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_265_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.13 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_266_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_266_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.92 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_267_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_267_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_267_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Loop_data_drain_AB_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds1_1_Loop_data_drain_AB_proc7' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Loop_data_drain_AB_proc7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Block_for_end142_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_ds1_1_Block_for_end142_proc' is 16387 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Block_for_end142_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 5.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds1_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_64_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.02 seconds; current allocated memory: 5.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.26 seconds; current allocated memory: 5.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc_Pipeline_l_bias_scale_j' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc_Pipeline_l_bias_scale_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.28 seconds. CPU system time: 0.16 seconds. Elapsed time: 9.3 seconds; current allocated memory: 5.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.75 seconds; current allocated memory: 5.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 5.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_gemm_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_gemm_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.9 seconds; current allocated memory: 5.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_gemm_proc_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_gemm_proc_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.95 seconds; current allocated memory: 5.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_pack_seq10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_pack_seq10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.26 seconds; current allocated memory: 5.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.92 seconds; current allocated memory: 5.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.16 seconds; current allocated memory: 5.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_buf_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_buf_proc' pipeline 'l_buf' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_buf_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 5.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_j20_proc_Pipeline_l_j20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_j20_proc_Pipeline_l_j20' pipeline 'l_j20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'l_j20_proc_Pipeline_l_j20' is 8410 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_j20_proc_Pipeline_l_j20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 5.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_j20_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_j20_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.89 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.07 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_pack_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d3_S' is changed to 'fifo_w6_d3_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_pack_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.46 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gelu_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gelu_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.06 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.07 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_inp_buf_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_inp_buf_proc14' pipeline 'init_inp_buf' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_inp_buf_proc14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc11' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Loop_data_load_AB_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds2_1_Loop_data_load_AB_proc8' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Loop_data_load_AB_proc8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_13_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_14_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_15_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_15_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_15_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_16_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_17_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_18_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_19_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_19_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_20_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_21_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_22_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_23_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_24_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_24_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_25_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_26_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_27_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_28_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_29_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_30_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_31_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_32_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.01 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_33_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_34_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_35_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_35_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_36_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_36_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.49 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_37_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_38_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_39_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_40_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_41_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_42_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_42_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_43_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_44_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_44_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_45_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_46_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_46_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_47_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_48_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_49_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_50_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.67 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_51_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_51_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_51_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_52_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_52_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_53_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_53_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_53_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_54_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_54_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_54_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_55_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_55_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_55_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_56_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_56_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_57_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_57_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_58_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_59_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_59_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_59_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.99 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_60_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_60_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.82 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_61_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_61_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_61_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_62_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_62_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_62_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_63_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_63_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_64_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_64_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_65_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_65_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_65_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_66_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_66_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_66_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_67_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_67_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_67_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_68_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_69_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_69_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_70_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_71_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_72_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_72_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_72_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_73_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_73_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_74_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_74_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_74_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_75_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_76_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_76_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_77_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_77_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_78_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_78_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_79_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_79_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_80_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_80_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_81_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_82_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_83_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_83_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_84_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_85_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_85_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_86_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_87_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_88_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_88_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_89_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_89_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_90_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_90_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_91_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_91_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_92_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_93_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_93_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_93_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_94_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_94_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_94_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_95_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_95_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_96_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_96_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_96_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_97_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_97_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_97_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_98_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_98_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_98_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_99_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_99_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_100_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_100_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_101_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.49 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_102_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_102_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_102_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_103_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_104_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_104_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_105_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_105_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_106_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_106_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_106_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_107_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_107_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_108_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_109_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_110_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_110_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_111_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_111_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_111_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_112_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_113_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_113_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.07 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_114_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_115_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_115_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_115_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_116_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_117_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_117_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_117_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_118_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_118_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_118_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_119_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_119_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_119_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_120_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_120_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_120_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_121_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_121_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_121_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_122_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_123_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_124_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_124_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_125_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_125_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_125_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_126_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_126_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_127_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_127_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_127_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_128_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_128_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_129_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_130_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_130_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_130_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_131_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_132_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_132_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_132_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_133_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_133_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_133_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_134_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_134_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_134_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.11 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_135_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_135_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_135_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_136_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_136_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_136_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_137_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_137_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_138_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_138_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.09 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_139_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_139_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_139_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.07 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_int8_int16_r3_140_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_int8_int16_r3_140_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_8s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_int8_int16_r3_140_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Loop_data_drain_AB_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds2_1_Loop_data_drain_AB_proc9' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Loop_data_drain_AB_proc9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 5.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Block_for_end142_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_ds2_1_Block_for_end142_proc' is 16387 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Block_for_end142_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 5.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_ds2_1_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_64_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1_Loop_data_drain_C_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 5.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_ds2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d9_S' is changed to 'fifo_w8_d9_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d17_S' is changed to 'fifo_w16_d17_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d24_S' is changed to 'fifo_w64_d24_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d23_S' is changed to 'fifo_w64_d23_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d22_S' is changed to 'fifo_w64_d22_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d21_S' is changed to 'fifo_w64_d21_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d20_S' is changed to 'fifo_w64_d20_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d19_S' is changed to 'fifo_w64_d19_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d18_S' is changed to 'fifo_w64_d18_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d17_S' is changed to 'fifo_w64_d17_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d16_S' is changed to 'fifo_w64_d16_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d15_S' is changed to 'fifo_w64_d15_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d14_S' is changed to 'fifo_w64_d14_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d13_S' is changed to 'fifo_w64_d13_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d12_S' is changed to 'fifo_w64_d12_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d11_S' is changed to 'fifo_w64_d11_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d10_S' is changed to 'fifo_w64_d10_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d9_S' is changed to 'fifo_w64_d9_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d8_S' is changed to 'fifo_w64_d8_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d7_S' is changed to 'fifo_w64_d7_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d6_S' is changed to 'fifo_w64_d6_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d5_S' is changed to 'fifo_w64_d5_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_ds2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.42 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.89 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc12_Pipeline_l_bias_scale_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_bias_scale_j_proc12_Pipeline_l_bias_scale_j' pipeline 'l_bias_scale_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc12_Pipeline_l_bias_scale_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.14 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.34 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_bias_scale_j_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_bias_scale_j_proc12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_block_gemm13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d4_S' is changed to 'fifo_w6_d4_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d4_S' is changed to 'fifo_w512_d4_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_block_gemm13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_gemm_proc15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_gemm_proc15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.85 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_gemm_proc15_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_gemm_proc15_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.11 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_pack_seq16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d3_S' is changed to 'fifo_w6_d3_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_pack_seq16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.26 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.16 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer1_1_Pipeline_l_buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Res_layer1_1_Pipeline_l_buf' pipeline 'l_buf' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer1_1_Pipeline_l_buf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.99 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer1_1_Pipeline_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Res_layer1_1_Pipeline_l_j13' pipeline 'l_j13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_256_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer1_1_Pipeline_l_j13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1_Pipeline_l_mean_var_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm1_1_Pipeline_l_mean_var_j14' pipeline 'l_mean_var_j14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1_Pipeline_l_mean_var_j14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1_Pipeline_l_mean_var_i15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm1_1_Pipeline_l_mean_var_i15' pipeline 'l_mean_var_i15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1_Pipeline_l_mean_var_i15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.55 seconds; current allocated memory: 5.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm1_1_Pipeline_l_j16' pipeline 'l_j16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1_Pipeline_l_j16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.96 seconds; current allocated memory: 5.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.21 seconds; current allocated memory: 5.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_writer_1_Pipeline_l_pack_seq_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'output_writer_1_Pipeline_l_pack_seq_l_j' pipeline 'l_pack_seq_l_j' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_pack_seq_l_j/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_pack_seq_l_j/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_pack_seq_l_j/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_pack_seq_l_j/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_pack_seq_l_j/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_pack_seq_l_j/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_pack_seq_l_j/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_pack_seq_l_j/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_pack_seq_l_j/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_pack_seq_l_j/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_pack_seq_l_j/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_pack_seq_l_j/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'output_writer_1_Pipeline_l_pack_seq_l_j/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_writer_1_Pipeline_l_pack_seq_l_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.78 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.54 seconds; current allocated memory: 5.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_writer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_writer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.46 seconds; current allocated memory: 5.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_dataflow_region_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/w_ds1_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/w_ds2_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/outp_ln0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/outp_ln0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/outp_ln0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/outp_ln0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer_dataflow_region_3/outp_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer_dataflow_region_3' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'w_ds1_addr', 'w_ds2_addr', 'outp_addr' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d8_S' is changed to 'fifo_w64_d8_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d4_S' is changed to 'fifo_w64_d4_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d4_S' is changed to 'fifo_w512_d4_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_dataflow_region_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.64 seconds; current allocated memory: 5.652 GB.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_input_loader_ds1_res1_1_p_ZL5buf25_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_input_loader_ds1_res1_1_p_ZL5buf25_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_input_loader_ds1_res1_1_p_ZL5buf25_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_input_loader_ds1_res1_1_p_ZL5buf25_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_input_loader_ds1_res1_1_p_ZL5buf25_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_input_loader_ds1_res1_1_p_ZL5buf25_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_input_loader_ds1_res1_1_p_ZL5buf25_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_input_loader_ds1_res1_1_p_ZL5buf25_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'sext_ln315_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w58_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sext_ln328_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w58_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d24_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_3_fifo_w64_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_U(Bert_layer_dataflow_region_3_fifo_w64_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_U(Bert_layer_dataflow_region_3_fifo_w64_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_U(Bert_layer_dataflow_region_3_fifo_w64_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_U(Bert_layer_dataflow_region_3_fifo_w64_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_U(Bert_layer_dataflow_region_3_fifo_w64_d23_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_U(Bert_layer_dataflow_region_3_fifo_w64_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_U(Bert_layer_dataflow_region_3_fifo_w64_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_U(Bert_layer_dataflow_region_3_fifo_w64_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_U(Bert_layer_dataflow_region_3_fifo_w64_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_155_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_U(Bert_layer_dataflow_region_3_fifo_w64_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_U(Bert_layer_dataflow_region_3_fifo_w64_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_U(Bert_layer_dataflow_region_3_fifo_w64_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_U(Bert_layer_dataflow_region_3_fifo_w64_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_U(Bert_layer_dataflow_region_3_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_U(Bert_layer_dataflow_region_3_fifo_w64_d21_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_U(Bert_layer_dataflow_region_3_fifo_w64_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_U(Bert_layer_dataflow_region_3_fifo_w64_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_181_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_182_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_183_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_184_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_185_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_186_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_187_U(Bert_layer_dataflow_region_3_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_188_U(Bert_layer_dataflow_region_3_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_189_U(Bert_layer_dataflow_region_3_fifo_w64_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_190_U(Bert_layer_dataflow_region_3_fifo_w64_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_191_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_192_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_193_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_194_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_195_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_196_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_197_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_198_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_199_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_200_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_201_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_202_U(Bert_layer_dataflow_region_3_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_203_U(Bert_layer_dataflow_region_3_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_204_U(Bert_layer_dataflow_region_3_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_205_U(Bert_layer_dataflow_region_3_fifo_w64_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_206_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_207_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_208_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_209_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_210_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_211_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_212_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_213_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_214_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_215_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_216_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_217_U(Bert_layer_dataflow_region_3_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_218_U(Bert_layer_dataflow_region_3_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_219_U(Bert_layer_dataflow_region_3_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_220_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_221_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_222_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_223_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_224_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_225_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_226_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_227_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_228_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_229_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_230_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_231_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_232_U(Bert_layer_dataflow_region_3_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_233_U(Bert_layer_dataflow_region_3_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_234_U(Bert_layer_dataflow_region_3_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_235_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_236_U(Bert_layer_dataflow_region_3_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_237_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_238_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_239_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_240_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_241_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_242_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_243_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_244_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_245_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_246_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_247_U(Bert_layer_dataflow_region_3_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_248_U(Bert_layer_dataflow_region_3_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_249_U(Bert_layer_dataflow_region_3_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_250_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_251_U(Bert_layer_dataflow_region_3_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_252_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_128_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_129_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_130_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_131_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_132_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_133_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_134_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_135_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_136_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_137_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_138_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_139_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_140_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_141_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_142_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_143_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_144_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_145_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_146_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_147_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_148_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_149_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_150_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_151_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_152_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_153_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_154_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_155_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_156_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_157_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_158_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_159_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_160_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_161_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_162_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_163_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_164_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_165_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_166_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_167_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_168_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_169_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_170_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_171_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_172_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_173_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_174_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_175_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_176_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_177_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_178_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_179_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_180_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_181_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_182_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_183_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_184_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_185_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_186_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_187_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_188_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_189_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_190_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_191_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_192_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_193_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_194_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_195_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_196_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_197_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_198_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_199_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_200_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_201_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_202_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_203_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_204_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_205_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_206_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_207_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_208_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_209_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_210_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_211_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_212_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_213_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_214_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_215_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_216_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_217_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_218_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_219_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_220_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_221_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_222_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_223_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_224_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_225_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_226_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_227_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_228_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_229_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_230_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_231_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_232_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_233_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_234_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_235_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_236_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_237_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_238_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_239_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_240_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_241_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_242_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_243_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_244_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_245_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_246_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_247_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_248_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_249_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_250_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_251_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_252_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_253_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_254_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_141_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_141_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_142_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_142_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_143_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_143_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_144_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_144_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_145_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_145_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_146_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_146_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_147_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_147_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_148_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_148_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_149_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_149_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_150_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_150_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_151_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_151_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_152_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_152_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_153_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_153_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_154_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_154_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_155_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_155_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_156_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_156_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_157_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_157_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_173_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_173_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_189_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_189_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_205_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_205_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_221_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_221_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_237_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_237_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_253_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_253_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_158_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_158_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_159_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_159_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_160_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_160_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_161_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_161_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_162_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_162_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_163_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_163_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_164_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_164_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_165_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_165_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_166_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_166_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_167_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_167_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_168_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_168_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_169_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_169_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_170_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_170_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_171_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_171_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_172_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_172_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds1_1_Loop_data_drain_AB_proc7_U0_U(Bert_layer_dataflow_region_3_start_for_systolic_array_ds1_1_Loop_data_drain_AB_proc7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_175_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_175_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_176_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_176_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_177_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_177_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_178_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_178_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_179_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_179_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_180_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_180_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_181_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_181_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_182_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_182_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_183_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_183_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_184_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_184_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_185_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_185_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_186_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_186_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_187_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_187_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_188_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_188_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_174_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_174_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_192_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_192_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_193_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_193_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_194_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_194_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_195_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_195_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_196_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_196_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_197_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_197_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_198_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_198_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_199_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_199_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_200_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_200_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_201_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_201_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_202_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_202_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_203_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_203_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_204_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_204_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_190_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_190_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_191_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_191_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_209_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_209_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_210_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_210_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_211_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_211_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_212_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_212_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_213_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_213_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_214_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_214_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_215_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_215_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_216_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_216_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_217_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_217_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_218_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_218_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_219_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_219_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_220_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_220_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_206_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_206_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_207_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_207_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_208_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_208_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_226_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_226_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_227_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_227_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_228_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_228_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_229_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_229_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_230_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_230_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_231_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_231_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_232_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_232_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_233_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_233_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_234_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_234_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_235_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_235_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_236_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_236_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_222_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_222_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_223_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_223_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_224_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_224_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_225_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_225_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_243_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_243_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_244_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_244_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_245_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_245_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_246_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_246_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_247_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_247_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_248_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_248_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_249_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_249_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_250_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_250_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_251_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_251_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_252_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_252_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_238_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_238_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_239_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_239_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_240_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_240_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_241_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_241_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_242_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_242_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_260_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_260_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_261_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_261_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_262_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_262_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_263_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_263_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_264_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_264_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_265_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_265_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_266_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_266_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_267_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_267_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_254_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_254_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_255_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_255_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_256_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_256_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_257_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_257_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_258_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_258_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_259_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_259_1_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc_p_ZL5buf26_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc_p_ZL5buf26_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc_p_ZL5buf26_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc_p_ZL5buf26_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc_p_ZL5buf26_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc_p_ZL5buf26_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc_p_ZL5buf26_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc_p_ZL5buf26_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'ps_id_c_U(Bert_layer_dataflow_region_3_fifo_w6_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_U(Bert_layer_dataflow_region_3_fifo_w512_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_j_proc_U0_U(Bert_layer_dataflow_region_3_start_for_l_bias_scale_j_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds1_1_U0_U(Bert_layer_dataflow_region_3_start_for_systolic_array_ds1_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(Bert_layer_dataflow_region_3_fifo_w6_d2_S)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO Bert_layer_dataflow_region_3_dataflow_in_loop_l_pack_seq10_A_V_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_3_dataflow_in_loop_l_pack_seq10_A_V_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ps_id_c_U(Bert_layer_dataflow_region_3_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_j20_proc_p_ZL5buf27_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_j20_proc_p_ZL5buf27_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_j20_proc_p_ZL5buf27_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_j20_proc_p_ZL5buf27_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_j20_proc_p_ZL5buf27_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_j20_proc_p_ZL5buf27_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_j20_proc_p_ZL5buf27_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_j20_proc_p_ZL5buf27_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-741] Implementing PIPO Bert_layer_dataflow_region_3_dataflow_in_loop_l_pack_seq_buf_V_RAM_AUTO_2R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_3_dataflow_in_loop_l_pack_seq_buf_V_RAM_AUTO_2R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ps_id_c_U(Bert_layer_dataflow_region_3_fifo_w6_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_0_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d24_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_U(Bert_layer_dataflow_region_3_fifo_w64_d23_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_U(Bert_layer_dataflow_region_3_fifo_w64_d22_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_U(Bert_layer_dataflow_region_3_fifo_w64_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_U(Bert_layer_dataflow_region_3_fifo_w64_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_U(Bert_layer_dataflow_region_3_fifo_w64_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_1_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_U(Bert_layer_dataflow_region_3_fifo_w64_d23_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_U(Bert_layer_dataflow_region_3_fifo_w64_d22_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_U(Bert_layer_dataflow_region_3_fifo_w64_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_U(Bert_layer_dataflow_region_3_fifo_w64_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_U(Bert_layer_dataflow_region_3_fifo_w64_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_2_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_31_U(Bert_layer_dataflow_region_3_fifo_w64_d22_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_U(Bert_layer_dataflow_region_3_fifo_w64_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_U(Bert_layer_dataflow_region_3_fifo_w64_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_U(Bert_layer_dataflow_region_3_fifo_w64_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_3_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_U(Bert_layer_dataflow_region_3_fifo_w64_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_U(Bert_layer_dataflow_region_3_fifo_w64_d21_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_U(Bert_layer_dataflow_region_3_fifo_w64_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_U(Bert_layer_dataflow_region_3_fifo_w64_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_U(Bert_layer_dataflow_region_3_fifo_w64_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_4_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_62_U(Bert_layer_dataflow_region_3_fifo_w64_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_U(Bert_layer_dataflow_region_3_fifo_w64_d20_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_U(Bert_layer_dataflow_region_3_fifo_w64_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_U(Bert_layer_dataflow_region_3_fifo_w64_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_U(Bert_layer_dataflow_region_3_fifo_w64_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_5_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_U(Bert_layer_dataflow_region_3_fifo_w64_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_U(Bert_layer_dataflow_region_3_fifo_w64_d19_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_U(Bert_layer_dataflow_region_3_fifo_w64_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_U(Bert_layer_dataflow_region_3_fifo_w64_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_93_U(Bert_layer_dataflow_region_3_fifo_w64_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_6_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_U(Bert_layer_dataflow_region_3_fifo_w64_d18_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_U(Bert_layer_dataflow_region_3_fifo_w64_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_U(Bert_layer_dataflow_region_3_fifo_w64_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_U(Bert_layer_dataflow_region_3_fifo_w64_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_7_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_U(Bert_layer_dataflow_region_3_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_U(Bert_layer_dataflow_region_3_fifo_w64_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_U(Bert_layer_dataflow_region_3_fifo_w64_d16_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_U(Bert_layer_dataflow_region_3_fifo_w64_d15_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_U(Bert_layer_dataflow_region_3_fifo_w64_d14_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_U(Bert_layer_dataflow_region_3_fifo_w64_d13_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_U(Bert_layer_dataflow_region_3_fifo_w64_d12_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_U(Bert_layer_dataflow_region_3_fifo_w64_d11_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_U(Bert_layer_dataflow_region_3_fifo_w64_d10_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_U(Bert_layer_dataflow_region_3_fifo_w64_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_U(Bert_layer_dataflow_region_3_fifo_w64_d7_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_U(Bert_layer_dataflow_region_3_fifo_w64_d6_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_13_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_U(Bert_layer_dataflow_region_3_fifo_w64_d5_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_14_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_124_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_15_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_U(Bert_layer_dataflow_region_3_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_16_U(Bert_layer_dataflow_region_3_fifo_w8_d9_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_8_U(Bert_layer_dataflow_region_3_fifo_w16_d17_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_1_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_2_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_3_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_4_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_5_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_6_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_7_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_8_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_9_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_10_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_11_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_12_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_13_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_14_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_15_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_16_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_17_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_18_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_19_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_20_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_21_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_22_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_23_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_24_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_25_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_26_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_27_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_28_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_29_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_30_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_31_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_32_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_33_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_34_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_35_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_36_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_37_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_38_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_39_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_40_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_41_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_42_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_43_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_44_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_45_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_46_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_47_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_48_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_49_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_50_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_51_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_52_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_53_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_54_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_55_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_56_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_57_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_58_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_59_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_60_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_61_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_62_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_63_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_64_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_65_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_66_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_67_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_68_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_69_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_70_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_71_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_72_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_73_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_74_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_75_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_76_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_77_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_78_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_79_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_80_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_81_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_82_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_83_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_84_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_85_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_86_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_87_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_88_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_89_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_90_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_91_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_92_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_93_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_94_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_95_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_96_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_97_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_98_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_99_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_100_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_101_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_102_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_103_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_104_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_105_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_106_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_107_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_108_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_109_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_110_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_111_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_112_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_113_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_114_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_115_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_116_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_117_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_118_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_119_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_120_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_121_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_122_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_123_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_124_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_125_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_126_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_V_127_load_loc_channel_U(Bert_layer_dataflow_region_3_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_13_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_13_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_14_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_14_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_15_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_15_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_16_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_16_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_17_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_17_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_18_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_18_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_19_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_19_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_20_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_20_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_21_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_21_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_22_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_22_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_23_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_23_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_24_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_24_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_25_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_25_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_26_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_26_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_27_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_27_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_28_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_28_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_29_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_29_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_45_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_45_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_61_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_61_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_77_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_77_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_93_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_93_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_109_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_109_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_125_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_125_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_30_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_30_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_31_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_31_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_32_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_32_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_33_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_33_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_34_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_34_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_35_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_35_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_36_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_36_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_37_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_37_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_38_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_38_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_39_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_39_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_40_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_40_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_41_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_41_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_42_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_42_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_43_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_43_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_44_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_44_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds2_1_Loop_data_drain_AB_proc9_U0_U(Bert_layer_dataflow_region_3_start_for_systolic_array_ds2_1_Loop_data_drain_AB_proc9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_47_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_47_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_48_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_48_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_49_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_49_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_50_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_50_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_51_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_51_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_52_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_52_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_53_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_53_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_54_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_54_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_55_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_55_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_56_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_56_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_57_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_57_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_58_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_58_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_59_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_59_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_60_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_60_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_46_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_46_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_64_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_64_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_65_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_65_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_66_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_66_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_67_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_67_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_68_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_68_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_69_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_69_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_70_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_70_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_71_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_71_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_72_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_72_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_73_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_73_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_74_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_74_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_75_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_75_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_76_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_76_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_62_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_62_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_63_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_63_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_81_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_81_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_82_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_82_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_83_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_83_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_84_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_84_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_85_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_85_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_86_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_86_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_87_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_87_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_88_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_88_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_89_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_89_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_90_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_90_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_91_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_91_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_92_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_92_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_78_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_78_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_79_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_79_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_80_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_80_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_98_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_98_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_99_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_99_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_100_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_100_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_101_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_101_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_102_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_102_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_103_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_103_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_104_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_104_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_105_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_105_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_106_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_106_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_107_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_107_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_108_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_108_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_94_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_94_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_95_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_95_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_96_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_96_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_97_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_97_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_115_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_115_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_116_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_116_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_117_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_117_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_118_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_118_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_119_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_119_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_120_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_120_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_121_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_121_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_122_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_122_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_123_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_123_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_124_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_124_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_110_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_110_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_111_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_111_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_112_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_112_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_113_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_113_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_114_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_114_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_132_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_132_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_133_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_133_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_134_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_134_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_135_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_135_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_136_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_136_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_137_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_137_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_138_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_138_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_139_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_139_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_140_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_140_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_126_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_126_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_127_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_127_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_128_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_128_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_129_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_129_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_130_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_130_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_int8_int16_r3_131_1_U0_U(Bert_layer_dataflow_region_3_start_for_PE_int8_int16_r3_131_1_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc12_p_ZL5buf28_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc12_p_ZL5buf28_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc12_p_ZL5buf28_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc12_p_ZL5buf28_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc12_p_ZL5buf28_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc12_p_ZL5buf28_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc12_p_ZL5buf28_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_l_bias_scale_j_proc12_p_ZL5buf28_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'ps_id_c_U(Bert_layer_dataflow_region_3_fifo_w6_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_U(Bert_layer_dataflow_region_3_fifo_w512_d4_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_bias_scale_j_proc12_U0_U(Bert_layer_dataflow_region_3_start_for_l_bias_scale_j_proc12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_ds2_1_U0_U(Bert_layer_dataflow_region_3_start_for_systolic_array_ds2_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(Bert_layer_dataflow_region_3_fifo_w6_d2_S_x)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO Bert_layer_dataflow_region_3_dataflow_in_loop_l_pack_seq16_A_V_RAM_AUTO_2R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_3_dataflow_in_loop_l_pack_seq16_A_V_RAM_AUTO_2R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ps_id_c_U(Bert_layer_dataflow_region_3_fifo_w6_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_3_Res_layer1_1_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_Layer_norm1_1_Pipeline_l_j16_buf15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_dataflow_region_3_Layer_norm1_1_Pipeline_l_j16_buf16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_3_Layer_norm1_1_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_dataflow_region_3_Layer_norm1_1_mean_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'outp_addr_c_U(Bert_layer_dataflow_region_3_fifo_w64_d8_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inp_res1_U(Bert_layer_dataflow_region_3_fifo_w256_d131072_U)' using Ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inp_ds1_U(Bert_layer_dataflow_region_3_fifo_w64_d4_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds1_loader_0_U(Bert_layer_dataflow_region_3_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds1_loader_1_U(Bert_layer_dataflow_region_3_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds2_loader_0_U(Bert_layer_dataflow_region_3_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'block_w_ds2_loader_1_U(Bert_layer_dataflow_region_3_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_ds1_U(Bert_layer_dataflow_region_3_fifo_w512_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_gelu_U(Bert_layer_dataflow_region_3_fifo_w64_d11008_U)' using Ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'outp_ds2_U(Bert_layer_dataflow_region_3_fifo_w512_d4_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_res1_U(Bert_layer_dataflow_region_3_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outp_ln1_U(Bert_layer_dataflow_region_3_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_writer_1_U0_U(Bert_layer_dataflow_region_3_start_for_output_writer_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Linear_layer_ds1_1_U0_U(Bert_layer_dataflow_region_3_start_for_Linear_layer_ds1_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Res_layer1_1_U0_U(Bert_layer_dataflow_region_3_start_for_Res_layer1_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Linear_layer_ds2_1_U0_U(Bert_layer_dataflow_region_3_start_for_Linear_layer_ds2_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Gelu_layer_1_U0_U(Bert_layer_dataflow_region_3_start_for_Gelu_layer_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Layer_norm1_1_U0_U(Bert_layer_dataflow_region_3_start_for_Layer_norm1_1_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 341.33 seconds. CPU system time: 12.19 seconds. Elapsed time: 635.06 seconds; current allocated memory: 5.652 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 38.26 seconds. CPU system time: 0.96 seconds. Elapsed time: 41.31 seconds; current allocated memory: 5.715 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer_dataflow_region_3.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer_dataflow_region_3.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 404.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1228.42 seconds. CPU system time: 50.46 seconds. Elapsed time: 1767.51 seconds; current allocated memory: 5.332 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 3039.520 ; gain = 2.023 ; free physical = 98892 ; free virtual = 186251
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_dmul_64ns_64ns_64_8_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_dsqrt_64ns_64ns_64_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fpext_32ns_64_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fptrunc_64ns_32_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_fsub_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'Bert_layer_dataflow_region_3_sitofp_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Bert_layer_dataflow_region_3_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Bert_layer_dataflow_region_3_sitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Running package_xo -xo_path /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution/impl/export.xo -kernel_name Bert_layer_dataflow_region_3 -kernel_xml /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution/impl/ip/../kernel/kernel.xml -kernel_files /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/bert_region_3.cpp -ip_directory /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution/impl/ip/ip_unzip_dir -design_xml /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution/.autopilot/db/Bert_layer_dataflow_region_3.design.xml -debug_directory /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution/.debug -hls_directory /work/shared/users/ugrad/user_zjh/LLaMA_prefilling_weight_offchip_opt_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3/Bert_layer_dataflow_region_3/Bert_layer_dataflow_region_3/solution/impl/ip/hls_files
package_xo: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3077.512 ; gain = 0.004 ; free physical = 99177 ; free virtual = 186791
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 03:08:58 2023...
INFO: [HLS 200-802] Generated output file Bert_layer_dataflow_region_3/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 663.73 seconds. CPU system time: 53.44 seconds. Elapsed time: 804.8 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 1898.96 seconds. Total CPU system time: 105.81 seconds. Total elapsed time: 2578.6 seconds; peak allocated memory: 5.777 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Dec  8 03:09:10 2023...
