INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Documents/Verilog/project_3/project_3.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Documents/Verilog/project_3/project_3.gen/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/uart_tx_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'tx_data' is already implicitly declared on line 280 [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:342]
WARNING: [VRFC 10-3380] identifier 'address' is used before its declaration [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:30]
WARNING: [VRFC 10-3380] identifier 'tx_data' is used before its declaration [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:91]
WARNING: [VRFC 10-3380] identifier 'txclk' is used before its declaration [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:286]
WARNING: [VRFC 10-3380] identifier 'tx_empty' is used before its declaration [C:/Users/anura/Documents/Verilog/project_3/project_3.srcs/sources_1/imports/new/top.v:304]
