ARM GAS  /tmp/ccAsBoTd.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "src/system/tim.c"
  19              		.section	.text.MX_TIM2_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM2_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM2_Init:
  27              	.LFB144:
   1:src/system/tim.c **** /* USER CODE BEGIN Header */
   2:src/system/tim.c **** /**
   3:src/system/tim.c ****   ******************************************************************************
   4:src/system/tim.c ****   * @file    tim.c
   5:src/system/tim.c ****   * @brief   This file provides code for the configuration
   6:src/system/tim.c ****   *          of the TIM instances.
   7:src/system/tim.c ****   ******************************************************************************
   8:src/system/tim.c ****   * @attention
   9:src/system/tim.c ****   *
  10:src/system/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:src/system/tim.c ****   * All rights reserved.
  12:src/system/tim.c ****   *
  13:src/system/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:src/system/tim.c ****   * in the root directory of this software component.
  15:src/system/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:src/system/tim.c ****   *
  17:src/system/tim.c ****   ******************************************************************************
  18:src/system/tim.c ****   */
  19:src/system/tim.c **** /* USER CODE END Header */
  20:src/system/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:src/system/tim.c **** #include "tim.h"
  22:src/system/tim.c **** 
  23:src/system/tim.c **** /* USER CODE BEGIN 0 */
  24:src/system/tim.c **** 
  25:src/system/tim.c **** /* USER CODE END 0 */
  26:src/system/tim.c **** 
  27:src/system/tim.c **** TIM_HandleTypeDef htim2;
  28:src/system/tim.c **** TIM_HandleTypeDef htim5;
  29:src/system/tim.c **** 
  30:src/system/tim.c **** /* TIM2 init function */
  31:src/system/tim.c **** void MX_TIM2_Init(void)
ARM GAS  /tmp/ccAsBoTd.s 			page 2


  32:src/system/tim.c **** {
  28              		.loc 1 32 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
  33:src/system/tim.c **** 
  34:src/system/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  35:src/system/tim.c **** 
  36:src/system/tim.c ****   /* USER CODE END TIM2_Init 0 */
  37:src/system/tim.c **** 
  38:src/system/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39              		.loc 1 38 3 view .LVU1
  40              		.loc 1 38 26 is_stmt 0 view .LVU2
  41 0004 0023     		movs	r3, #0
  42 0006 0493     		str	r3, [sp, #16]
  43 0008 0593     		str	r3, [sp, #20]
  44 000a 0693     		str	r3, [sp, #24]
  45 000c 0793     		str	r3, [sp, #28]
  39:src/system/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  46              		.loc 1 39 3 is_stmt 1 view .LVU3
  47              		.loc 1 39 27 is_stmt 0 view .LVU4
  48 000e 0193     		str	r3, [sp, #4]
  49 0010 0293     		str	r3, [sp, #8]
  50 0012 0393     		str	r3, [sp, #12]
  40:src/system/tim.c **** 
  41:src/system/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  42:src/system/tim.c **** 
  43:src/system/tim.c ****   /* USER CODE END TIM2_Init 1 */
  44:src/system/tim.c ****   htim2.Instance = TIM2;
  51              		.loc 1 44 3 is_stmt 1 view .LVU5
  52              		.loc 1 44 18 is_stmt 0 view .LVU6
  53 0014 1548     		ldr	r0, .L9
  54 0016 4FF08042 		mov	r2, #1073741824
  55 001a 0260     		str	r2, [r0]
  45:src/system/tim.c ****   htim2.Init.Prescaler = 275;
  56              		.loc 1 45 3 is_stmt 1 view .LVU7
  57              		.loc 1 45 24 is_stmt 0 view .LVU8
  58 001c 40F21312 		movw	r2, #275
  59 0020 4260     		str	r2, [r0, #4]
  46:src/system/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 46 3 is_stmt 1 view .LVU9
  61              		.loc 1 46 26 is_stmt 0 view .LVU10
  62 0022 8360     		str	r3, [r0, #8]
  47:src/system/tim.c ****   htim2.Init.Period = 4294967295;
  63              		.loc 1 47 3 is_stmt 1 view .LVU11
  64              		.loc 1 47 21 is_stmt 0 view .LVU12
  65 0024 4FF0FF32 		mov	r2, #-1
  66 0028 C260     		str	r2, [r0, #12]
  48:src/system/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 48 3 is_stmt 1 view .LVU13
ARM GAS  /tmp/ccAsBoTd.s 			page 3


  68              		.loc 1 48 28 is_stmt 0 view .LVU14
  69 002a 0361     		str	r3, [r0, #16]
  49:src/system/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  70              		.loc 1 49 3 is_stmt 1 view .LVU15
  71              		.loc 1 49 32 is_stmt 0 view .LVU16
  72 002c 8361     		str	r3, [r0, #24]
  50:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  73              		.loc 1 50 3 is_stmt 1 view .LVU17
  74              		.loc 1 50 7 is_stmt 0 view .LVU18
  75 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
  76              	.LVL0:
  77              		.loc 1 50 6 view .LVU19
  78 0032 90B9     		cbnz	r0, .L6
  79              	.L2:
  51:src/system/tim.c ****   {
  52:src/system/tim.c ****     Error_Handler();
  53:src/system/tim.c ****   }
  54:src/system/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  80              		.loc 1 54 3 is_stmt 1 view .LVU20
  81              		.loc 1 54 34 is_stmt 0 view .LVU21
  82 0034 4FF48053 		mov	r3, #4096
  83 0038 0493     		str	r3, [sp, #16]
  55:src/system/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  84              		.loc 1 55 3 is_stmt 1 view .LVU22
  85              		.loc 1 55 7 is_stmt 0 view .LVU23
  86 003a 04A9     		add	r1, sp, #16
  87 003c 0B48     		ldr	r0, .L9
  88 003e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  89              	.LVL1:
  90              		.loc 1 55 6 view .LVU24
  91 0042 68B9     		cbnz	r0, .L7
  92              	.L3:
  56:src/system/tim.c ****   {
  57:src/system/tim.c ****     Error_Handler();
  58:src/system/tim.c ****   }
  59:src/system/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  93              		.loc 1 59 3 is_stmt 1 view .LVU25
  94              		.loc 1 59 37 is_stmt 0 view .LVU26
  95 0044 0023     		movs	r3, #0
  96 0046 0193     		str	r3, [sp, #4]
  60:src/system/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  97              		.loc 1 60 3 is_stmt 1 view .LVU27
  98              		.loc 1 60 33 is_stmt 0 view .LVU28
  99 0048 0393     		str	r3, [sp, #12]
  61:src/system/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 100              		.loc 1 61 3 is_stmt 1 view .LVU29
 101              		.loc 1 61 7 is_stmt 0 view .LVU30
 102 004a 01A9     		add	r1, sp, #4
 103 004c 0748     		ldr	r0, .L9
 104 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 105              	.LVL2:
 106              		.loc 1 61 6 view .LVU31
 107 0052 40B9     		cbnz	r0, .L8
 108              	.L1:
  62:src/system/tim.c ****   {
  63:src/system/tim.c ****     Error_Handler();
  64:src/system/tim.c ****   }
ARM GAS  /tmp/ccAsBoTd.s 			page 4


  65:src/system/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  66:src/system/tim.c **** 
  67:src/system/tim.c ****   /* USER CODE END TIM2_Init 2 */
  68:src/system/tim.c **** 
  69:src/system/tim.c **** }
 109              		.loc 1 69 1 view .LVU32
 110 0054 09B0     		add	sp, sp, #36
 111              	.LCFI2:
 112              		.cfi_remember_state
 113              		.cfi_def_cfa_offset 4
 114              		@ sp needed
 115 0056 5DF804FB 		ldr	pc, [sp], #4
 116              	.L6:
 117              	.LCFI3:
 118              		.cfi_restore_state
  52:src/system/tim.c ****   }
 119              		.loc 1 52 5 is_stmt 1 view .LVU33
 120 005a FFF7FEFF 		bl	Error_Handler
 121              	.LVL3:
 122 005e E9E7     		b	.L2
 123              	.L7:
  57:src/system/tim.c ****   }
 124              		.loc 1 57 5 view .LVU34
 125 0060 FFF7FEFF 		bl	Error_Handler
 126              	.LVL4:
 127 0064 EEE7     		b	.L3
 128              	.L8:
  63:src/system/tim.c ****   }
 129              		.loc 1 63 5 view .LVU35
 130 0066 FFF7FEFF 		bl	Error_Handler
 131              	.LVL5:
 132              		.loc 1 69 1 is_stmt 0 view .LVU36
 133 006a F3E7     		b	.L1
 134              	.L10:
 135              		.align	2
 136              	.L9:
 137 006c 00000000 		.word	htim2
 138              		.cfi_endproc
 139              	.LFE144:
 141              		.section	.text.MX_TIM5_Init,"ax",%progbits
 142              		.align	1
 143              		.global	MX_TIM5_Init
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 148              	MX_TIM5_Init:
 149              	.LFB145:
  70:src/system/tim.c **** /* TIM5 init function */
  71:src/system/tim.c **** void MX_TIM5_Init(void)
  72:src/system/tim.c **** {
 150              		.loc 1 72 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 32
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154 0000 00B5     		push	{lr}
 155              	.LCFI4:
 156              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccAsBoTd.s 			page 5


 157              		.cfi_offset 14, -4
 158 0002 89B0     		sub	sp, sp, #36
 159              	.LCFI5:
 160              		.cfi_def_cfa_offset 40
  73:src/system/tim.c **** 
  74:src/system/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
  75:src/system/tim.c **** 
  76:src/system/tim.c ****   /* USER CODE END TIM5_Init 0 */
  77:src/system/tim.c **** 
  78:src/system/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 161              		.loc 1 78 3 view .LVU38
 162              		.loc 1 78 26 is_stmt 0 view .LVU39
 163 0004 0023     		movs	r3, #0
 164 0006 0493     		str	r3, [sp, #16]
 165 0008 0593     		str	r3, [sp, #20]
 166 000a 0693     		str	r3, [sp, #24]
 167 000c 0793     		str	r3, [sp, #28]
  79:src/system/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 168              		.loc 1 79 3 is_stmt 1 view .LVU40
 169              		.loc 1 79 27 is_stmt 0 view .LVU41
 170 000e 0193     		str	r3, [sp, #4]
 171 0010 0293     		str	r3, [sp, #8]
 172 0012 0393     		str	r3, [sp, #12]
  80:src/system/tim.c **** 
  81:src/system/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
  82:src/system/tim.c **** 
  83:src/system/tim.c ****   /* USER CODE END TIM5_Init 1 */
  84:src/system/tim.c ****   htim5.Instance = TIM5;
 173              		.loc 1 84 3 is_stmt 1 view .LVU42
 174              		.loc 1 84 18 is_stmt 0 view .LVU43
 175 0014 1548     		ldr	r0, .L19
 176 0016 164A     		ldr	r2, .L19+4
 177 0018 0260     		str	r2, [r0]
  85:src/system/tim.c ****   htim5.Init.Prescaler = 275;
 178              		.loc 1 85 3 is_stmt 1 view .LVU44
 179              		.loc 1 85 24 is_stmt 0 view .LVU45
 180 001a 40F21312 		movw	r2, #275
 181 001e 4260     		str	r2, [r0, #4]
  86:src/system/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 182              		.loc 1 86 3 is_stmt 1 view .LVU46
 183              		.loc 1 86 26 is_stmt 0 view .LVU47
 184 0020 8360     		str	r3, [r0, #8]
  87:src/system/tim.c ****   htim5.Init.Period = 4294967295;
 185              		.loc 1 87 3 is_stmt 1 view .LVU48
 186              		.loc 1 87 21 is_stmt 0 view .LVU49
 187 0022 4FF0FF32 		mov	r2, #-1
 188 0026 C260     		str	r2, [r0, #12]
  88:src/system/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 189              		.loc 1 88 3 is_stmt 1 view .LVU50
 190              		.loc 1 88 28 is_stmt 0 view .LVU51
 191 0028 0361     		str	r3, [r0, #16]
  89:src/system/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 192              		.loc 1 89 3 is_stmt 1 view .LVU52
 193              		.loc 1 89 32 is_stmt 0 view .LVU53
 194 002a 8361     		str	r3, [r0, #24]
  90:src/system/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 195              		.loc 1 90 3 is_stmt 1 view .LVU54
ARM GAS  /tmp/ccAsBoTd.s 			page 6


 196              		.loc 1 90 7 is_stmt 0 view .LVU55
 197 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 198              	.LVL6:
 199              		.loc 1 90 6 view .LVU56
 200 0030 90B9     		cbnz	r0, .L16
 201              	.L12:
  91:src/system/tim.c ****   {
  92:src/system/tim.c ****     Error_Handler();
  93:src/system/tim.c ****   }
  94:src/system/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 202              		.loc 1 94 3 is_stmt 1 view .LVU57
 203              		.loc 1 94 34 is_stmt 0 view .LVU58
 204 0032 4FF48053 		mov	r3, #4096
 205 0036 0493     		str	r3, [sp, #16]
  95:src/system/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 206              		.loc 1 95 3 is_stmt 1 view .LVU59
 207              		.loc 1 95 7 is_stmt 0 view .LVU60
 208 0038 04A9     		add	r1, sp, #16
 209 003a 0C48     		ldr	r0, .L19
 210 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 211              	.LVL7:
 212              		.loc 1 95 6 view .LVU61
 213 0040 68B9     		cbnz	r0, .L17
 214              	.L13:
  96:src/system/tim.c ****   {
  97:src/system/tim.c ****     Error_Handler();
  98:src/system/tim.c ****   }
  99:src/system/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 215              		.loc 1 99 3 is_stmt 1 view .LVU62
 216              		.loc 1 99 37 is_stmt 0 view .LVU63
 217 0042 0023     		movs	r3, #0
 218 0044 0193     		str	r3, [sp, #4]
 100:src/system/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 219              		.loc 1 100 3 is_stmt 1 view .LVU64
 220              		.loc 1 100 33 is_stmt 0 view .LVU65
 221 0046 0393     		str	r3, [sp, #12]
 101:src/system/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 222              		.loc 1 101 3 is_stmt 1 view .LVU66
 223              		.loc 1 101 7 is_stmt 0 view .LVU67
 224 0048 01A9     		add	r1, sp, #4
 225 004a 0848     		ldr	r0, .L19
 226 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 227              	.LVL8:
 228              		.loc 1 101 6 view .LVU68
 229 0050 40B9     		cbnz	r0, .L18
 230              	.L11:
 102:src/system/tim.c ****   {
 103:src/system/tim.c ****     Error_Handler();
 104:src/system/tim.c ****   }
 105:src/system/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 106:src/system/tim.c **** 
 107:src/system/tim.c ****   /* USER CODE END TIM5_Init 2 */
 108:src/system/tim.c **** 
 109:src/system/tim.c **** }
 231              		.loc 1 109 1 view .LVU69
 232 0052 09B0     		add	sp, sp, #36
 233              	.LCFI6:
ARM GAS  /tmp/ccAsBoTd.s 			page 7


 234              		.cfi_remember_state
 235              		.cfi_def_cfa_offset 4
 236              		@ sp needed
 237 0054 5DF804FB 		ldr	pc, [sp], #4
 238              	.L16:
 239              	.LCFI7:
 240              		.cfi_restore_state
  92:src/system/tim.c ****   }
 241              		.loc 1 92 5 is_stmt 1 view .LVU70
 242 0058 FFF7FEFF 		bl	Error_Handler
 243              	.LVL9:
 244 005c E9E7     		b	.L12
 245              	.L17:
  97:src/system/tim.c ****   }
 246              		.loc 1 97 5 view .LVU71
 247 005e FFF7FEFF 		bl	Error_Handler
 248              	.LVL10:
 249 0062 EEE7     		b	.L13
 250              	.L18:
 103:src/system/tim.c ****   }
 251              		.loc 1 103 5 view .LVU72
 252 0064 FFF7FEFF 		bl	Error_Handler
 253              	.LVL11:
 254              		.loc 1 109 1 is_stmt 0 view .LVU73
 255 0068 F3E7     		b	.L11
 256              	.L20:
 257 006a 00BF     		.align	2
 258              	.L19:
 259 006c 00000000 		.word	htim5
 260 0070 000C0040 		.word	1073744896
 261              		.cfi_endproc
 262              	.LFE145:
 264              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 265              		.align	1
 266              		.global	HAL_TIM_Base_MspInit
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 271              	HAL_TIM_Base_MspInit:
 272              	.LVL12:
 273              	.LFB146:
 110:src/system/tim.c **** 
 111:src/system/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 112:src/system/tim.c **** {
 274              		.loc 1 112 1 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 8
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		@ link register save eliminated.
 279              		.loc 1 112 1 is_stmt 0 view .LVU75
 280 0000 82B0     		sub	sp, sp, #8
 281              	.LCFI8:
 282              		.cfi_def_cfa_offset 8
 113:src/system/tim.c **** 
 114:src/system/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 283              		.loc 1 114 3 is_stmt 1 view .LVU76
 284              		.loc 1 114 20 is_stmt 0 view .LVU77
ARM GAS  /tmp/ccAsBoTd.s 			page 8


 285 0002 0368     		ldr	r3, [r0]
 286              		.loc 1 114 5 view .LVU78
 287 0004 B3F1804F 		cmp	r3, #1073741824
 288 0008 04D0     		beq	.L25
 115:src/system/tim.c ****   {
 116:src/system/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 117:src/system/tim.c **** 
 118:src/system/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 119:src/system/tim.c ****     /* TIM2 clock enable */
 120:src/system/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 121:src/system/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 122:src/system/tim.c **** 
 123:src/system/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 124:src/system/tim.c ****   }
 125:src/system/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 289              		.loc 1 125 8 is_stmt 1 view .LVU79
 290              		.loc 1 125 10 is_stmt 0 view .LVU80
 291 000a 104A     		ldr	r2, .L27
 292 000c 9342     		cmp	r3, r2
 293 000e 0FD0     		beq	.L26
 294              	.L21:
 126:src/system/tim.c ****   {
 127:src/system/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 128:src/system/tim.c **** 
 129:src/system/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 130:src/system/tim.c ****     /* TIM5 clock enable */
 131:src/system/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 132:src/system/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 133:src/system/tim.c **** 
 134:src/system/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 135:src/system/tim.c ****   }
 136:src/system/tim.c **** }
 295              		.loc 1 136 1 view .LVU81
 296 0010 02B0     		add	sp, sp, #8
 297              	.LCFI9:
 298              		.cfi_remember_state
 299              		.cfi_def_cfa_offset 0
 300              		@ sp needed
 301 0012 7047     		bx	lr
 302              	.L25:
 303              	.LCFI10:
 304              		.cfi_restore_state
 120:src/system/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 305              		.loc 1 120 5 is_stmt 1 view .LVU82
 306              	.LBB2:
 120:src/system/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 307              		.loc 1 120 5 view .LVU83
 120:src/system/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 308              		.loc 1 120 5 view .LVU84
 309 0014 0E4B     		ldr	r3, .L27+4
 310 0016 D3F8E820 		ldr	r2, [r3, #232]
 311 001a 42F00102 		orr	r2, r2, #1
 312 001e C3F8E820 		str	r2, [r3, #232]
 120:src/system/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 313              		.loc 1 120 5 view .LVU85
 314 0022 D3F8E830 		ldr	r3, [r3, #232]
 315 0026 03F00103 		and	r3, r3, #1
ARM GAS  /tmp/ccAsBoTd.s 			page 9


 316 002a 0093     		str	r3, [sp]
 120:src/system/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 317              		.loc 1 120 5 view .LVU86
 318 002c 009B     		ldr	r3, [sp]
 319              	.LBE2:
 120:src/system/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 320              		.loc 1 120 5 view .LVU87
 321 002e EFE7     		b	.L21
 322              	.L26:
 131:src/system/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 323              		.loc 1 131 5 view .LVU88
 324              	.LBB3:
 131:src/system/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 325              		.loc 1 131 5 view .LVU89
 131:src/system/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 326              		.loc 1 131 5 view .LVU90
 327 0030 074B     		ldr	r3, .L27+4
 328 0032 D3F8E820 		ldr	r2, [r3, #232]
 329 0036 42F00802 		orr	r2, r2, #8
 330 003a C3F8E820 		str	r2, [r3, #232]
 131:src/system/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 331              		.loc 1 131 5 view .LVU91
 332 003e D3F8E830 		ldr	r3, [r3, #232]
 333 0042 03F00803 		and	r3, r3, #8
 334 0046 0193     		str	r3, [sp, #4]
 131:src/system/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 335              		.loc 1 131 5 view .LVU92
 336 0048 019B     		ldr	r3, [sp, #4]
 337              	.LBE3:
 131:src/system/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 338              		.loc 1 131 5 view .LVU93
 339              		.loc 1 136 1 is_stmt 0 view .LVU94
 340 004a E1E7     		b	.L21
 341              	.L28:
 342              		.align	2
 343              	.L27:
 344 004c 000C0040 		.word	1073744896
 345 0050 00440258 		.word	1476543488
 346              		.cfi_endproc
 347              	.LFE146:
 349              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 350              		.align	1
 351              		.global	HAL_TIM_Base_MspDeInit
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 356              	HAL_TIM_Base_MspDeInit:
 357              	.LVL13:
 358              	.LFB147:
 137:src/system/tim.c **** 
 138:src/system/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 139:src/system/tim.c **** {
 359              		.loc 1 139 1 is_stmt 1 view -0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 363              		@ link register save eliminated.
ARM GAS  /tmp/ccAsBoTd.s 			page 10


 140:src/system/tim.c **** 
 141:src/system/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 364              		.loc 1 141 3 view .LVU96
 365              		.loc 1 141 20 is_stmt 0 view .LVU97
 366 0000 0368     		ldr	r3, [r0]
 367              		.loc 1 141 5 view .LVU98
 368 0002 B3F1804F 		cmp	r3, #1073741824
 369 0006 03D0     		beq	.L32
 142:src/system/tim.c ****   {
 143:src/system/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 144:src/system/tim.c **** 
 145:src/system/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 146:src/system/tim.c ****     /* Peripheral clock disable */
 147:src/system/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 148:src/system/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 149:src/system/tim.c **** 
 150:src/system/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 151:src/system/tim.c ****   }
 152:src/system/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 370              		.loc 1 152 8 is_stmt 1 view .LVU99
 371              		.loc 1 152 10 is_stmt 0 view .LVU100
 372 0008 094A     		ldr	r2, .L34
 373 000a 9342     		cmp	r3, r2
 374 000c 08D0     		beq	.L33
 375              	.L29:
 153:src/system/tim.c ****   {
 154:src/system/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 155:src/system/tim.c **** 
 156:src/system/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 157:src/system/tim.c ****     /* Peripheral clock disable */
 158:src/system/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 159:src/system/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 160:src/system/tim.c **** 
 161:src/system/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 162:src/system/tim.c ****   }
 163:src/system/tim.c **** }
 376              		.loc 1 163 1 view .LVU101
 377 000e 7047     		bx	lr
 378              	.L32:
 147:src/system/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 379              		.loc 1 147 5 is_stmt 1 view .LVU102
 380 0010 084A     		ldr	r2, .L34+4
 381 0012 D2F8E830 		ldr	r3, [r2, #232]
 382 0016 23F00103 		bic	r3, r3, #1
 383 001a C2F8E830 		str	r3, [r2, #232]
 384 001e 7047     		bx	lr
 385              	.L33:
 158:src/system/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 386              		.loc 1 158 5 view .LVU103
 387 0020 044A     		ldr	r2, .L34+4
 388 0022 D2F8E830 		ldr	r3, [r2, #232]
 389 0026 23F00803 		bic	r3, r3, #8
 390 002a C2F8E830 		str	r3, [r2, #232]
 391              		.loc 1 163 1 is_stmt 0 view .LVU104
 392 002e EEE7     		b	.L29
 393              	.L35:
 394              		.align	2
ARM GAS  /tmp/ccAsBoTd.s 			page 11


 395              	.L34:
 396 0030 000C0040 		.word	1073744896
 397 0034 00440258 		.word	1476543488
 398              		.cfi_endproc
 399              	.LFE147:
 401              		.global	htim5
 402              		.section	.bss.htim5,"aw",%nobits
 403              		.align	2
 406              	htim5:
 407 0000 00000000 		.space	76
 407      00000000 
 407      00000000 
 407      00000000 
 407      00000000 
 408              		.global	htim2
 409              		.section	.bss.htim2,"aw",%nobits
 410              		.align	2
 413              	htim2:
 414 0000 00000000 		.space	76
 414      00000000 
 414      00000000 
 414      00000000 
 414      00000000 
 415              		.text
 416              	.Letext0:
 417              		.file 2 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 418              		.file 3 "external/drivers/cmsis/include/stm32h723xx.h"
 419              		.file 4 "external/drivers/stm32h7xx/include/stm32h7xx_hal_def.h"
 420              		.file 5 "external/drivers/stm32h7xx/include/stm32h7xx_hal_dma.h"
 421              		.file 6 "external/drivers/stm32h7xx/include/stm32h7xx_hal_tim.h"
 422              		.file 7 "src/system/tim.h"
 423              		.file 8 "external/drivers/stm32h7xx/include/stm32h7xx_hal_tim_ex.h"
 424              		.file 9 "src/system/init.h"
ARM GAS  /tmp/ccAsBoTd.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
     /tmp/ccAsBoTd.s:20     .text.MX_TIM2_Init:00000000 $t
     /tmp/ccAsBoTd.s:26     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/ccAsBoTd.s:137    .text.MX_TIM2_Init:0000006c $d
     /tmp/ccAsBoTd.s:413    .bss.htim2:00000000 htim2
     /tmp/ccAsBoTd.s:142    .text.MX_TIM5_Init:00000000 $t
     /tmp/ccAsBoTd.s:148    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
     /tmp/ccAsBoTd.s:259    .text.MX_TIM5_Init:0000006c $d
     /tmp/ccAsBoTd.s:406    .bss.htim5:00000000 htim5
     /tmp/ccAsBoTd.s:265    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccAsBoTd.s:271    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccAsBoTd.s:344    .text.HAL_TIM_Base_MspInit:0000004c $d
     /tmp/ccAsBoTd.s:350    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccAsBoTd.s:356    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccAsBoTd.s:396    .text.HAL_TIM_Base_MspDeInit:00000030 $d
     /tmp/ccAsBoTd.s:403    .bss.htim5:00000000 $d
     /tmp/ccAsBoTd.s:410    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
