Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_032.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3532175 heartbeat IPC: 2.83112 cumulative IPC: 2.83112 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 7065134 heartbeat IPC: 2.83049 cumulative IPC: 2.8308 (Simulation time: 0 hr 0 min 52 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10597798 heartbeat IPC: 2.83072 cumulative IPC: 2.83078 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14131607 heartbeat IPC: 2.82981 cumulative IPC: 2.83053 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 17664475 heartbeat IPC: 2.83056 cumulative IPC: 2.83054 (Simulation time: 0 hr 2 min 9 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 17664476 (Simulation time: 0 hr 2 min 9 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24452964 heartbeat IPC: 1.47308 cumulative IPC: 1.47308 (Simulation time: 0 hr 2 min 37 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 31238665 heartbeat IPC: 1.47369 cumulative IPC: 1.47338 (Simulation time: 0 hr 3 min 4 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/tongjie/ChampSim-master/ipc1_public/server_032.champsimtrace.xz
Heartbeat CPU 0 instructions: 80000003 cycles: 38021170 heartbeat IPC: 1.47438 cumulative IPC: 1.47372 (Simulation time: 0 hr 3 min 32 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 44775289 heartbeat IPC: 1.48058 cumulative IPC: 1.47543 (Simulation time: 0 hr 3 min 59 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 51540868 heartbeat IPC: 1.47807 cumulative IPC: 1.47595 (Simulation time: 0 hr 4 min 26 sec) 
Finished CPU 0 instructions: 50000002 cycles: 33876394 cumulative IPC: 1.47595 (Simulation time: 0 hr 4 min 26 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.47595 instructions: 50000002 cycles: 33876394
L1D TOTAL     ACCESS:   19893390  HIT:   18065066  MISS:    1828324
L1D LOAD      ACCESS:    6810245  HIT:    6015695  MISS:     794550
L1D RFO       ACCESS:    6554330  HIT:    6260399  MISS:     293931
L1D PREFETCH  ACCESS:    6528815  HIT:    5788972  MISS:     739843
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   16144259  ISSUED:   15823725  USEFUL:     358170  USELESS:    1141196
L1D AVERAGE MISS LATENCY: 19.0452 cycles
L1I TOTAL     ACCESS:   14434651  HIT:   10763304  MISS:    3671347
L1I LOAD      ACCESS:    9604152  HIT:    9333381  MISS:     270771
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    4830499  HIT:    1429923  MISS:    3400576
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:  113223827  ISSUED:   27085052  USEFUL:    5901030  USELESS:     862936
L1I AVERAGE MISS LATENCY: 16.9953 cycles
L2C TOTAL     ACCESS:    7566234  HIT:    6995589  MISS:     570645
L2C LOAD      ACCESS:     928804  HIT:     830772  MISS:      98032
L2C RFO       ACCESS:     292598  HIT:     244201  MISS:      48397
L2C PREFETCH  ACCESS:    5708438  HIT:    5293231  MISS:     415207
L2C WRITEBACK ACCESS:     636394  HIT:     627385  MISS:       9009
L2C PREFETCH  REQUESTED:    9949150  ISSUED:    9795347  USEFUL:      27342  USELESS:     791538
L2C AVERAGE MISS LATENCY: 32.8239 cycles
LLC TOTAL     ACCESS:    1937969  HIT:    1932246  MISS:       5723
LLC LOAD      ACCESS:      98028  HIT:      97572  MISS:        456
LLC RFO       ACCESS:      48397  HIT:      48397  MISS:          0
LLC PREFETCH  ACCESS:    1697862  HIT:    1692608  MISS:       5254
LLC WRITEBACK ACCESS:      93682  HIT:      93669  MISS:         13
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       2268  USELESS:       1687
LLC AVERAGE MISS LATENCY: 147.744 cycles
Major fault: 0 Minor fault: 1178
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1499  ROW_BUFFER_MISS:       4211
 DBUS_CONGESTED:        578
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          9  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 99.8762% MPKI: 0.2296 Average ROB Occupancy at Mispredict: 181.025

Branch types
NOT_BRANCH: 40726088 81.4522%
BRANCH_DIRECT_JUMP: 508373 1.01675%
BRANCH_INDIRECT: 180051 0.360102%
BRANCH_CONDITIONAL: 5999650 11.9993%
BRANCH_DIRECT_CALL: 1086739 2.17348%
BRANCH_INDIRECT_CALL: 206109 0.412218%
BRANCH_RETURN: 1292836 2.58567%
BRANCH_OTHER: 0 0%

