Added

* Add more comments to generated VHDL.
