INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx2019/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_cnn_top glbl -prj cnn.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx2019/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s cnn 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/AESL_automem_cnn_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_cnn_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/AESL_automem_prediction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_prediction
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cnn_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn_conv_1_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_conv_1_input_ram
INFO: [VRFC 10-311] analyzing module cnn_conv_1_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn_conv_1_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_conv_1_out_ram
INFO: [VRFC 10-311] analyzing module cnn_conv_1_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn_conv_2_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_conv_2_out_ram
INFO: [VRFC 10-311] analyzing module cnn_conv_2_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn_dense_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_dense_out_ram
INFO: [VRFC 10-311] analyzing module cnn_dense_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn_fadd_32ns_32ncud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fadd_32ns_32ncud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn_fcmp_32ns_32neOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fcmp_32ns_32neOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn_fdiv_32ns_32ng8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fdiv_32ns_32ng8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn_fexp_32ns_32nhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fexp_32ns_32nhbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn_fmul_32ns_32ndEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fmul_32ns_32ndEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn_fullyconnecteibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fullyconnecteibs_rom
INFO: [VRFC 10-311] analyzing module cnn_fullyconnecteibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn_fullyconnectejbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_fullyconnectejbC_rom
INFO: [VRFC 10-311] analyzing module cnn_fullyconnectejbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn_max_pool_1_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_max_pool_1_out_ram
INFO: [VRFC 10-311] analyzing module cnn_max_pool_1_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/cnn_max_pool_2_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_max_pool_2_out_ram
INFO: [VRFC 10-311] analyzing module cnn_max_pool_2_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/conv_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/conv_1_conv_1_bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_1_conv_1_bias_rom
INFO: [VRFC 10-311] analyzing module conv_1_conv_1_bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/conv_1_conv_1_weibkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_1_conv_1_weibkb_rom
INFO: [VRFC 10-311] analyzing module conv_1_conv_1_weibkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/conv_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/conv_2_conv_2_bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2_conv_2_bias_rom
INFO: [VRFC 10-311] analyzing module conv_2_conv_2_bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/conv_2_conv_2_weifYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2_conv_2_weifYi_rom
INFO: [VRFC 10-311] analyzing module conv_2_conv_2_weifYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/dense.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/dense_dense_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_dense_array_ram
INFO: [VRFC 10-311] analyzing module dense_dense_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/dense_dense_bias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_dense_bias_rom
INFO: [VRFC 10-311] analyzing module dense_dense_bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/dense_dense_weights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_dense_weights_rom
INFO: [VRFC 10-311] analyzing module dense_dense_weights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/flat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/max_pool_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pool_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/max_pool_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pool_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/ip/xil_defaultlib/cnn_ap_fadd_2_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_ap_fadd_2_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/ip/xil_defaultlib/cnn_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_ap_fcmp_0_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/ip/xil_defaultlib/cnn_ap_fdiv_6_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_ap_fdiv_6_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/ip/xil_defaultlib/cnn_ap_fexp_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_ap_fexp_3_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/ip/xil_defaultlib/cnn_ap_fmul_0_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_ap_fmul_0_max_dsp_32'
Starting static elaboration
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cnn_ap_fadd_2_full_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/ip/xil_defaultlib/cnn_ap_fmul_0_max_dsp_32.vhd:195]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cnn_ap_fdiv_6_no_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [C:/Users/chenq/MAG/code/FFF/HLS2019/cnn/solution1/sim/verilog/ip/xil_defaultlib/cnn_ap_fexp_3_full_dsp_32.vhd:196]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cnn_ap_fcmp_0_no_dsp_32.vhd:200]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg
Compiling package floating_point_v7_1_8.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.cnn_conv_1_out_ram
Compiling module xil_defaultlib.cnn_conv_1_out(DataWidth=32,Addr...
Compiling module xil_defaultlib.cnn_max_pool_1_out_ram
Compiling module xil_defaultlib.cnn_max_pool_1_out(DataWidth=32,...
Compiling module xil_defaultlib.cnn_conv_2_out_ram
Compiling module xil_defaultlib.cnn_conv_2_out(DataWidth=32,Addr...
Compiling module xil_defaultlib.cnn_max_pool_2_out_ram
Compiling module xil_defaultlib.cnn_max_pool_2_out(DataWidth=32,...
Compiling module xil_defaultlib.cnn_fullyconnecteibs_rom
Compiling module xil_defaultlib.cnn_fullyconnecteibs(DataWidth=3...
Compiling module xil_defaultlib.cnn_fullyconnectejbC_rom
Compiling module xil_defaultlib.cnn_fullyconnectejbC(DataWidth=3...
Compiling module xil_defaultlib.cnn_conv_1_input_ram
Compiling module xil_defaultlib.cnn_conv_1_input(DataWidth=32,Ad...
Compiling module xil_defaultlib.cnn_dense_out_ram
Compiling module xil_defaultlib.cnn_dense_out(DataWidth=32,Addre...
Compiling module xil_defaultlib.dense_dense_weights_rom
Compiling module xil_defaultlib.dense_dense_weights(DataWidth=32...
Compiling module xil_defaultlib.dense_dense_bias_rom
Compiling module xil_defaultlib.dense_dense_bias(DataWidth=32,Ad...
Compiling module xil_defaultlib.dense_dense_array_ram
Compiling module xil_defaultlib.dense_dense_array(DataWidth=32,A...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_8.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_8.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_8.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture cnn_ap_fadd_2_full_dsp_32_arch of entity xil_defaultlib.cnn_ap_fadd_2_full_dsp_32 [cnn_ap_fadd_2_full_dsp_32_defaul...]
Compiling module xil_defaultlib.cnn_fadd_32ns_32ncud
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_8.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_8.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_8.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture cnn_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.cnn_ap_fmul_0_max_dsp_32 [cnn_ap_fmul_0_max_dsp_32_default]
Compiling module xil_defaultlib.cnn_fmul_32ns_32ndEe(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_8.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_8.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture cnn_ap_fdiv_6_no_dsp_32_arch of entity xil_defaultlib.cnn_ap_fdiv_6_no_dsp_32 [cnn_ap_fdiv_6_no_dsp_32_default]
Compiling module xil_defaultlib.cnn_fdiv_32ns_32ng8j(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=43,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_8.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay_s [\delay_s(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.delay_s [\delay_s(width=9,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=34,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=36,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=33)\]
Compiling architecture synth of entity floating_point_v7_1_8.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16)\]
Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2)\]
Compiling architecture synth of entity floating_point_v7_1_8.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_exp [\flt_exp(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture cnn_ap_fexp_3_full_dsp_32_arch of entity xil_defaultlib.cnn_ap_fexp_3_full_dsp_32 [cnn_ap_fexp_3_full_dsp_32_defaul...]
Compiling module xil_defaultlib.cnn_fexp_32ns_32nhbi(ID=1)
Compiling module xil_defaultlib.dense
Compiling module xil_defaultlib.conv_2_conv_2_weifYi_rom
Compiling module xil_defaultlib.conv_2_conv_2_weifYi(DataWidth=3...
Compiling module xil_defaultlib.conv_2_conv_2_bias_rom
Compiling module xil_defaultlib.conv_2_conv_2_bias(DataWidth=32,...
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_8.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture cnn_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.cnn_ap_fcmp_0_no_dsp_32 [cnn_ap_fcmp_0_no_dsp_32_default]
Compiling module xil_defaultlib.cnn_fcmp_32ns_32neOg(ID=1)
Compiling module xil_defaultlib.conv_2
Compiling module xil_defaultlib.conv_1_conv_1_weibkb_rom
Compiling module xil_defaultlib.conv_1_conv_1_weibkb(DataWidth=3...
Compiling module xil_defaultlib.conv_1_conv_1_bias_rom
Compiling module xil_defaultlib.conv_1_conv_1_bias(DataWidth=32,...
Compiling module xil_defaultlib.conv_1
Compiling module xil_defaultlib.max_pool_1
Compiling module xil_defaultlib.max_pool_2
Compiling module xil_defaultlib.flat
Compiling module xil_defaultlib.cnn
Compiling module xil_defaultlib.AESL_automem_cnn_input
Compiling module xil_defaultlib.AESL_automem_prediction
Compiling module xil_defaultlib.apatb_cnn_top
Compiling module work.glbl
Built simulation snapshot cnn
