PERF_COUNTER_DEF(CYCLES, "cpu.cycles", "Total simulated cycles")
PERF_COUNTER_DEF(INSTRUCTIONS_RETIRED, "cpu.commit.retired", "Total retired instructions")
PERF_COUNTER_DEF(FETCHED_INSTRUCTIONS, "cpu.fetch.fetched", "Instructions fetched into fetch buffer")
PERF_COUNTER_DEF(DECODED_INSTRUCTIONS, "cpu.decode.decoded", "Instructions decoded and allocated into ROB")
PERF_COUNTER_DEF(ISSUED_INSTRUCTIONS, "cpu.issue.issued", "Instructions issued into reservation station")
PERF_COUNTER_DEF(DISPATCHED_INSTRUCTIONS, "cpu.execute.dispatched", "Instructions dispatched to execution units")
PERF_COUNTER_DEF(CDB_ENQUEUED, "cpu.execute.cdb_enqueued", "Execution results enqueued to CDB")
PERF_COUNTER_DEF(WRITEBACKS, "cpu.writeback.count", "CDB entries consumed in writeback stage")

PERF_COUNTER_DEF(BRANCH_INSTRUCTIONS, "cpu.branch.count", "Conditional branch instructions executed")
PERF_COUNTER_DEF(BRANCH_MISPREDICTS, "cpu.branch.conditional_mispredicts", "Conditional branch misprediction count")
PERF_COUNTER_DEF(PIPELINE_FLUSHES, "cpu.pipeline.flushes", "Pipeline flush events")
PERF_COUNTER_DEF(PIPELINE_FLUSH_BRANCH_MISPREDICT, "cpu.pipeline.flushes.branch_mispredict", "Pipeline flushes caused by conditional branch mispredict recovery")
PERF_COUNTER_DEF(PIPELINE_FLUSH_UNCONDITIONAL_REDIRECT, "cpu.pipeline.flushes.unconditional_redirect", "Pipeline flushes caused by committed unconditional redirects (JAL/JALR)")
PERF_COUNTER_DEF(PIPELINE_FLUSH_TRAP, "cpu.pipeline.flushes.trap", "Pipeline flushes caused by traps/exceptions entering machine mode")
PERF_COUNTER_DEF(PIPELINE_FLUSH_MRET, "cpu.pipeline.flushes.mret", "Pipeline flushes caused by committed MRET")
PERF_COUNTER_DEF(PIPELINE_FLUSH_FENCEI, "cpu.pipeline.flushes.fencei", "Pipeline flushes caused by committed FENCE.I")
PERF_COUNTER_DEF(PIPELINE_FLUSH_EXCEPTION, "cpu.pipeline.flushes.exception", "Pipeline flushes caused by fatal exceptions (halt)")
PERF_COUNTER_DEF(PIPELINE_FLUSH_OTHER, "cpu.pipeline.flushes.other", "Pipeline flushes caused by other reasons")
PERF_COUNTER_DEF(CONTROL_REDIRECTS, "cpu.control.redirects", "Committed control-flow redirections (taken branch + jump)")
PERF_COUNTER_DEF(UNCONDITIONAL_REDIRECTS, "cpu.control.unconditional_redirects", "Committed unconditional jump redirections (JAL/JALR)")

PERF_COUNTER_DEF(PREDICTOR_BTB_LOOKUPS, "cpu.predictor.btb.lookups", "BTB lookups for JALR")
PERF_COUNTER_DEF(PREDICTOR_BTB_HITS, "cpu.predictor.btb.hits", "BTB hits for JALR")
PERF_COUNTER_DEF(PREDICTOR_BTB_MISSES, "cpu.predictor.btb.misses", "BTB misses for JALR")
PERF_COUNTER_DEF(PREDICTOR_BHT_LOOKUPS, "cpu.predictor.bht.lookups", "BHT lookups for conditional branches")
PERF_COUNTER_DEF(PREDICTOR_BHT_CORRECT, "cpu.predictor.bht.correct", "Conditional branch predictions that were correct")
PERF_COUNTER_DEF(PREDICTOR_BHT_INCORRECT, "cpu.predictor.bht.incorrect", "Conditional branch predictions that were incorrect")
PERF_COUNTER_DEF(PREDICTOR_JALR_MISPREDICTS, "cpu.predictor.jalr.mispredicts", "JALR predictions that were incorrect")
PERF_COUNTER_DEF(PREDICTOR_CONTROL_CORRECT, "cpu.predictor.control.correct", "Control-flow next PC predictions that were correct (BRANCH/JAL/JALR)")
PERF_COUNTER_DEF(PREDICTOR_CONTROL_INCORRECT, "cpu.predictor.control.incorrect", "Control-flow next PC predictions that were incorrect (BRANCH/JAL/JALR)")

PERF_COUNTER_DEF(PIPELINE_STALLS, "cpu.stall.total", "Total recorded stall events")
PERF_COUNTER_DEF(STALL_FETCH_BUFFER_FULL, "cpu.stall.fetch_buffer_full", "Fetch stalled because fetch buffer is full")
PERF_COUNTER_DEF(STALL_DECODE_ROB_FULL, "cpu.stall.decode_rob_full", "Decode stalled because ROB is full")
PERF_COUNTER_DEF(STALL_ISSUE_NO_DISPATCHABLE, "cpu.stall.issue_no_dispatchable", "Issue stalled because no allocatable ROB entry is ready")
PERF_COUNTER_DEF(STALL_ISSUE_FP_HEAD_BLOCKED, "cpu.stall.issue_fp_head_blocked", "Issue blocked by in-order FP serialization rule")
PERF_COUNTER_DEF(STALL_ISSUE_CSR_HEAD_BLOCKED, "cpu.stall.issue_csr_head_blocked", "Issue blocked by in-order CSR serialization rule")
PERF_COUNTER_DEF(STALL_ISSUE_RS_FULL, "cpu.stall.issue_rs_full", "Issue stalled because reservation station is full")
PERF_COUNTER_DEF(STALL_ISSUE_RENAME_FAIL, "cpu.stall.issue_rename_fail", "Issue stalled due to rename/free-list pressure")
PERF_COUNTER_DEF(STALL_EXECUTE_NO_READY, "cpu.stall.execute_no_ready", "Execute stage found no ready instruction")
PERF_COUNTER_DEF(STALL_EXECUTE_FRONTEND_STARVED, "cpu.stall.execute_frontend_starved", "Execute stalled because reservation station receives no work")
PERF_COUNTER_DEF(STALL_EXECUTE_DEPENDENCY_BLOCKED, "cpu.stall.execute_dependency_blocked", "Execute stalled because in-flight instructions wait for operands")
PERF_COUNTER_DEF(STALL_EXECUTE_RESOURCE_BLOCKED, "cpu.stall.execute_resource_blocked", "Execute stalled because ready instructions wait for resources")
PERF_COUNTER_DEF(STALL_EXECUTE_NO_UNIT, "cpu.stall.execute_no_unit", "Execute stage had ready instruction but no execution unit")
PERF_COUNTER_DEF(STALL_EXECUTE_AMO_WAIT, "cpu.stall.execute_amo_wait", "AMO delayed by older uncommitted store-like operations")

PERF_COUNTER_DEF(LOAD_REPLAYS, "cpu.memory.load_replays", "Load instructions replayed due to memory ordering")
PERF_COUNTER_DEF(LOAD_REPLAY_BUCKET_0, "cpu.memory.load_replay_bucket_0", "Loads completed without replay")
PERF_COUNTER_DEF(LOAD_REPLAY_BUCKET_1, "cpu.memory.load_replay_bucket_1", "Loads completed after 1 replay")
PERF_COUNTER_DEF(LOAD_REPLAY_BUCKET_2, "cpu.memory.load_replay_bucket_2", "Loads completed after 2 replays")
PERF_COUNTER_DEF(LOAD_REPLAY_BUCKET_3, "cpu.memory.load_replay_bucket_3", "Loads completed after 3 replays")
PERF_COUNTER_DEF(LOAD_REPLAY_BUCKET_4_PLUS, "cpu.memory.load_replay_bucket_4_plus", "Loads completed after >=4 replays")
PERF_COUNTER_DEF(LOADS_FORWARDED, "cpu.memory.loads_forwarded", "Load operations served by store-to-load forwarding")
PERF_COUNTER_DEF(LOADS_FROM_MEMORY, "cpu.memory.loads_from_memory", "Load operations served from memory")
PERF_COUNTER_DEF(LOADS_BLOCKED_BY_STORE, "cpu.memory.loads_blocked_by_store", "Load operations blocked by overlapping older stores")
PERF_COUNTER_DEF(STORES_TO_BUFFER, "cpu.memory.stores_to_buffer", "Stores recorded into store buffer")
PERF_COUNTER_DEF(STORES_COMMITTED, "cpu.memory.stores_committed", "Stores committed to memory")
PERF_COUNTER_DEF(AMOS_COMMITTED, "cpu.memory.amos_committed", "AMO instructions committed")

PERF_COUNTER_DEF(CACHE_L1I_ACCESSES, "cpu.cache.l1i.accesses", "L1I cache access count")
PERF_COUNTER_DEF(CACHE_L1I_HITS, "cpu.cache.l1i.hits", "L1I cache hit count")
PERF_COUNTER_DEF(CACHE_L1I_MISSES, "cpu.cache.l1i.misses", "L1I cache miss count")
PERF_COUNTER_DEF(CACHE_L1I_STALL_CYCLES, "cpu.cache.l1i.stall_cycles", "Fetch stall cycles caused by L1I cache latency")
PERF_COUNTER_DEF(CACHE_L1D_ACCESSES, "cpu.cache.l1d.accesses", "L1D cache access count")
PERF_COUNTER_DEF(CACHE_L1D_READ_ACCESSES, "cpu.cache.l1d.read_accesses", "L1D read access count")
PERF_COUNTER_DEF(CACHE_L1D_WRITE_ACCESSES, "cpu.cache.l1d.write_accesses", "L1D write access count")
PERF_COUNTER_DEF(CACHE_L1D_HITS, "cpu.cache.l1d.hits", "L1D cache hit count")
PERF_COUNTER_DEF(CACHE_L1D_MISSES, "cpu.cache.l1d.misses", "L1D cache miss count")
PERF_COUNTER_DEF(CACHE_L1D_STALL_CYCLES_LOAD, "cpu.cache.l1d.stall_cycles_load", "Load stall cycles caused by L1D cache latency")
PERF_COUNTER_DEF(CACHE_L1D_STALL_CYCLES_STORE, "cpu.cache.l1d.stall_cycles_store", "Store stall cycles caused by L1D cache latency")
PERF_COUNTER_DEF(CACHE_L1D_DIRTY_EVICTIONS, "cpu.cache.l1d.dirty_evictions", "L1D dirty line eviction count")

PERF_COUNTER_DEF(ROB_OCCUPANCY_SAMPLES, "cpu.rob.occupancy_samples", "Number of ROB occupancy samples")
PERF_COUNTER_DEF(ROB_OCCUPANCY_TOTAL, "cpu.rob.occupancy_total", "Accumulated ROB occupied entries across samples")
PERF_COUNTER_DEF(ROB_OCCUPANCY_BIN_0_8, "cpu.rob.occupancy_bin_0_8", "ROB occupancy samples with 0~8 used entries")
PERF_COUNTER_DEF(ROB_OCCUPANCY_BIN_9_16, "cpu.rob.occupancy_bin_9_16", "ROB occupancy samples with 9~16 used entries")
PERF_COUNTER_DEF(ROB_OCCUPANCY_BIN_17_24, "cpu.rob.occupancy_bin_17_24", "ROB occupancy samples with 17~24 used entries")
PERF_COUNTER_DEF(ROB_OCCUPANCY_BIN_25_32, "cpu.rob.occupancy_bin_25_32", "ROB occupancy samples with 25~32 used entries")
PERF_COUNTER_DEF(ROB_FLUSHED_ENTRIES, "cpu.rob.flushed_entries", "Total ROB entries flushed due to pipeline flushes")
PERF_COUNTER_DEF(ROB_FLUSHED_ENTRIES_BRANCH_MISPREDICT, "cpu.rob.flushed_entries.branch_mispredict", "ROB entries flushed due to conditional branch mispredict recovery")
PERF_COUNTER_DEF(ROB_FLUSHED_ENTRIES_UNCONDITIONAL_REDIRECT, "cpu.rob.flushed_entries.unconditional_redirect", "ROB entries flushed due to committed unconditional redirects (JAL/JALR)")
PERF_COUNTER_DEF(ROB_FLUSHED_ENTRIES_TRAP, "cpu.rob.flushed_entries.trap", "ROB entries flushed due to traps/exceptions entering machine mode")
PERF_COUNTER_DEF(ROB_FLUSHED_ENTRIES_MRET, "cpu.rob.flushed_entries.mret", "ROB entries flushed due to committed MRET")
PERF_COUNTER_DEF(ROB_FLUSHED_ENTRIES_FENCEI, "cpu.rob.flushed_entries.fencei", "ROB entries flushed due to committed FENCE.I")
PERF_COUNTER_DEF(ROB_FLUSHED_ENTRIES_EXCEPTION, "cpu.rob.flushed_entries.exception", "ROB entries flushed due to fatal exceptions (halt)")
PERF_COUNTER_DEF(ROB_FLUSHED_ENTRIES_OTHER, "cpu.rob.flushed_entries.other", "ROB entries flushed due to other reasons")
