alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Unit top modules: counter mux16_1 WE_demux16_1 memory.
# $root top modules: counter mux16_1 WE_demux16_1 memory fe_logic.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (211, 16): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Warning: VCP2515 fifo.v : (211, 1): Undefined module: rst was used. Port connection rules will not be checked at such instantiations.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (75, 27): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (75, 40): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (80, 53): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (85, 63): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (90, 74): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (95, 85): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (100, 96): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (106, 26): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (111, 37): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (116, 48): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (121, 60): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (126, 72): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (131, 84): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (136, 96): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (141, 108): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (146, 120): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (150, 40): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (211, 16): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Warning: VCP2515 fifo.v : (75, 1): Undefined module: w was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 fifo.v : (211, 1): Undefined module: rst was used. Port connection rules will not be checked at such instantiations.
# Compile failure 18 Errors 2 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (75, 27): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (75, 40): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (80, 53): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (85, 63): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (90, 74): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (95, 85): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (100, 96): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (106, 26): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (111, 37): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (116, 48): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (121, 60): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (126, 72): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (131, 84): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (136, 96): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (141, 108): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (146, 120): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (150, 40): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (211, 16): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Warning: VCP2515 fifo.v : (75, 1): Undefined module: w was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 fifo.v : (211, 1): Undefined module: rst was used. Port connection rules will not be checked at such instantiations.
# Compile failure 18 Errors 2 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (75, 47): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (80, 53): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (85, 63): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (90, 74): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (95, 85): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (100, 96): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (106, 26): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (111, 37): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (116, 48): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (121, 60): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (126, 72): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (131, 84): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (136, 96): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (141, 108): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (146, 120): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (150, 40): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (211, 16): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Warning: VCP2515 fifo.v : (80, 1): Undefined module: w was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 fifo.v : (211, 1): Undefined module: rst was used. Port connection rules will not be checked at such instantiations.
# Compile failure 17 Errors 2 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (81, 27): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (81, 53): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (86, 63): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (91, 74): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (96, 85): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (101, 96): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (107, 26): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (112, 37): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (117, 48): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (122, 60): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (127, 72): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (132, 84): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (137, 96): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (142, 108): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (147, 120): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (151, 40): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (212, 16): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Warning: VCP2515 fifo.v : (81, 1): Undefined module: w was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 fifo.v : (212, 1): Undefined module: rst was used. Port connection rules will not be checked at such instantiations.
# Compile failure 17 Errors 2 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (86, 27): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (86, 63): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (91, 74): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (96, 85): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (101, 96): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (107, 26): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (112, 37): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (117, 48): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (122, 60): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (127, 72): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (132, 84): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (137, 96): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (142, 108): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (147, 120): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (151, 40): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (212, 16): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Warning: VCP2515 fifo.v : (86, 1): Undefined module: w was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 fifo.v : (212, 1): Undefined module: rst was used. Port connection rules will not be checked at such instantiations.
# Compile failure 16 Errors 2 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (86, 27): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (86, 63): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (91, 74): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (96, 85): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (101, 96): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (107, 26): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (112, 37): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (117, 48): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (122, 60): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (127, 72): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (132, 84): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (137, 96): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (142, 108): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (147, 120): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (151, 40): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (212, 16): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Warning: VCP2515 fifo.v : (86, 1): Undefined module: w was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 fifo.v : (212, 1): Undefined module: rst was used. Port connection rules will not be checked at such instantiations.
# Compile failure 16 Errors 2 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (96, 27): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (96, 85): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 fifo.v : (212, 16): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Warning: VCP2515 fifo.v : (96, 1): Undefined module: w was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 fifo.v : (212, 1): Undefined module: rst was used. Port connection rules will not be checked at such instantiations.
# Compile failure 3 Errors 2 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (212, 16): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Warning: VCP2515 fifo.v : (212, 1): Undefined module: rst was used. Port connection rules will not be checked at such instantiations.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (211, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Error: VCP2854 fifo.v : (46, 54): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (47, 54): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (48, 54): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (49, 54): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (50, 54): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (51, 54): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (52, 54): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (53, 54): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (54, 54): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (55, 54): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (56, 55): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (57, 55): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (58, 55): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (59, 55): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (60, 55): out is not a valid left-hand side of a continuous assignment.
# Error: VCP2854 fifo.v : (61, 55): out is not a valid left-hand side of a continuous assignment.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (62, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Compile failure 48 Errors 0 Warnings  Analysis time: 1[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (211, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (155, 9): Operand (s) is not a constant.
# Compile failure 16 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (211, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: counter mux16_1 WE_demux16_1 memory fe_logic.
# $root top modules: counter mux16_1 WE_demux16_1 memory fe_logic.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (213, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Error: VCP2854 fifo.v : (63, 126): out is not a valid left-hand side of a continuous assignment.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Compile failure 17 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (213, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (156, 9): Operand (s) is not a constant.
# Compile failure 16 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (213, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: counter mux16_1 WE_demux16_1 memory comparator fe_logic.
# $root top modules: counter mux16_1 WE_demux16_1 memory fe_logic comparator.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (64, 55): Syntax error. Unexpected token: ). Expected tokens: ',' , ';'.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (214, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Error: VCP5101 fifo.v : (157, 9): Operand (s) is not a constant.
# Compile failure 16 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (64, 55): Syntax error. Unexpected token: ). Expected tokens: ',' , ';'.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (214, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: counter mux16_1 WE_demux16_1 memory comparator fe_logic.
# $root top modules: counter mux16_1 WE_demux16_1 memory fe_logic comparator.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (214, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: counter mux16_1 WE_demux16_1 memory comparator fe_logic.
# $root top modules: counter mux16_1 WE_demux16_1 memory fe_logic comparator.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (222, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: counter mux16_1 WE_demux16_1 memory comparator fe_logic.
# $root top modules: counter mux16_1 WE_demux16_1 memory fe_logic comparator.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (76, 55): Syntax error. Unexpected token: ). Expected tokens: ',' , ';'.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (132, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: counter mux16_1 WE_demux16_1 memory comparator fe_logic.
# $root top modules: counter mux16_1 WE_demux16_1 memory fe_logic comparator.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (132, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: counter mux16_1 WE_demux16_1 memory comparator fe_logic.
# $root top modules: counter mux16_1 WE_demux16_1 memory fe_logic comparator.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (132, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (133, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: counter mux16_1 WE_demux16_1 memory comparator fe_logic.
# $root top modules: counter mux16_1 WE_demux16_1 memory fe_logic comparator.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2515 fifo.v : (131, 1): Undefined module: demux16_1 was used. Port connection rules will not be checked at such instantiations.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (113, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (114, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (126, 1): Implicit net declaration, symbol count_w_out has not been declared in module fifo.
# Info: VCP2876 fifo.v : (127, 1): Implicit net declaration, symbol count_r_out has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d0 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d1 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d2 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d3 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d4 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d5 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d6 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d7 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d8 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d9 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d10 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d11 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (131, 1): Implicit net declaration, symbol d12 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (131, 1): Implicit net declaration, symbol d13 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (131, 1): Implicit net declaration, symbol d14 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (131, 1): Implicit net declaration, symbol d15 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m0 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m1 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m2 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m3 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m4 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m5 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m6 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m7 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m8 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m9 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m10 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m11 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m12 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m13 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (138, 1): Implicit net declaration, symbol m14 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (138, 1): Implicit net declaration, symbol m15 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (144, 1): Implicit net declaration, symbol cnt_r_out has not been declared in module fifo.
# Warning: VCP2590 fifo.v : (126, 1): Undefined port in in module counter.
# Warning: VCP2597 fifo.v : (126, 1): Some unconnected ports remain at instance: count_w. Module counter has unconnected  port(s) : inc, next_out.
# Warning: VCP2590 fifo.v : (127, 1): Undefined port in in module counter.
# Warning: VCP2597 fifo.v : (127, 1): Some unconnected ports remain at instance: count_r. Module counter has unconnected  port(s) : inc, next_out.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_0 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_1 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_2 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_3 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_4 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_5 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_6 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_7 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_8 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_9 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_10 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_11 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_12 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_13 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_14 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_15 in module memory.
# Warning: VCP2597 fifo.v : (133, 1): Some unconnected ports remain at instance: mem. Module memory has unconnected  port(s) : we_0, we_1, we_2, we_3, we_4, we_5, we_6, we_7, we_8, we_9, we_10, we_11, we_12, we_13, we_14, we_15, data_in.
# Warning: VCP2590 fifo.v : (140, 1): Undefined port clk in module mux16_1.
# Warning: VCP2605 fifo.v : (142, 1): Port connection for port out violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 fifo.v : (144, 1): Port connection for port out_full violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 fifo.v : (144, 1): Port connection for port out_empty violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2597 fifo.v : (144, 1): Some unconnected ports remain at instance: fe_signals. Module fe_logic has unconnected  port(s) : cnt_w_next, cnt_r_next.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Unit top modules: WE_demux16_1 fifo.
# $root top modules: WE_demux16_1 comparator fifo.
# Compile success 0 Errors 27 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2515 fifo.v : (131, 1): Undefined module: demux16_1 was used. Port connection rules will not be checked at such instantiations.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (113, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (114, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (126, 1): Implicit net declaration, symbol count_w_out has not been declared in module fifo.
# Info: VCP2876 fifo.v : (126, 1): Implicit net declaration, symbol cnt_w_next has not been declared in module fifo.
# Error: VCP2000 fifo.v : (126, 90): Syntax error. Unexpected token: ;. Expected tokens: ',' , ')'.
# Info: VCP2876 fifo.v : (127, 1): Implicit net declaration, symbol count_r_out has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d0 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d1 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d2 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d3 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d4 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d5 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d6 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d7 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d8 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d9 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d10 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d11 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (131, 1): Implicit net declaration, symbol d12 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (131, 1): Implicit net declaration, symbol d13 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (131, 1): Implicit net declaration, symbol d14 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (131, 1): Implicit net declaration, symbol d15 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m0 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m1 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m2 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m3 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m4 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m5 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m6 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m7 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m8 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m9 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m10 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m11 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m12 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m13 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (138, 1): Implicit net declaration, symbol m14 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (138, 1): Implicit net declaration, symbol m15 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (144, 1): Implicit net declaration, symbol cnt_r_out has not been declared in module fifo.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2515 fifo.v : (131, 1): Undefined module: demux16_1 was used. Port connection rules will not be checked at such instantiations.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (113, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (114, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (126, 1): Implicit net declaration, symbol count_w_out has not been declared in module fifo.
# Info: VCP2876 fifo.v : (126, 1): Implicit net declaration, symbol cnt_w_next has not been declared in module fifo.
# Info: VCP2876 fifo.v : (127, 1): Implicit net declaration, symbol count_r_out has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d0 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d1 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d2 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d3 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (129, 1): Implicit net declaration, symbol d4 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d5 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d6 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d7 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d8 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d9 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d10 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (130, 1): Implicit net declaration, symbol d11 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (131, 1): Implicit net declaration, symbol d12 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (131, 1): Implicit net declaration, symbol d13 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (131, 1): Implicit net declaration, symbol d14 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (131, 1): Implicit net declaration, symbol d15 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m0 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m1 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m2 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m3 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m4 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m5 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (136, 1): Implicit net declaration, symbol m6 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m7 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m8 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m9 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m10 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m11 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m12 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (137, 1): Implicit net declaration, symbol m13 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (138, 1): Implicit net declaration, symbol m14 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (138, 1): Implicit net declaration, symbol m15 has not been declared in module fifo.
# Info: VCP2876 fifo.v : (144, 1): Implicit net declaration, symbol cnt_r_out has not been declared in module fifo.
# Warning: VCP2590 fifo.v : (126, 1): Undefined port in in module counter.
# Warning: VCP2590 fifo.v : (127, 1): Undefined port in in module counter.
# Warning: VCP2597 fifo.v : (127, 1): Some unconnected ports remain at instance: count_r. Module counter has unconnected  port(s) : inc, next_out.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_0 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_1 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_2 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_3 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_4 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_5 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_6 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_7 in module memory.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port data_in_8 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_9 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_10 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_11 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_12 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_13 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_14 in module memory.
# Warning: VCP2590 fifo.v : (135, 1): Undefined port data_in_15 in module memory.
# Warning: VCP2597 fifo.v : (133, 1): Some unconnected ports remain at instance: mem. Module memory has unconnected  port(s) : we_0, we_1, we_2, we_3, we_4, we_5, we_6, we_7, we_8, we_9, we_10, we_11, we_12, we_13, we_14, we_15, data_in.
# Warning: VCP2590 fifo.v : (140, 1): Undefined port clk in module mux16_1.
# Warning: VCP2605 fifo.v : (142, 1): Port connection for port out violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2597 fifo.v : (144, 1): Some unconnected ports remain at instance: fe_signals. Module fe_logic has unconnected  port(s) : cnt_w_next, cnt_r_next.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Unit top modules: WE_demux16_1 fifo.
# $root top modules: WE_demux16_1 comparator fifo.
# Compile success 0 Errors 24 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (113, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (114, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (126, 1): Implicit net declaration, symbol count_w_out has not been declared in module fifo.
# Info: VCP2876 fifo.v : (126, 1): Implicit net declaration, symbol cnt_w_next has not been declared in module fifo.
# Warning: VCP2590 fifo.v : (126, 1): Undefined port in in module counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Unit top modules: WE_demux16_1 fifo.
# $root top modules: WE_demux16_1 comparator fifo.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (126, 28): Syntax error. Unexpected token: cnt_w_next[_IDENTIFIER]. Expected tokens: '[' , ')' , ',' , ';' , '=' ... .
# Warning: VCP2515 fifo.v : (126, 1): Undefined module: cnt_w_next was used. Port connection rules will not be checked at such instantiations.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (113, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (114, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (128, 1): Implicit net declaration, symbol count_w_out has not been declared in module fifo.
# Warning: VCP2590 fifo.v : (128, 1): Undefined port in in module counter.
# Warning: VCP2605 fifo.v : (128, 1): Port connection for port next_out violates IEEE 1364. Only net expression can be connected to output/inout port.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Unit top modules: mux16_1 WE_demux16_1 memory fe_logic fifo.
# $root top modules: WE_demux16_1 comparator fifo mux16_1 memory fe_logic.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (113, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (114, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (128, 1): Implicit net declaration, symbol count_w_out has not been declared in module fifo.
# Warning: VCP2590 fifo.v : (128, 1): Undefined port in in module counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Unit top modules: mux16_1 WE_demux16_1 memory fe_logic fifo.
# $root top modules: WE_demux16_1 comparator fifo mux16_1 memory fe_logic.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (113, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (114, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Warning: VCP2590 fifo.v : (129, 1): Undefined port in in module counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Unit top modules: mux16_1 WE_demux16_1 memory fe_logic fifo.
# $root top modules: WE_demux16_1 comparator fifo mux16_1 memory fe_logic.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (113, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (114, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Unit top modules: mux16_1 WE_demux16_1 memory fe_logic fifo.
# $root top modules: WE_demux16_1 comparator fifo mux16_1 memory fe_logic.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2570 fifo.v : (7, 5): Undefined port: next.
# Error: VCP2000 fifo.v : (19, 43): Syntax error. Unexpected token: }. Expected tokens: ':' , ']' , '+:' , '-:'.
# Error: VCP2565 fifo.v : (4, 1): Undefined direction of external port next_out.
# Error: VCP2567 fifo.v : (4, 1): Undefined direction of internal port next_out.
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
# Warning: The synthesis tool has not been selected.
# Warning: Use 'Flow Configuration Settings' option to specify this tool.
# Warning: The synthesis tool has not been selected.
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (19, 43): Syntax error. Unexpected token: }. Expected tokens: ':' , ']' , '+:' , '-:'.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (114, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (115, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Warning: VCP2590 fifo.v : (133, 1): Undefined port next_out in module counter.
# Warning: VCP2590 fifo.v : (134, 1): Undefined port next_out in module counter.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Unit top modules: mux16_1 WE_demux16_1 memory fe_logic fifo.
# $root top modules: WE_demux16_1 comparator fifo mux16_1 memory fe_logic.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (12, 1): Implicit net declaration, symbol next_0 has not been declared in module counter.
# Info: VCP2876 fifo.v : (13, 1): Implicit net declaration, symbol next_1 has not been declared in module counter.
# Info: VCP2876 fifo.v : (14, 1): Implicit net declaration, symbol next_2 has not been declared in module counter.
# Info: VCP2876 fifo.v : (15, 1): Implicit net declaration, symbol next_3 has not been declared in module counter.
# Info: VCP2876 fifo.v : (114, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (115, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Unit top modules: mux16_1 WE_demux16_1 memory fe_logic fifo.
# $root top modules: WE_demux16_1 comparator fifo mux16_1 memory fe_logic.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (110, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (111, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 fifo.v : (138, 45): Undeclared identifier: reset.
# Error: VCP5103 fifo.v : (139, 45): Undeclared identifier: reset.
# Error: VCP5103 fifo.v : (140, 45): Undeclared identifier: reset.
# Error: VCP5103 fifo.v : (141, 45): Undeclared identifier: reset.
# Error: VCP5103 fifo.v : (151, 45): Undeclared identifier: reset.
# Error: VCP5103 fifo.v : (152, 45): Undeclared identifier: reset.
# Error: VCP5103 fifo.v : (153, 45): Undeclared identifier: reset.
# Error: VCP5103 fifo.v : (154, 45): Undeclared identifier: reset.
# Compile failure 8 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (110, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (111, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 fifo.v : (138, 44): cnt_w[0] is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fifo.v : (139, 44): cnt_w[1] is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fifo.v : (140, 44): cnt_w[2] is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fifo.v : (141, 44): cnt_w[3] is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fifo.v : (151, 44): cnt_r[0] is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fifo.v : (152, 44): cnt_r[1] is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fifo.v : (153, 44): cnt_r[2] is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fifo.v : (154, 44): cnt_r[3] is not a valid left-hand side of a procedural assignment.
# Compile failure 8 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (110, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (111, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 fifo.v : (151, 44): cnt_r[0] is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fifo.v : (152, 44): cnt_r[1] is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fifo.v : (153, 44): cnt_r[2] is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fifo.v : (154, 44): cnt_r[3] is not a valid left-hand side of a procedural assignment.
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 fifo.v : (110, 1): Implicit net declaration, symbol out_empty_last has not been declared in module fe_logic.
# Info: VCP2876 fifo.v : (111, 1): Implicit net declaration, symbol out_full_last has not been declared in module fe_logic.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Unit top modules: counter mux16_1 WE_demux16_1 memory fe_logic fifo.
# $root top modules: WE_demux16_1 comparator fifo mux16_1 memory fe_logic counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 fifo.v : (138, 11): Syntax error. Unexpected token: assign[_ASSIGN]. Expected tokens: '[' , ',' , ';'.
# Error: VCP2000 fifo.v : (138, 39): Syntax error. Unexpected token: ;. Expected tokens: '='.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 fifo.v : (225, 37): empty_last is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 fifo.v : (226, 35): full_last is not a valid left-hand side of a procedural assignment.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Unit top modules: fifo.
# $root top modules: WE_demux16_1 comparator fifo mux16_1 memory fe_logic counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Unit top modules: fifo.
# $root top modules: WE_demux16_1 comparator fifo mux16_1 memory fe_logic counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Unit top modules: fifo.
# $root top modules: WE_demux16_1 comparator fifo mux16_1 memory fe_logic counter.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/FIFO_TEST.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 FIFO_TEST.v : (7, 1): Implicit net declaration, symbol data_in has not been declared in module FIFO_TEST.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 FIFO_TEST.v : (12, 16): clk is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 FIFO_TEST.v : (15, 26): clk is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 FIFO_TEST.v : (87, 10): r is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 FIFO_TEST.v : (87, 17): w is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 FIFO_TEST.v : (87, 40): data_in is not a valid left-hand side of a procedural assignment.
# Error: VCP5103 FIFO_TEST.v : (88, 24): Undeclared identifier: rst.
# Error: VCP5103 FIFO_TEST.v : (89, 24): Undeclared identifier: rst.
# Error: VCP2858 FIFO_TEST.v : (92, 25): w is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 FIFO_TEST.v : (94, 25): w is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 FIFO_TEST.v : (95, 25): r is not a valid left-hand side of a procedural assignment.
# Compile failure 10 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/FIFO_TEST.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 FIFO_TEST.v : (7, 1): Implicit net declaration, symbol data_in has not been declared in module FIFO_TEST.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 FIFO_TEST.v : (12, 16): clk is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 FIFO_TEST.v : (15, 26): clk is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 FIFO_TEST.v : (87, 10): r is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 FIFO_TEST.v : (87, 17): w is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 FIFO_TEST.v : (87, 40): data_in is not a valid left-hand side of a procedural assignment.
# Error: VCP2868 FIFO_TEST.v : (88, 36): reset is not a valid left-hand side of assign statement.
# Error: VCP2868 FIFO_TEST.v : (89, 36): reset is not a valid left-hand side of assign statement.
# Error: VCP2868 FIFO_TEST.v : (92, 32): w is not a valid left-hand side of assign statement.
# Error: VCP2868 FIFO_TEST.v : (94, 32): w is not a valid left-hand side of assign statement.
# Error: VCP2868 FIFO_TEST.v : (95, 32): r is not a valid left-hand side of assign statement.
# Compile failure 10 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/FIFO_TEST.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 FIFO_TEST.v : (7, 1): Implicit net declaration, symbol data_in has not been declared in module FIFO_TEST.
# Warning: VCP2605 FIFO_TEST.v : (8, 1): Port connection for port full violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 FIFO_TEST.v : (8, 1): Port connection for port empty violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 FIFO_TEST.v : (7, 1): Port connection for port full violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 FIFO_TEST.v : (7, 1): Port connection for port empty violates IEEE 1364. Only net expression can be connected to output/inout port.
# Pass 3. Processing behavioral statements.
# Error: VCP2979 FIFO_TEST.v : (7, 1): Variable 'full' has more than one continuous driver.
# Error: VCP2979 FIFO_TEST.v : (7, 1): Variable 'empty' has more than one continuous driver.
# Error: VCP2858 FIFO_TEST.v : (87, 40): data_in is not a valid left-hand side of a procedural assignment.
# Compile failure 3 Errors 4 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/FIFO_TEST.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2605 FIFO_TEST.v : (8, 1): Port connection for port full violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 FIFO_TEST.v : (8, 1): Port connection for port empty violates IEEE 1364. Only net expression can be connected to output/inout port.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Unit top modules: FIFO_TEST.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/FIFO_TEST.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Unit top modules: FIFO_TEST.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/FIFO_TEST.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Unit top modules: FIFO_TEST.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Info: VCP2113 Module FIFO_TEST found in current working library.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.2 [s]
# SLP: Finished : 1.3 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 54 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.3 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5244 kB (elbread=1023 elab2=4131 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  14:58, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
# Error: Advanced Dataflow is disabled.
# Error: To enable Advanced Dataflow close the simulation session, set the Generate Data for Advanced Dataflow option in Design Settings.
# Error: Initialize simulation from Simulation Menu or use asim macro command with -advdataflow switch.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (105): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#87_1@.
# KERNEL: stopped at time: 1130 ps
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
alog -O2 -sve  -work fifo $dsn/src/FIFO_TEST.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Unit top modules: FIFO_TEST.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 54 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5244 kB (elbread=1023 elab2=4131 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  15:06, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (105): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#87_1@.
# KERNEL: stopped at time: 1130 ps
run
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 54 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5244 kB (elbread=1023 elab2=4131 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  15:07, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (105): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#87_1@.
# KERNEL: stopped at time: 1130 ps
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 54 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5244 kB (elbread=1023 elab2=4131 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  15:07, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (105): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#87_1@.
# KERNEL: stopped at time: 1130 ps
endsim
#  Simulation has been stopped
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2570 fifo.v : (122, 5): Undefined port: cnt_r_next.
# Error: VCP2565 fifo.v : (117, 1): Undefined direction of external port cnr_r_next.
# Error: VCP2567 fifo.v : (117, 1): Undefined direction of internal port cnr_r_next.
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Info: VCP2113 Module FIFO_TEST found in current working library.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/FIFO_TEST.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo found in current working library.
# Pass 2. Processing instantiations.
# Error: VCP2000 FIFO_TEST.v : (14, 16): Syntax error. Unexpected token: (. Expected tokens: 'full_case' , 'parallel_case' , 'parallel_case full_case' , '*' , 'identifier' ... .
# Error: VCP2000 FIFO_TEST.v : (14, 39): Syntax error. Unexpected token: ). Expected tokens: ',' , ';'.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work fifo $dsn/src/FIFO_TEST.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2605 FIFO_TEST.v : (13, 1): Port connection for port cnt_w violates IEEE 1364. Only net expression can be connected to output/inout port.
# Warning: VCP2605 FIFO_TEST.v : (14, 1): Port connection for port cnt_r violates IEEE 1364. Only net expression can be connected to output/inout port.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Unit top modules: FIFO_TEST.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work fifo $dsn/src/FIFO_TEST.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Unit top modules: FIFO_TEST.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5255 kB (elbread=1023 elab2=4142 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  15:32, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (110): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#92_1@.
# KERNEL: stopped at time: 1130 ps
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Info: VCP2113 Module FIFO_TEST found in current working library.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
#  Simulation has been stopped
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Info: VCP2113 Module FIFO_TEST found in current working library.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5255 kB (elbread=1023 elab2=4142 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  15:48, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (110): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#92_1@.
# KERNEL: stopped at time: 1130 ps
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Info: VCP2113 Module FIFO_TEST found in current working library.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5255 kB (elbread=1023 elab2=4142 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  15:58, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
alog -O2 -sve  -work fifo $dsn/src/FIFO_TEST.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Unit top modules: FIFO_TEST.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5255 kB (elbread=1023 elab2=4142 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  15:59, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (110): $finish called.
# KERNEL: Time: 1130 ns,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#92_1@.
# KERNEL: stopped at time: 1130 ns
endsim
#  Simulation has been stopped
alog -O2 -sve  -work fifo $dsn/src/FIFO_TEST.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Unit top modules: FIFO_TEST.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5255 kB (elbread=1023 elab2=4142 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  16:02, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (110): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#92_1@.
# KERNEL: stopped at time: 1130 ps
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Info: VCP2113 Module FIFO_TEST found in current working library.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5253 kB (elbread=1023 elab2=4140 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  16:17, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (110): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#92_1@.
# KERNEL: stopped at time: 1130 ps
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5253 kB (elbread=1023 elab2=4140 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  16:17, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (110): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#92_1@.
# KERNEL: stopped at time: 1130 ps
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Info: VCP2113 Module FIFO_TEST found in current working library.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5254 kB (elbread=1023 elab2=4141 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  16:19, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (110): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#92_1@.
# KERNEL: stopped at time: 1130 ps
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Info: VCP2113 Module FIFO_TEST found in current working library.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 15 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5253 kB (elbread=1023 elab2=4140 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  16:24, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (110): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#92_1@.
# KERNEL: stopped at time: 1130 ps
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Info: VCP2113 Module FIFO_TEST found in current working library.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 14 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5253 kB (elbread=1023 elab2=4140 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  17:17, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (110): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#92_1@.
# KERNEL: stopped at time: 1130 ps
endsim
#  Simulation has been stopped
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Info: VCP2113 Module FIFO_TEST found in current working library.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 0 primitives and 14 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5253 kB (elbread=1023 elab2=4140 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  17:19, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
alog -O2 -sve  -work fifo $dsn/src/FIFO_TEST.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module fifo found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Unit top modules: FIFO_TEST.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 14 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1157 kB (elbread=1023 elab2=44 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  17:19, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
# KERNEL: Signal '/FIFO_TEST/clk' has already been traced
# KERNEL: Signal '/FIFO_TEST/reset' has already been traced
# KERNEL: Signal '/FIFO_TEST/r' has already been traced
# KERNEL: Signal '/FIFO_TEST/w' has already been traced
# KERNEL: Signal '/FIFO_TEST/full' has already been traced
# KERNEL: Signal '/FIFO_TEST/empty' has already been traced
# KERNEL: Signal '/FIFO_TEST/data_in' has already been traced
# KERNEL: Signal '/FIFO_TEST/out' has already been traced
# KERNEL: Signal '/FIFO_TEST/cnt_w_next' has already been traced
# KERNEL: Signal '/FIFO_TEST/cnt_w' has already been traced
# KERNEL: Signal '/FIFO_TEST/cnt_r_next' has already been traced
# KERNEL: Signal '/FIFO_TEST/cnt_r' has already been traced
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 14 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1157 kB (elbread=1023 elab2=44 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  17:19, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (110): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#92_1@.
# KERNEL: stopped at time: 1130 ps
endsim
#  Simulation has been stopped
alog -O2 -sve  -work fifo $dsn/src/fifo.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module WE_demux16_1 found in current working library.
# Info: VCP2113 Module comparator found in current working library.
# Info: VCP2113 Module mux16_1 found in current working library.
# Info: VCP2113 Module memory found in current working library.
# Info: VCP2113 Module fe_logic found in current working library.
# Info: VCP2113 Module counter found in current working library.
# Info: VCP2113 Module FIFO_TEST found in current working library.
# $root top modules: WE_demux16_1 comparator mux16_1 memory fe_logic counter FIFO_TEST.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +r +m+FIFO_TEST FIFO_TEST
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'FIFO_TEST' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 0 primitives and 10 (100.00%) other processes in SLP
# SLP: 58 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1154 kB (elbread=1023 elab2=41 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  17:27, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: FIFO_TEST (FIFO_TEST)
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run
# RUNTIME: RUNTIME_0068 FIFO_TEST.v (110): $finish called.
# KERNEL: Time: 1130 ps,  Iteration: 0,  Instance: /FIFO_TEST,  Process: @INITIAL#92_1@.
# KERNEL: stopped at time: 1130 ps
run
endsim
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+fifo fifo
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 8 (100.00%) other processes in SLP
# SLP: 46 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1149 kB (elbread=1023 elab2=36 kernel=89 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\fifo\fifo\src\wave.asdb
#  17:33, 10  2021 .
#  Simulation has been initialized
#  Selected Top-Level: fifo (fifo)
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
