--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml buttonDebouncer.twx buttonDebouncer.ncd -o
buttonDebouncer.twr buttonDebouncer.pcf -ucf Nexys3_Master.ucf

Design file:              buttonDebouncer.ncd
Physical constraint file: buttonDebouncer.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6025 paths analyzed, 324 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.377ns.
--------------------------------------------------------------------------------

Paths for end point btnCounter_10 (SLICE_X21Y47.D3), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btnCounter_15 (FF)
  Destination:          btnCounter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.318ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.339 - 0.363)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btnCounter_15 to btnCounter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y48.AQ      Tcko                  0.391   btnCounter<17>
                                                       btnCounter_15
    SLICE_X23Y48.D2      net (fanout=3)        0.600   btnCounter<15>
    SLICE_X23Y48.D       Tilo                  0.259   btnCounter<17>
                                                       _n00431
    SLICE_X21Y45.A3      net (fanout=1)        0.736   _n00431
    SLICE_X21Y45.A       Tilo                  0.259   _n00433
                                                       _n00436
    SLICE_X25Y32.B5      net (fanout=1)        1.280   _n00436
    SLICE_X25Y32.B       Tilo                  0.259   _n00439
                                                       _n004312
    SLICE_X22Y45.C3      net (fanout=8)        1.203   _n0043
    SLICE_X22Y45.C       Tilo                  0.204   btnCounter<2>
                                                       Mcount_btnCounter_val1
    SLICE_X21Y47.D3      net (fanout=18)       0.805   Mcount_btnCounter_val
    SLICE_X21Y47.CLK     Tas                   0.322   btnCounter<10>
                                                       btnCounter_10_rstpot
                                                       btnCounter_10
    -------------------------------------------------  ---------------------------
    Total                                      6.318ns (1.694ns logic, 4.624ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btnCounter_14 (FF)
  Destination:          btnCounter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.233ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.339 - 0.358)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btnCounter_14 to btnCounter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y48.DQ      Tcko                  0.391   btnCounter<14>
                                                       btnCounter_14
    SLICE_X23Y48.D3      net (fanout=3)        0.515   btnCounter<14>
    SLICE_X23Y48.D       Tilo                  0.259   btnCounter<17>
                                                       _n00431
    SLICE_X21Y45.A3      net (fanout=1)        0.736   _n00431
    SLICE_X21Y45.A       Tilo                  0.259   _n00433
                                                       _n00436
    SLICE_X25Y32.B5      net (fanout=1)        1.280   _n00436
    SLICE_X25Y32.B       Tilo                  0.259   _n00439
                                                       _n004312
    SLICE_X22Y45.C3      net (fanout=8)        1.203   _n0043
    SLICE_X22Y45.C       Tilo                  0.204   btnCounter<2>
                                                       Mcount_btnCounter_val1
    SLICE_X21Y47.D3      net (fanout=18)       0.805   Mcount_btnCounter_val
    SLICE_X21Y47.CLK     Tas                   0.322   btnCounter<10>
                                                       btnCounter_10_rstpot
                                                       btnCounter_10
    -------------------------------------------------  ---------------------------
    Total                                      6.233ns (1.694ns logic, 4.539ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btnCounter_13 (FF)
  Destination:          btnCounter_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.200ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.339 - 0.358)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btnCounter_13 to btnCounter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y48.CQ      Tcko                  0.391   btnCounter<14>
                                                       btnCounter_13
    SLICE_X21Y45.C1      net (fanout=3)        0.781   btnCounter<13>
    SLICE_X21Y45.C       Tilo                  0.259   _n00433
                                                       _n00432
    SLICE_X21Y45.A2      net (fanout=1)        0.437   _n00432
    SLICE_X21Y45.A       Tilo                  0.259   _n00433
                                                       _n00436
    SLICE_X25Y32.B5      net (fanout=1)        1.280   _n00436
    SLICE_X25Y32.B       Tilo                  0.259   _n00439
                                                       _n004312
    SLICE_X22Y45.C3      net (fanout=8)        1.203   _n0043
    SLICE_X22Y45.C       Tilo                  0.204   btnCounter<2>
                                                       Mcount_btnCounter_val1
    SLICE_X21Y47.D3      net (fanout=18)       0.805   Mcount_btnCounter_val
    SLICE_X21Y47.CLK     Tas                   0.322   btnCounter<10>
                                                       btnCounter_10_rstpot
                                                       btnCounter_10
    -------------------------------------------------  ---------------------------
    Total                                      6.200ns (1.694ns logic, 4.506ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point btnCounter_9 (SLICE_X21Y47.C4), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btnCounter_15 (FF)
  Destination:          btnCounter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.297ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.339 - 0.363)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btnCounter_15 to btnCounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y48.AQ      Tcko                  0.391   btnCounter<17>
                                                       btnCounter_15
    SLICE_X23Y48.D2      net (fanout=3)        0.600   btnCounter<15>
    SLICE_X23Y48.D       Tilo                  0.259   btnCounter<17>
                                                       _n00431
    SLICE_X21Y45.A3      net (fanout=1)        0.736   _n00431
    SLICE_X21Y45.A       Tilo                  0.259   _n00433
                                                       _n00436
    SLICE_X25Y32.B5      net (fanout=1)        1.280   _n00436
    SLICE_X25Y32.B       Tilo                  0.259   _n00439
                                                       _n004312
    SLICE_X22Y45.C3      net (fanout=8)        1.203   _n0043
    SLICE_X22Y45.C       Tilo                  0.204   btnCounter<2>
                                                       Mcount_btnCounter_val1
    SLICE_X21Y47.C4      net (fanout=18)       0.784   Mcount_btnCounter_val
    SLICE_X21Y47.CLK     Tas                   0.322   btnCounter<10>
                                                       btnCounter_9_rstpot
                                                       btnCounter_9
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (1.694ns logic, 4.603ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btnCounter_14 (FF)
  Destination:          btnCounter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.212ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.339 - 0.358)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btnCounter_14 to btnCounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y48.DQ      Tcko                  0.391   btnCounter<14>
                                                       btnCounter_14
    SLICE_X23Y48.D3      net (fanout=3)        0.515   btnCounter<14>
    SLICE_X23Y48.D       Tilo                  0.259   btnCounter<17>
                                                       _n00431
    SLICE_X21Y45.A3      net (fanout=1)        0.736   _n00431
    SLICE_X21Y45.A       Tilo                  0.259   _n00433
                                                       _n00436
    SLICE_X25Y32.B5      net (fanout=1)        1.280   _n00436
    SLICE_X25Y32.B       Tilo                  0.259   _n00439
                                                       _n004312
    SLICE_X22Y45.C3      net (fanout=8)        1.203   _n0043
    SLICE_X22Y45.C       Tilo                  0.204   btnCounter<2>
                                                       Mcount_btnCounter_val1
    SLICE_X21Y47.C4      net (fanout=18)       0.784   Mcount_btnCounter_val
    SLICE_X21Y47.CLK     Tas                   0.322   btnCounter<10>
                                                       btnCounter_9_rstpot
                                                       btnCounter_9
    -------------------------------------------------  ---------------------------
    Total                                      6.212ns (1.694ns logic, 4.518ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btnCounter_13 (FF)
  Destination:          btnCounter_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.179ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.339 - 0.358)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btnCounter_13 to btnCounter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y48.CQ      Tcko                  0.391   btnCounter<14>
                                                       btnCounter_13
    SLICE_X21Y45.C1      net (fanout=3)        0.781   btnCounter<13>
    SLICE_X21Y45.C       Tilo                  0.259   _n00433
                                                       _n00432
    SLICE_X21Y45.A2      net (fanout=1)        0.437   _n00432
    SLICE_X21Y45.A       Tilo                  0.259   _n00433
                                                       _n00436
    SLICE_X25Y32.B5      net (fanout=1)        1.280   _n00436
    SLICE_X25Y32.B       Tilo                  0.259   _n00439
                                                       _n004312
    SLICE_X22Y45.C3      net (fanout=8)        1.203   _n0043
    SLICE_X22Y45.C       Tilo                  0.204   btnCounter<2>
                                                       Mcount_btnCounter_val1
    SLICE_X21Y47.C4      net (fanout=18)       0.784   Mcount_btnCounter_val
    SLICE_X21Y47.CLK     Tas                   0.322   btnCounter<10>
                                                       btnCounter_9_rstpot
                                                       btnCounter_9
    -------------------------------------------------  ---------------------------
    Total                                      6.179ns (1.694ns logic, 4.485ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point btnCounter_11 (SLICE_X21Y48.A4), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btnCounter_15 (FF)
  Destination:          btnCounter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.288ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.249 - 0.268)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btnCounter_15 to btnCounter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y48.AQ      Tcko                  0.391   btnCounter<17>
                                                       btnCounter_15
    SLICE_X23Y48.D2      net (fanout=3)        0.600   btnCounter<15>
    SLICE_X23Y48.D       Tilo                  0.259   btnCounter<17>
                                                       _n00431
    SLICE_X21Y45.A3      net (fanout=1)        0.736   _n00431
    SLICE_X21Y45.A       Tilo                  0.259   _n00433
                                                       _n00436
    SLICE_X25Y32.B5      net (fanout=1)        1.280   _n00436
    SLICE_X25Y32.B       Tilo                  0.259   _n00439
                                                       _n004312
    SLICE_X22Y45.C3      net (fanout=8)        1.203   _n0043
    SLICE_X22Y45.C       Tilo                  0.204   btnCounter<2>
                                                       Mcount_btnCounter_val1
    SLICE_X21Y48.A4      net (fanout=18)       0.775   Mcount_btnCounter_val
    SLICE_X21Y48.CLK     Tas                   0.322   btnCounter<14>
                                                       btnCounter_11_rstpot
                                                       btnCounter_11
    -------------------------------------------------  ---------------------------
    Total                                      6.288ns (1.694ns logic, 4.594ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btnCounter_14 (FF)
  Destination:          btnCounter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btnCounter_14 to btnCounter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y48.DQ      Tcko                  0.391   btnCounter<14>
                                                       btnCounter_14
    SLICE_X23Y48.D3      net (fanout=3)        0.515   btnCounter<14>
    SLICE_X23Y48.D       Tilo                  0.259   btnCounter<17>
                                                       _n00431
    SLICE_X21Y45.A3      net (fanout=1)        0.736   _n00431
    SLICE_X21Y45.A       Tilo                  0.259   _n00433
                                                       _n00436
    SLICE_X25Y32.B5      net (fanout=1)        1.280   _n00436
    SLICE_X25Y32.B       Tilo                  0.259   _n00439
                                                       _n004312
    SLICE_X22Y45.C3      net (fanout=8)        1.203   _n0043
    SLICE_X22Y45.C       Tilo                  0.204   btnCounter<2>
                                                       Mcount_btnCounter_val1
    SLICE_X21Y48.A4      net (fanout=18)       0.775   Mcount_btnCounter_val
    SLICE_X21Y48.CLK     Tas                   0.322   btnCounter<14>
                                                       btnCounter_11_rstpot
                                                       btnCounter_11
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.694ns logic, 4.509ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btnCounter_13 (FF)
  Destination:          btnCounter_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.170ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btnCounter_13 to btnCounter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y48.CQ      Tcko                  0.391   btnCounter<14>
                                                       btnCounter_13
    SLICE_X21Y45.C1      net (fanout=3)        0.781   btnCounter<13>
    SLICE_X21Y45.C       Tilo                  0.259   _n00433
                                                       _n00432
    SLICE_X21Y45.A2      net (fanout=1)        0.437   _n00432
    SLICE_X21Y45.A       Tilo                  0.259   _n00433
                                                       _n00436
    SLICE_X25Y32.B5      net (fanout=1)        1.280   _n00436
    SLICE_X25Y32.B       Tilo                  0.259   _n00439
                                                       _n004312
    SLICE_X22Y45.C3      net (fanout=8)        1.203   _n0043
    SLICE_X22Y45.C       Tilo                  0.204   btnCounter<2>
                                                       Mcount_btnCounter_val1
    SLICE_X21Y48.A4      net (fanout=18)       0.775   Mcount_btnCounter_val
    SLICE_X21Y48.CLK     Tas                   0.322   btnCounter<14>
                                                       btnCounter_11_rstpot
                                                       btnCounter_11
    -------------------------------------------------  ---------------------------
    Total                                      6.170ns (1.694ns logic, 4.476ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point btnCounter_3 (SLICE_X21Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               btnCounter_3 (FF)
  Destination:          btnCounter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: btnCounter_3 to btnCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.AQ      Tcko                  0.198   btnCounter<6>
                                                       btnCounter_3
    SLICE_X21Y46.A6      net (fanout=3)        0.022   btnCounter<3>
    SLICE_X21Y46.CLK     Tah         (-Th)    -0.215   btnCounter<6>
                                                       btnCounter_3_rstpot
                                                       btnCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point buttonState (SLICE_X27Y6.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buttonState (FF)
  Destination:          buttonState (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buttonState to buttonState
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y6.DQ       Tcko                  0.198   buttonState_OBUF
                                                       buttonState
    SLICE_X27Y6.D6       net (fanout=2)        0.025   buttonState_OBUF
    SLICE_X27Y6.CLK      Tah         (-Th)    -0.215   buttonState_OBUF
                                                       buttonState_rstpot
                                                       buttonState
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point btnCounter_6 (SLICE_X21Y46.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               btnCounter_6 (FF)
  Destination:          btnCounter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 10.000ns
  Destination Clock:    clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: btnCounter_6 to btnCounter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.DQ      Tcko                  0.198   btnCounter<6>
                                                       btnCounter_6
    SLICE_X21Y46.D6      net (fanout=3)        0.029   btnCounter<6>
    SLICE_X21Y46.CLK     Tah         (-Th)    -0.215   btnCounter<6>
                                                       btnCounter_6_rstpot
                                                       btnCounter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.413ns logic, 0.029ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clock_BUFGP/BUFG/I0
  Logical resource: clock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: testCounter_1/CLK0
  Logical resource: testCounter_1/CK0
  Location pin: OLOGIC_X16Y3.CLK0
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: testCounter_1_1/CLK0
  Logical resource: testCounter_1_1/CK0
  Location pin: OLOGIC_X13Y1.CLK0
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.377|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6025 paths, 0 nets, and 283 connections

Design statistics:
   Minimum period:   6.377ns{1}   (Maximum frequency: 156.814MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 31 01:21:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



