<h1 id="id-2019-03-10Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li><p>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=7, Resolved=4, Updated=15</strong>. Details in table below.</p></li><li><p>Symphony <strong>all bugs</strong> statistics in last week: <strong>Created=38, Resolved=9, Updated=55.</strong> Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810</a></p></li><li><p>Started opening JIRAs on JS-Randomizer on TACHL coverage holes we analyze last week. Details at &quot;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167451/Legato+TACHL+Coverage+Analysis+January+2019" data-linked-resource-id="16167451" data-linked-resource-version="2" data-linked-resource-type="page">Legato TACHL Coverage Analysis (January 2019):</a>&quot;</p></li><li><strong>CONC-4651 is pending for past 60 days</strong>... We need decide when we need migrate to new Questa version? Till then Mentor keep pushing back all outstanding tickets back to us to upgrade first.</li><li>TACHL-67 is blocking Eric Taylor's progress in initial bringup of CTL layer code.</li><li><p>Regression passing rate drop down this week from 60% to 40%... due to multiple changes in DV environments &amp; configurations due new interfaces. Team is actively working on to get back to 90+% range.</p></li><li>Completed Initial version of migration of TB infrastructure files (of Switch and top_atp) into TACHL library format for Maestro to use in Test-Bench generation.</li><li>CTL_I to CTL_T testbench infrastructure is ready for CTL layer bringup. </li><li>Started re-aligning Symphony verification schedule after following changes,<ol><li>Adding tasks in making verification environment to the main performance verification source (instead of performance modeling).</li><li>Resources migration plan changes due to recent Ncore3.0 verification pending work.</li><li>JS-Randomizer and TACHL coverage closure is taking much longer than anticipated. New interface format and signal changes are also adding complexity </li></ol></li><li>Ping multiple candidates through Linkedin and talk to couple of them for full-time DV position in Austin TX.</li><li>Team interviewed 7 consultants from AumRaj and we selected two candidate to move forward with contract... Much thanks to Abhinav, Neha and Satya in the interview process.</li><li>Our IT infrastructure is getting more and more shaky as the load keep increasing. It needs attention ASAP...  <ol><li>Robust and efficient load balancing system (essential for our success). Proposal is at &quot;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164244/SGE+Sun+Grid+Engine+Setup+Details+for+Simulation+and+Regression" data-linked-resource-id="16164244" data-linked-resource-version="5" data-linked-resource-type="page">SGE (Sun Grid Engine) Setup Details for Simulation and Regression:</a>&quot;</li><li>All machines OS must be consistent across which includes our directories mounts.</li><li>Solid and fast NFS system for regressions efficiency. Flexible and expandable as needed (during peak times).</li><li>Separate quota for each Design &amp; DV engineer (between 50G to 100G) so that they can run short regression during day time to resolve / close issues / bugs. NOTE: this should independent and physically separate space from our Nightly regressions area.</li><li>Transparency in IT ticketing system to identify, bucketize &amp; prioritize our issues. Very important for all team member to keep track of their IT issues.</li></ol></li><li>Our licenses utilization get better in past couple of weeks bug sill we need much improvements. </li><li>Graph below show the gap between total-licenses vs licenses-in-use over time. For more details click this link... <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html</a> </li><li><h5 id="id-2019-03-10Progress:-"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16168836/sim_licenses.jpg?api=v2"></span></h5></li></ol><h1 id="id-2019-03-10Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-03-10Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12944" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="150" src="https://arterisip.atlassian.net/wiki/download/attachments/16168836/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-03-10Progress:-BugsStatistics:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16168836/bugs_table.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16168836/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-03-10Progress:-Symphonyregressiontrendanddetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16168836/regr.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-03-10Progress:-LegatoTACHLCoverageDetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16168836/tachl_cov.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-03-10Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><ul><li><p>Randomizer debug efforts, related to top_smi , switch dw rand.</p></li><li><p>Fixed issue related to randomizing fields in dw adapter.</p></li><li><p>Did a proof of concept of the tb lib for software using atp and switch.</p></li><li><p>Able to generate bench via tb lib using single tachl call.</p></li><li><p>Started adding clk adp to JS-randomizer flow.</p></li><li><p>Finished with the modification of CTL UVC to reflect modifications to the CTL specifications and also adaptation to new interface definition. This has been tested currently in the standalone UVC test environment.</p></li><li><p>Made changes to tb_top_wrapper.tachl to support stitching of top_ctl testbench top that will have CTL&lt;-&gt;CTL Dut topology.</p></li><li><p>Made changes to the sym_scoreboard and ctl_scoreboard for checking request and response path separately. Need to incorporate changes for getting destination and source for scoreboarding and also checking the completeness of the ctl request.</p></li><li><p>Started working on the CTL testplan.</p></li><li><p>Out of 13 top_atp configs, have migrated 8. Facing number of compile errors. Most of them related to <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-905" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-905</a>. Co-ordinated with Sunny &amp; Piyush to resolve it. Sunny have made changes in his local repo which clears the compile errors but still have simulation errors.</p></li><li><p>Completed Initial version of all Switch environment and configuration to new interface and changes are pushed.</p></li><li>Started ramp-up on JS-Randomizer at ATP level to help resolving any outstanding bugs.</li><li>Helped/supported Piyush for Nightly regression failures and top_atp VIP.</li><li>Resolved SYM-902, by understanding the argument parsing logic.</li><li>Merged the top_smi and top_smi_new envs.</li><li>Debugged nightly regression failures and send out a detailed triaging report.</li><li>Resolved and open multiple JIRAs </li><li>Understand and ATP driver and scoreboard flow.</li><li>Reviewed CTL, SMI and ATP interface documents with Syed and John.</li></ul></ul></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Fixed non-deterministic arb_rr regressions.</p></li><li>Various minor formal tracking updates / bug filings.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-03-10Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>No new progress this week.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-03-10Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Team interviewed <strong>7 consultants and we selected two candidate</strong> to move forward with contract... Much thanks to Abhinav, Neha and Satya in the interview process.</li><li>Ping multiple candidates through Linkedin and talk to couple of them for full-time DV position in Austin TX.</li><li>Meeting with Syed and others on Symphony QoS and PPA.</li><li>Multiple sycn-up meetings between DV and Design on our outstanding / blocking items.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-03-10Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Saad will be on PTO for 5 days (3/18 to 3/22).<br/><br/></li></ul></li></ul>