synthesis:  version Radiant Software (64-bit) 2024.2.0.3.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 21 18:34:35 2025


Command Line:  C:\lscc\radiant\2024.2\ispfpga\bin\nt64\synthesis.exe -f C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/impl_1/e155_lab3_impl_1_lattice.synproj -logfile e155_lab3_impl_1_lattice.srp -gui -msgset C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine launched.

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.

###################### Device Information ######################
----------------------------------------------------------------
Lattice Family        | iCE40UP
----------------------------------------------------------------
Device                | iCE40UP5K
----------------------------------------------------------------
Package               | SG48
----------------------------------------------------------------
Performance Grade     | High-Performance_1.2V
----------------------------------------------------------------
################################################################

####################### Device Resources #######################
----------------------------------------------------------------
Logic Cells           | 5280
----------------------------------------------------------------
RAM Blocks            | 30
----------------------------------------------------------------
DSP Blocks            | 8
----------------------------------------------------------------
PLLs                  | 1
----------------------------------------------------------------
I/O Pins              | 56
----------------------------------------------------------------
################################################################

Resolving user-selected strategy settings...


###################### Strategy Settings #######################
----------------------------------------------------------------
Optimization Goal     | Area
----------------------------------------------------------------
Top-level Module Name | top
----------------------------------------------------------------
Target Frequency      | 200.000 MHz
----------------------------------------------------------------
Maximum Fanout        | 1000
----------------------------------------------------------------
Timing Path Count     | 3
----------------------------------------------------------------
RAM Read/Write Check  | False
----------------------------------------------------------------
BRAM Utilization      | 100.0%
----------------------------------------------------------------
DSP Usage             | True
----------------------------------------------------------------
DSP Utilization       | 100.0%
----------------------------------------------------------------
FSM Encoding Style    | Auto
----------------------------------------------------------------
Resolve Mixed Drivers | False
----------------------------------------------------------------
Fix Gated Clocks      | True
----------------------------------------------------------------
Mux Style             | Auto
----------------------------------------------------------------
Use Carry Chain       | True
----------------------------------------------------------------
Carry Chain Length    | Infinite
----------------------------------------------------------------
Loop Limit            | 1950
----------------------------------------------------------------
Use I/O Insertion     | True
----------------------------------------------------------------
Use I/O Registers     | True
----------------------------------------------------------------
Resource Sharing      | True
----------------------------------------------------------------
Propagate Constants   | True
----------------------------------------------------------------
Remove Duplicate Reg  | True
----------------------------------------------------------------
Force GSR             | False
----------------------------------------------------------------
ROM Style             | Auto
----------------------------------------------------------------
RAM Style             | Auto
----------------------------------------------------------------
Remove LOC Properties | False
----------------------------------------------------------------
Partition Flow        | False
----------------------------------------------------------------
################################################################


The -comp option is FALSE.
The -syn option is FALSE.

Output HDL filename: e155_lab3_impl_1.vm
-path C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3 (searchpath added)
-path C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/impl_1 (searchpath added)
-path C:/lscc/radiant/2024.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/HSOC.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/clock_divider.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv
Verilog design file: C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/seven_seg_dsiplay.sv
VHDL library: pmi
VHDL design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.vhd
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050

Compiling design...

Analyzing Verilog file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/hsoc.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/clock_divider.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv. VERI-1482
Analyzing Verilog file c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/seven_seg_dsiplay.sv. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - synthesis: The default VHDL library search path is now "C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO <35901018> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(1): compiling module top. VERI-1018
INFO <35901018> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/clock_divider.sv(1): compiling module clock_divider. VERI-1018
WARNING <35901084> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/clock_divider.sv(16): no support for synthesis of mixed edge and level triggers. VERI-1084
WARNING <35901221> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/clock_divider.sv(21): counter should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/clock_divider.sv(21): P should be on the sensitivity list. VERI-1221
INFO <35901018> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(1): compiling module row_sweep. VERI-1018
WARNING <35901084> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(11): no support for synthesis of mixed edge and level triggers. VERI-1084
WARNING <35901221> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(15): current_state should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/row_sweep.sv(15): stop should be on the sensitivity list. VERI-1221
INFO <35901018> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(1): compiling module synchronizer. VERI-1018
WARNING <35901084> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(8): no support for synthesis of mixed edge and level triggers. VERI-1084
WARNING <35901221> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(13): clamp should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(14): cmid should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/synchronizer.sv(15): cin should be on the sensitivity list. VERI-1221
INFO <35901018> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv(1): compiling module debounce. VERI-1018
WARNING <35901084> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv(8): no support for synthesis of mixed edge and level triggers. VERI-1084
WARNING <35901221> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv(13): raw_data should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv(14): pvalue should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv(14): nvalue should be on the sensitivity list. VERI-1221
WARNING <35901221> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/debounce.sv(15): raw_data should be on the sensitivity list. VERI-1221
INFO <35901018> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/stop_clamp.sv(1): compiling module stop_clamp. VERI-1018
INFO <35901018> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(1): compiling module read_writer. VERI-1018
WARNING <35901084> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(13): no support for synthesis of mixed edge and level triggers. VERI-1084
WARNING <35901221> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(18): next_state should be on the sensitivity list. VERI-1221
WARNING <35901899> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/read_writer.sv(83): behavior inside always_comb block does not represent combinational logic. VERI-1899
INFO <35901018> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/display_driver.sv(1): compiling module display_driver. VERI-1018
INFO <35901018> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/seven_seg_dsiplay.sv(8): compiling module seven_seg_display. VERI-1018
WARNING <35901330> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(56): actual bit length 1 differs from formal bit length 4 for port s2. VERI-1330
WARNING <35931002> - synthesis: c:/users/kanparker/downloads/e1155_lab3/fpga/e155_lab3/source/impl_1/top.sv(56): net contrl2 does not have a driver. VDB-1002
[Parameter Setting Section Start]

[Parameter Setting Section End]
WARNING <35001771> - synthesis: Initial value found on net counter[31] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[30] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[29] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[28] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[27] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[26] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[25] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[24] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[23] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[22] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[21] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[20] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[19] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[18] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[17] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[16] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[15] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[14] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[13] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[12] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[11] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[10] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[9] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[8] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[7] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[6] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[5] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net counter[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net current_state[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net current_state[0] will be ignored due to unrecognized driver type
######## Missing driver on net contrl2. Patching with GND.



WARNING <35935043> - synthesis: Latch \read_write/next_state_i3 input is stuck at Zero. VDB-5043
Combinational loop due to latch found: 1

	Instance cols_c_0_I_0 

	Net \synchc0/cmid 

Combinational loop due to latch found: 2

	Instance cols_c_1_I_0 

	Net \synchc1/cmid 

Combinational loop due to latch found: 3

	Instance cols_c_2_I_0 

	Net \synchc2/cmid 

Combinational loop due to latch found: 4

	Instance cols_c_3_I_0 

	Net \synchc3/cmid 

Combinational loop due to latch found: 5

	Instance csynched_0__I_0 

	Net cdebounced[0] 

Combinational loop due to latch found: 6

	Instance csynched_1__I_0 

	Net cdebounced[1] 

Combinational loop due to latch found: 7

	Instance csynched_2__I_0 

	Net cdebounced[2] 

Combinational loop due to latch found: 8

	Instance csynched_3__I_0 

	Net cout[3] 

Combinational loop due to latch found: 9

	Instance d0_c_3_I_7 

	Net d0_c_0 

Combinational loop due to latch found: 10

	Instance \read_write/new_control_0__I_0 

	Net \read_write/new_control[0] 

Combinational loop due to latch found: 11

	Instance d0_c_0_I_0 

	Net d1_c_0 

Combinational loop due to latch found: 12

	Instance \read_write/next_state_0__I_3 

	Net \read_write/next_state[0] 

Combinational loop due to latch found: 13

	Instance d0_c_3_I_6 

	Net d0_c_1 

Combinational loop due to latch found: 14

	Instance d0_c_3_I_5 

	Net d0_c_2 

Combinational loop due to latch found: 15

	Instance d0_c_3_I_4 

	Net d0_c_3 

Combinational loop due to latch found: 16

	Instance \read_write/new_control_1__I_0 

	Net \read_write/new_control[1] 

Combinational loop due to latch found: 17

	Instance \read_write/new_control_2__I_0 

	Net \read_write/new_control[2] 

Combinational loop due to latch found: 18

	Instance \read_write/new_control_3__I_0 

	Net \read_write/new_control[3] 

Combinational loop due to latch found: 19

	Instance d0_c_1_I_0 

	Net d1_c_1 

Combinational loop due to latch found: 20

	Instance d0_c_2_I_0 

	Net d1_c_2 

Combinational loop due to latch found: 21

	Instance d0_c_3_I_0 

	Net d1_c_3 

Combinational loop due to latch found: 22

	Instance \read_write/next_state_1__I_2 

	Net \read_write/next_state[1] 

Combinational loop found : 1

 Net \row_sweeper/current_state[1] 

 Instance \row_sweeper/current_state_1__I_0_2 

 Net \row_sweeper/current_state_1__N_23[1] 

 Instance i704 

Combinational loop found : 2

 Net \row_sweeper/current_state[0] 

 Instance \row_sweeper/current_state_1__I_1 

 Net \row_sweeper/current_state_1__N_23[0] 

 Instance i696 

CRITICAL <35001783> - synthesis: Mapping latch cols_c_0_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch cols_c_1_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch cols_c_2_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch cols_c_3_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch csynched_0__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch csynched_1__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch csynched_2__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch csynched_3__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch d0_c_3_I_7 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch \read_write/new_control_0__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch d0_c_0_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch \read_write/next_state_0__I_3 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch d0_c_3_I_6 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch d0_c_3_I_5 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch d0_c_3_I_4 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch \read_write/new_control_1__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch \read_write/new_control_2__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch \read_write/new_control_3__I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch d0_c_1_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch d0_c_2_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch d0_c_3_I_0 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements
CRITICAL <35001783> - synthesis: Mapping latch \read_write/next_state_1__I_2 to logic since no latches found in device. Possible simulation mismatch. Please check if or case statements

################### Begin Area Report (top)######################
Number of register bits => 4 of 5280 (0 % )
FD1P3XZ => 4
IB => 6
INV => 1
LUT4 => 124
OB => 21
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 0

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : debounce3/gate2_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : row_sweeper/current_state[0], loads : 21
  Net : debounce2/cdebounced[2], loads : 20
  Net : reset_c, loads : 19
  Net : row_sweeper/current_state[1], loads : 19
  Net : gate1_c_c, loads : 17
  Net : debounce1/cdebounced[1], loads : 16
  Net : cout[3], loads : 16
  Net : read_write/n1584, loads : 16
  Net : read_write/d0_c_2, loads : 14
  Net : read_write/d0_c_1, loads : 13
################### End Clock Report ##################

################### Begin Constraint Report ######################
Constraint Summary:
  Total number of constraints: 0
  Total number of constraints dropped: 0
###################  End Constraint Report  ######################

Peak Memory Usage: 94 MB

--------------------------------------------------------------
Total CPU Time: 5 secs 
Total REAL Time: 12 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: 568f483a183b0429f28ec584c382fee547778841
