{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533061088880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533061088880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 31 15:18:08 2018 " "Processing started: Tue Jul 31 15:18:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533061088880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533061088880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NovoQuartus -c NovoQuartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off NovoQuartus -c NovoQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533061088880 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533061089301 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "processador.qsys " "Elaborating Qsys system entity \"processador.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061089411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Loading NovoQuartusZero/processador.qsys " "2018.07.31.15:18:11 Progress: Loading NovoQuartusZero/processador.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Reading input file " "2018.07.31.15:18:11 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Adding clk_0 \[clock_source 13.1\] " "2018.07.31.15:18:11 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Parameterizing module clk_0 " "2018.07.31.15:18:11 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\] " "2018.07.31.15:18:11 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Parameterizing module nios2_qsys_0 " "2018.07.31.15:18:11 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\] " "2018.07.31.15:18:11 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Parameterizing module onchip_memory2_0 " "2018.07.31.15:18:11 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Adding leds \[altera_avalon_pio 13.1\] " "2018.07.31.15:18:11 Progress: Adding leds \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Parameterizing module leds " "2018.07.31.15:18:11 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Adding botao \[altera_avalon_pio 13.1\] " "2018.07.31.15:18:11 Progress: Adding botao \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Parameterizing module botao " "2018.07.31.15:18:11 Progress: Parameterizing module botao" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\] " "2018.07.31.15:18:11 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Parameterizing module jtag_uart_0 " "2018.07.31.15:18:11 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:11 Progress: Building connections " "2018.07.31.15:18:11 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061091751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:12 Progress: Parameterizing connections " "2018.07.31.15:18:12 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061092016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:12 Progress: Validating " "2018.07.31.15:18:12 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061092016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.31.15:18:12 Progress: Done reading input file " "2018.07.31.15:18:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061092546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061092765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador: Generating processador \"processador\" for QUARTUS_SYNTH " "Processador: Generating processador \"processador\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061094044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 6 modules, 20 connections " "Pipeline_bridge_swap_transform: After transform: 6 modules, 20 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061094262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061094296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 6 modules, 19 connections " "Merlin_initial_interconnect_transform: After transform: 6 modules, 19 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061094409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 13 modules, 41 connections " "Merlin_translator_transform: After transform: 13 modules, 41 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061094740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 26 modules, 110 connections " "Merlin_domain_transform: After transform: 26 modules, 110 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061095242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 33 modules, 132 connections " "Merlin_router_transform: After transform: 33 modules, 132 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061095368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 46 modules, 163 connections " "Merlin_network_to_switch_transform: After transform: 46 modules, 163 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061095529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_clock_and_reset_bridge_transform: After transform: 49 modules, 211 connections " "Merlin_clock_and_reset_bridge_transform: After transform: 49 modules, 211 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061095711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 7 modules, 23 connections " "Merlin_hierarchy_transform: After transform: 7 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061096696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 7 modules, 23 connections " "Merlin_mm_transform: After transform: 7 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061096696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 8 modules, 26 connections " "Merlin_interrupt_mapper_transform: After transform: 8 modules, 26 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061096728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 11 modules, 34 connections " "Reset_adaptation_transform: After transform: 11 modules, 34 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061096873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061098106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061098106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.31 15:18:18 (*) Starting Nios II generation " "Nios2_qsys_0: # 2018.07.31 15:18:18 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.31 15:18:18 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2018.07.31 15:18:18 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus " "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2018.07.31 15:18:19 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.31 15:18:21 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2018.07.31 15:18:21 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.31 15:18:21 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2018.07.31 15:18:21 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.31 15:18:22 (*) Done Nios II generation " "Nios2_qsys_0: # 2018.07.31 15:18:22 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"processador\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"processador\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061102926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"processador\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"processador\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'processador_leds' " "Leds: Starting RTL generation for module 'processador_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0003_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0003_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0003_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0003_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'processador_leds' " "Leds: Done RTL generation for module 'processador_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"processador\" instantiated altera_avalon_pio \"leds\" " "Leds: \"processador\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Starting RTL generation for module 'processador_botao' " "Botao: Starting RTL generation for module 'processador_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0004_botao_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0004_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=0  \] " "Botao:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0004_botao_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0004_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Done RTL generation for module 'processador_botao' " "Botao: Done RTL generation for module 'processador_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: \"processador\" instantiated altera_avalon_pio \"botao\" " "Botao: \"processador\" instantiated altera_avalon_pio \"botao\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0005_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7743_6313688242476730510.dir/0005_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"processador\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"processador\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061103893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 43 modules, 141 connections " "Pipeline_bridge_swap_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061104971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"processador\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\" " "Mm_interconnect_0: \"processador\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"processador\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"processador\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"processador\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"processador\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_003\" " "Id_router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_003\" " "Cmd_xbar_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\" " "Rsp_xbar_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador: Done \"processador\" with 26 modules, 39 files, 810564 bytes " "Processador: Done \"processador\" with 26 modules, 39 files, 810564 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533061105948 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "processador.qsys " "Finished elaborating Qsys system entity \"processador.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061106869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux_001 " "Found entity 1: processador_rsp_xbar_mux_001" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux " "Found entity 1: processador_rsp_xbar_mux" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_003 " "Found entity 1: processador_rsp_xbar_demux_003" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_002 " "Found entity 1: processador_rsp_xbar_demux_002" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux " "Found entity 1: processador_rsp_xbar_demux" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_pio_0 " "Found entity 1: processador_pio_0" {  } { { "processador/synthesis/submodules/processador_pio_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_onchip_memory2_0 " "Found entity 1: processador_onchip_memory2_0" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_test_bench " "Found entity 1: processador_nios2_qsys_0_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_oci_test_bench " "Found entity 1: processador_nios2_qsys_0_oci_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_mult_cell " "Found entity 1: processador_nios2_qsys_0_mult_cell" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_tck" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_register_bank_a_module " "Found entity 1: processador_nios2_qsys_0_register_bank_a_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_nios2_qsys_0_register_bank_b_module " "Found entity 2: processador_nios2_qsys_0_register_bank_b_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processador_nios2_qsys_0_nios2_oci_debug" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processador_nios2_qsys_0_ociram_sp_ram_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_nios2_qsys_0_nios2_ocimem " "Found entity 5: processador_nios2_qsys_0_nios2_ocimem" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "6 processador_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processador_nios2_qsys_0_nios2_avalon_reg" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "7 processador_nios2_qsys_0_nios2_oci_break " "Found entity 7: processador_nios2_qsys_0_nios2_oci_break" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "8 processador_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processador_nios2_qsys_0_nios2_oci_xbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "9 processador_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processador_nios2_qsys_0_nios2_oci_dbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "10 processador_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processador_nios2_qsys_0_nios2_oci_itrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "11 processador_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processador_nios2_qsys_0_nios2_oci_td_mode" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "12 processador_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processador_nios2_qsys_0_nios2_oci_dtrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "13 processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "14 processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "15 processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "16 processador_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processador_nios2_qsys_0_nios2_oci_fifo" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "17 processador_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processador_nios2_qsys_0_nios2_oci_pib" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "18 processador_nios2_qsys_0_nios2_oci_im " "Found entity 18: processador_nios2_qsys_0_nios2_oci_im" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "19 processador_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processador_nios2_qsys_0_nios2_performance_monitors" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "20 processador_nios2_qsys_0_nios2_oci " "Found entity 20: processador_nios2_qsys_0_nios2_oci" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""} { "Info" "ISGN_ENTITY_NAME" "21 processador_nios2_qsys_0 " "Found entity 21: processador_nios2_qsys_0" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061106993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061106993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_003_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107009 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_003 " "Found entity 2: processador_mm_interconnect_0_id_router_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_002_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107009 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_002 " "Found entity 2: processador_mm_interconnect_0_id_router_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107009 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router " "Found entity 2: processador_mm_interconnect_0_id_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_001_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107040 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router_001 " "Found entity 2: processador_mm_interconnect_0_addr_router_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107040 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router " "Found entity 2: processador_mm_interconnect_0_addr_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0 " "Found entity 1: processador_mm_interconnect_0" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_leds " "Found entity 1: processador_leds" {  } { { "processador/synthesis/submodules/processador_leds.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file processador/synthesis/submodules/processador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_jtag_uart_0_sim_scfifo_w " "Found entity 1: processador_jtag_uart_0_sim_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107056 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_jtag_uart_0_scfifo_w " "Found entity 2: processador_jtag_uart_0_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107056 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_jtag_uart_0_sim_scfifo_r " "Found entity 3: processador_jtag_uart_0_sim_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107056 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_jtag_uart_0_scfifo_r " "Found entity 4: processador_jtag_uart_0_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107056 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_jtag_uart_0 " "Found entity 5: processador_jtag_uart_0" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_irq_mapper " "Found entity 1: processador_irq_mapper" {  } { { "processador/synthesis/submodules/processador_irq_mapper.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_003_default_decode " "Found entity 1: processador_id_router_003_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107071 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_003 " "Found entity 2: processador_id_router_003" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_002.sv(48) " "Verilog HDL Declaration information at processador_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_002.sv(49) " "Verilog HDL Declaration information at processador_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_002_default_decode " "Found entity 1: processador_id_router_002_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107071 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_002 " "Found entity 2: processador_id_router_002" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router.sv(48) " "Verilog HDL Declaration information at processador_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router.sv(49) " "Verilog HDL Declaration information at processador_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_default_decode " "Found entity 1: processador_id_router_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107071 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router " "Found entity 2: processador_id_router" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_mux " "Found entity 1: processador_cmd_xbar_mux" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_mux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux_001 " "Found entity 1: processador_cmd_xbar_demux_001" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux " "Found entity 1: processador_cmd_xbar_demux" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_demux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_botao " "Found entity 1: processador_botao" {  } { { "processador/synthesis/submodules/processador_botao.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_001_default_decode " "Found entity 1: processador_addr_router_001_default_decode" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107103 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router_001 " "Found entity 2: processador_addr_router_001" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router.sv(48) " "Verilog HDL Declaration information at processador_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router.sv(49) " "Verilog HDL Declaration information at processador_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_default_decode " "Found entity 1: processador_addr_router_default_decode" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107103 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router " "Found entity 2: processador_addr_router" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "processador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107118 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "processador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processador/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107149 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador/synthesis/processador.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/processador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador/synthesis/processador.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/processador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_irq_mapper " "Found entity 1: processador_irq_mapper" {  } { { "processador/synthesis/submodules/processador_irq_mapper.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0 " "Found entity 1: processador_mm_interconnect_0" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107181 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_003_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107212 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_003 " "Found entity 2: processador_mm_interconnect_0_id_router_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107212 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router " "Found entity 2: processador_mm_interconnect_0_id_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_001_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107212 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router_001 " "Found entity 2: processador_mm_interconnect_0_addr_router_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107227 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router " "Found entity 2: processador_mm_interconnect_0_addr_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processador/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file processador/synthesis/submodules/processador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_jtag_uart_0_sim_scfifo_w " "Found entity 1: processador_jtag_uart_0_sim_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107243 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_jtag_uart_0_scfifo_w " "Found entity 2: processador_jtag_uart_0_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107243 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_jtag_uart_0_sim_scfifo_r " "Found entity 3: processador_jtag_uart_0_sim_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107243 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_jtag_uart_0_scfifo_r " "Found entity 4: processador_jtag_uart_0_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107243 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_jtag_uart_0 " "Found entity 5: processador_jtag_uart_0" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_botao " "Found entity 1: processador_botao" {  } { { "processador/synthesis/submodules/processador_botao.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_leds " "Found entity 1: processador_leds" {  } { { "processador/synthesis/submodules/processador_leds.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_onchip_memory2_0 " "Found entity 1: processador_onchip_memory2_0" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_register_bank_a_module " "Found entity 1: processador_nios2_qsys_0_register_bank_a_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_nios2_qsys_0_register_bank_b_module " "Found entity 2: processador_nios2_qsys_0_register_bank_b_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processador_nios2_qsys_0_nios2_oci_debug" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processador_nios2_qsys_0_ociram_sp_ram_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_nios2_qsys_0_nios2_ocimem " "Found entity 5: processador_nios2_qsys_0_nios2_ocimem" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "6 processador_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processador_nios2_qsys_0_nios2_avalon_reg" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "7 processador_nios2_qsys_0_nios2_oci_break " "Found entity 7: processador_nios2_qsys_0_nios2_oci_break" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "8 processador_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processador_nios2_qsys_0_nios2_oci_xbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "9 processador_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processador_nios2_qsys_0_nios2_oci_dbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "10 processador_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processador_nios2_qsys_0_nios2_oci_itrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "11 processador_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processador_nios2_qsys_0_nios2_oci_td_mode" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "12 processador_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processador_nios2_qsys_0_nios2_oci_dtrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "13 processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "14 processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "15 processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "16 processador_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processador_nios2_qsys_0_nios2_oci_fifo" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "17 processador_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processador_nios2_qsys_0_nios2_oci_pib" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "18 processador_nios2_qsys_0_nios2_oci_im " "Found entity 18: processador_nios2_qsys_0_nios2_oci_im" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "19 processador_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processador_nios2_qsys_0_nios2_performance_monitors" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "20 processador_nios2_qsys_0_nios2_oci " "Found entity 20: processador_nios2_qsys_0_nios2_oci" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""} { "Info" "ISGN_ENTITY_NAME" "21 processador_nios2_qsys_0 " "Found entity 21: processador_nios2_qsys_0" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_tck" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_oci_test_bench " "Found entity 1: processador_nios2_qsys_0_oci_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_test_bench " "Found entity 1: processador_nios2_qsys_0_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "novoquartus.v 1 1 " "Found 1 design units, including 1 entities, in source file novoquartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 NovoQuartus " "Found entity 1: NovoQuartus" {  } { { "NovoQuartus.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/NovoQuartus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533061107305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107305 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador processador.v(6) " "Verilog HDL error at processador.v(6): module \"processador\" cannot be declared more than once" {  } { { "db/ip/processador/processador.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/processador.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador processador.v(6) " "HDL info at processador.v(6): see declaration for object \"processador\"" {  } { { "processador/synthesis/processador.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/processador.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/processador.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/processador.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107305 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_sc_fifo altera_avalon_sc_fifo.v(21) " "Verilog HDL error at altera_avalon_sc_fifo.v(21): module \"altera_avalon_sc_fifo\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_avalon_sc_fifo.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_sc_fifo altera_avalon_sc_fifo.v(21) " "HDL info at altera_avalon_sc_fifo.v(21): see declaration for object \"altera_avalon_sc_fifo\"" {  } { { "processador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107305 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "Verilog HDL error at altera_merlin_arbitrator.sv(103): module \"altera_merlin_arbitrator\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107321 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "HDL info at altera_merlin_arbitrator.sv(103): see declaration for object \"altera_merlin_arbitrator\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107321 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_arb_adder altera_merlin_arbitrator.sv(228) " "Ignored design unit \"altera_merlin_arb_adder\" at altera_merlin_arbitrator.sv(228) due to previous errors" {  } { { "db/ip/processador/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" 228 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107321 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "Verilog HDL error at altera_merlin_burst_uncompressor.sv(40): module \"altera_merlin_burst_uncompressor\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107321 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "HDL info at altera_merlin_burst_uncompressor.sv(40): see declaration for object \"altera_merlin_burst_uncompressor\"" {  } { { "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107321 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "Verilog HDL error at altera_merlin_master_agent.sv(28): module \"altera_merlin_master_agent\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107321 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "HDL info at altera_merlin_master_agent.sv(28): see declaration for object \"altera_merlin_master_agent\"" {  } { { "processador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107321 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_translator altera_merlin_master_translator.sv(30) " "Verilog HDL error at altera_merlin_master_translator.sv(30): module \"altera_merlin_master_translator\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_master_translator.sv" 30 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107321 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_translator altera_merlin_master_translator.sv(30) " "HDL info at altera_merlin_master_translator.sv(30): see declaration for object \"altera_merlin_master_translator\"" {  } { { "processador/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_translator.sv" 30 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107337 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "Verilog HDL error at altera_merlin_slave_agent.sv(34): module \"altera_merlin_slave_agent\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107337 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "HDL info at altera_merlin_slave_agent.sv(34): see declaration for object \"altera_merlin_slave_agent\"" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107337 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "Verilog HDL error at altera_merlin_slave_translator.sv(35): module \"altera_merlin_slave_translator\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107337 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "HDL info at altera_merlin_slave_translator.sv(35): see declaration for object \"altera_merlin_slave_translator\"" {  } { { "processador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107337 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_controller altera_reset_controller.v(42) " "Verilog HDL error at altera_reset_controller.v(42): module \"altera_reset_controller\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/altera_reset_controller.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107337 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_controller altera_reset_controller.v(42) " "HDL info at altera_reset_controller.v(42): see declaration for object \"altera_reset_controller\"" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107337 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "Verilog HDL error at altera_reset_synchronizer.v(24): module \"altera_reset_synchronizer\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/altera_reset_synchronizer.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107337 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "HDL info at altera_reset_synchronizer.v(24): see declaration for object \"altera_reset_synchronizer\"" {  } { { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107337 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_botao processador_botao.v(21) " "Verilog HDL error at processador_botao.v(21): module \"processador_botao\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_botao.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_botao.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_botao processador_botao.v(21) " "HDL info at processador_botao.v(21): see declaration for object \"processador_botao\"" {  } { { "processador/synthesis/submodules/processador_botao.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_botao.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_botao.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_botao.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_irq_mapper processador_irq_mapper.sv(31) " "Verilog HDL error at processador_irq_mapper.sv(31): module \"processador_irq_mapper\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_irq_mapper.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_irq_mapper.sv" 31 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_irq_mapper processador_irq_mapper.sv(31) " "HDL info at processador_irq_mapper.sv(31): see declaration for object \"processador_irq_mapper\"" {  } { { "processador/synthesis/submodules/processador_irq_mapper.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_irq_mapper.sv" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_jtag_uart_0_sim_scfifo_w processador_jtag_uart_0.v(21) " "Verilog HDL error at processador_jtag_uart_0.v(21): module \"processador_jtag_uart_0_sim_scfifo_w\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_jtag_uart_0_sim_scfifo_w processador_jtag_uart_0.v(21) " "HDL info at processador_jtag_uart_0.v(21): see declaration for object \"processador_jtag_uart_0_sim_scfifo_w\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_jtag_uart_0_scfifo_w processador_jtag_uart_0.v(77) " "Ignored design unit \"processador_jtag_uart_0_scfifo_w\" at processador_jtag_uart_0.v(77) due to previous errors" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 77 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_jtag_uart_0_sim_scfifo_r processador_jtag_uart_0.v(162) " "Ignored design unit \"processador_jtag_uart_0_sim_scfifo_r\" at processador_jtag_uart_0.v(162) due to previous errors" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 162 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_jtag_uart_0_scfifo_r processador_jtag_uart_0.v(240) " "Ignored design unit \"processador_jtag_uart_0_scfifo_r\" at processador_jtag_uart_0.v(240) due to previous errors" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 240 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_jtag_uart_0 processador_jtag_uart_0.v(327) " "Ignored design unit \"processador_jtag_uart_0\" at processador_jtag_uart_0.v(327) due to previous errors" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 327 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_leds processador_leds.v(21) " "Verilog HDL error at processador_leds.v(21): module \"processador_leds\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_leds.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_leds.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_leds processador_leds.v(21) " "HDL info at processador_leds.v(21): see declaration for object \"processador_leds\"" {  } { { "processador/synthesis/submodules/processador_leds.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_leds.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107352 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_mm_interconnect_0 processador_mm_interconnect_0.v(9) " "Verilog HDL error at processador_mm_interconnect_0.v(9): module \"processador_mm_interconnect_0\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_mm_interconnect_0 processador_mm_interconnect_0.v(9) " "HDL info at processador_mm_interconnect_0.v(9): see declaration for object \"processador_mm_interconnect_0\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_mm_interconnect_0_addr_router_default_decode processador_mm_interconnect_0_addr_router.sv(45) " "Verilog HDL error at processador_mm_interconnect_0_addr_router.sv(45): module \"processador_mm_interconnect_0_addr_router_default_decode\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_mm_interconnect_0_addr_router_default_decode processador_mm_interconnect_0_addr_router.sv(45) " "HDL info at processador_mm_interconnect_0_addr_router.sv(45): see declaration for object \"processador_mm_interconnect_0_addr_router_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_mm_interconnect_0_addr_router processador_mm_interconnect_0_addr_router.sv(86) " "Ignored design unit \"processador_mm_interconnect_0_addr_router\" at processador_mm_interconnect_0_addr_router.sv(86) due to previous errors" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_mm_interconnect_0_addr_router_001_default_decode processador_mm_interconnect_0_addr_router_001.sv(45) " "Verilog HDL error at processador_mm_interconnect_0_addr_router_001.sv(45): module \"processador_mm_interconnect_0_addr_router_001_default_decode\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_mm_interconnect_0_addr_router_001_default_decode processador_mm_interconnect_0_addr_router_001.sv(45) " "HDL info at processador_mm_interconnect_0_addr_router_001.sv(45): see declaration for object \"processador_mm_interconnect_0_addr_router_001_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_mm_interconnect_0_addr_router_001 processador_mm_interconnect_0_addr_router_001.sv(86) " "Ignored design unit \"processador_mm_interconnect_0_addr_router_001\" at processador_mm_interconnect_0_addr_router_001.sv(86) due to previous errors" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107368 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_mm_interconnect_0_cmd_xbar_demux processador_mm_interconnect_0_cmd_xbar_demux.sv(43) " "Verilog HDL error at processador_mm_interconnect_0_cmd_xbar_demux.sv(43): module \"processador_mm_interconnect_0_cmd_xbar_demux\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_mm_interconnect_0_cmd_xbar_demux processador_mm_interconnect_0_cmd_xbar_demux.sv(43) " "HDL info at processador_mm_interconnect_0_cmd_xbar_demux.sv(43): see declaration for object \"processador_mm_interconnect_0_cmd_xbar_demux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_mm_interconnect_0_cmd_xbar_demux_001 processador_mm_interconnect_0_cmd_xbar_demux_001.sv(43) " "Verilog HDL error at processador_mm_interconnect_0_cmd_xbar_demux_001.sv(43): module \"processador_mm_interconnect_0_cmd_xbar_demux_001\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_mm_interconnect_0_cmd_xbar_demux_001 processador_mm_interconnect_0_cmd_xbar_demux_001.sv(43) " "HDL info at processador_mm_interconnect_0_cmd_xbar_demux_001.sv(43): see declaration for object \"processador_mm_interconnect_0_cmd_xbar_demux_001\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_mm_interconnect_0_cmd_xbar_mux processador_mm_interconnect_0_cmd_xbar_mux.sv(38) " "Verilog HDL error at processador_mm_interconnect_0_cmd_xbar_mux.sv(38): module \"processador_mm_interconnect_0_cmd_xbar_mux\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 38 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_mm_interconnect_0_cmd_xbar_mux processador_mm_interconnect_0_cmd_xbar_mux.sv(38) " "HDL info at processador_mm_interconnect_0_cmd_xbar_mux.sv(38): see declaration for object \"processador_mm_interconnect_0_cmd_xbar_mux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 38 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_mm_interconnect_0_cmd_xbar_mux_003 processador_mm_interconnect_0_cmd_xbar_mux_003.sv(38) " "Verilog HDL error at processador_mm_interconnect_0_cmd_xbar_mux_003.sv(38): module \"processador_mm_interconnect_0_cmd_xbar_mux_003\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_mm_interconnect_0_cmd_xbar_mux_003 processador_mm_interconnect_0_cmd_xbar_mux_003.sv(38) " "HDL info at processador_mm_interconnect_0_cmd_xbar_mux_003.sv(38): see declaration for object \"processador_mm_interconnect_0_cmd_xbar_mux_003\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_mm_interconnect_0_id_router_default_decode processador_mm_interconnect_0_id_router.sv(45) " "Verilog HDL error at processador_mm_interconnect_0_id_router.sv(45): module \"processador_mm_interconnect_0_id_router_default_decode\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_mm_interconnect_0_id_router_default_decode processador_mm_interconnect_0_id_router.sv(45) " "HDL info at processador_mm_interconnect_0_id_router.sv(45): see declaration for object \"processador_mm_interconnect_0_id_router_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_mm_interconnect_0_id_router processador_mm_interconnect_0_id_router.sv(86) " "Ignored design unit \"processador_mm_interconnect_0_id_router\" at processador_mm_interconnect_0_id_router.sv(86) due to previous errors" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_mm_interconnect_0_id_router_003_default_decode processador_mm_interconnect_0_id_router_003.sv(45) " "Verilog HDL error at processador_mm_interconnect_0_id_router_003.sv(45): module \"processador_mm_interconnect_0_id_router_003_default_decode\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_mm_interconnect_0_id_router_003_default_decode processador_mm_interconnect_0_id_router_003.sv(45) " "HDL info at processador_mm_interconnect_0_id_router_003.sv(45): see declaration for object \"processador_mm_interconnect_0_id_router_003_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_mm_interconnect_0_id_router_003 processador_mm_interconnect_0_id_router_003.sv(86) " "Ignored design unit \"processador_mm_interconnect_0_id_router_003\" at processador_mm_interconnect_0_id_router_003.sv(86) due to previous errors" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_mm_interconnect_0_rsp_xbar_demux processador_mm_interconnect_0_rsp_xbar_demux.sv(43) " "Verilog HDL error at processador_mm_interconnect_0_rsp_xbar_demux.sv(43): module \"processador_mm_interconnect_0_rsp_xbar_demux\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_mm_interconnect_0_rsp_xbar_demux processador_mm_interconnect_0_rsp_xbar_demux.sv(43) " "HDL info at processador_mm_interconnect_0_rsp_xbar_demux.sv(43): see declaration for object \"processador_mm_interconnect_0_rsp_xbar_demux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_mm_interconnect_0_rsp_xbar_demux_003 processador_mm_interconnect_0_rsp_xbar_demux_003.sv(43) " "Verilog HDL error at processador_mm_interconnect_0_rsp_xbar_demux_003.sv(43): module \"processador_mm_interconnect_0_rsp_xbar_demux_003\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_mm_interconnect_0_rsp_xbar_demux_003 processador_mm_interconnect_0_rsp_xbar_demux_003.sv(43) " "HDL info at processador_mm_interconnect_0_rsp_xbar_demux_003.sv(43): see declaration for object \"processador_mm_interconnect_0_rsp_xbar_demux_003\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_mm_interconnect_0_rsp_xbar_mux processador_mm_interconnect_0_rsp_xbar_mux.sv(38) " "Verilog HDL error at processador_mm_interconnect_0_rsp_xbar_mux.sv(38): module \"processador_mm_interconnect_0_rsp_xbar_mux\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 38 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_mm_interconnect_0_rsp_xbar_mux processador_mm_interconnect_0_rsp_xbar_mux.sv(38) " "HDL info at processador_mm_interconnect_0_rsp_xbar_mux.sv(38): see declaration for object \"processador_mm_interconnect_0_rsp_xbar_mux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 38 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_mm_interconnect_0_rsp_xbar_mux_001 processador_mm_interconnect_0_rsp_xbar_mux_001.sv(38) " "Verilog HDL error at processador_mm_interconnect_0_rsp_xbar_mux_001.sv(38): module \"processador_mm_interconnect_0_rsp_xbar_mux_001\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_mm_interconnect_0_rsp_xbar_mux_001 processador_mm_interconnect_0_rsp_xbar_mux_001.sv(38) " "HDL info at processador_mm_interconnect_0_rsp_xbar_mux_001.sv(38): see declaration for object \"processador_mm_interconnect_0_rsp_xbar_mux_001\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_nios2_qsys_0_register_bank_a_module processador_nios2_qsys_0.v(21) " "Verilog HDL error at processador_nios2_qsys_0.v(21): module \"processador_nios2_qsys_0_register_bank_a_module\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_nios2_qsys_0_register_bank_a_module processador_nios2_qsys_0.v(21) " "HDL info at processador_nios2_qsys_0.v(21): see declaration for object \"processador_nios2_qsys_0_register_bank_a_module\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_register_bank_b_module processador_nios2_qsys_0.v(86) " "Ignored design unit \"processador_nios2_qsys_0_register_bank_b_module\" at processador_nios2_qsys_0.v(86) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_oci_debug processador_nios2_qsys_0.v(151) " "Ignored design unit \"processador_nios2_qsys_0_nios2_oci_debug\" at processador_nios2_qsys_0.v(151) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 151 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_ociram_sp_ram_module processador_nios2_qsys_0.v(292) " "Ignored design unit \"processador_nios2_qsys_0_ociram_sp_ram_module\" at processador_nios2_qsys_0.v(292) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 292 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_ocimem processador_nios2_qsys_0.v(355) " "Ignored design unit \"processador_nios2_qsys_0_nios2_ocimem\" at processador_nios2_qsys_0.v(355) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 355 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_avalon_reg processador_nios2_qsys_0.v(536) " "Ignored design unit \"processador_nios2_qsys_0_nios2_avalon_reg\" at processador_nios2_qsys_0.v(536) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 536 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_oci_break processador_nios2_qsys_0.v(628) " "Ignored design unit \"processador_nios2_qsys_0_nios2_oci_break\" at processador_nios2_qsys_0.v(628) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 628 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_oci_xbrk processador_nios2_qsys_0.v(922) " "Ignored design unit \"processador_nios2_qsys_0_nios2_oci_xbrk\" at processador_nios2_qsys_0.v(922) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 922 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_oci_dbrk processador_nios2_qsys_0.v(1128) " "Ignored design unit \"processador_nios2_qsys_0_nios2_oci_dbrk\" at processador_nios2_qsys_0.v(1128) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1128 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_oci_itrace processador_nios2_qsys_0.v(1314) " "Ignored design unit \"processador_nios2_qsys_0_nios2_oci_itrace\" at processador_nios2_qsys_0.v(1314) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1314 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_oci_td_mode processador_nios2_qsys_0.v(1637) " "Ignored design unit \"processador_nios2_qsys_0_nios2_oci_td_mode\" at processador_nios2_qsys_0.v(1637) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1637 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_oci_dtrace processador_nios2_qsys_0.v(1704) " "Ignored design unit \"processador_nios2_qsys_0_nios2_oci_dtrace\" at processador_nios2_qsys_0.v(1704) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1704 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt processador_nios2_qsys_0.v(1798) " "Ignored design unit \"processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" at processador_nios2_qsys_0.v(1798) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1798 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc processador_nios2_qsys_0.v(1869) " "Ignored design unit \"processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" at processador_nios2_qsys_0.v(1869) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1869 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc processador_nios2_qsys_0.v(1911) " "Ignored design unit \"processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" at processador_nios2_qsys_0.v(1911) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1911 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_oci_fifo processador_nios2_qsys_0.v(1957) " "Ignored design unit \"processador_nios2_qsys_0_nios2_oci_fifo\" at processador_nios2_qsys_0.v(1957) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1957 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_oci_pib processador_nios2_qsys_0.v(2458) " "Ignored design unit \"processador_nios2_qsys_0_nios2_oci_pib\" at processador_nios2_qsys_0.v(2458) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2458 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107430 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_oci_im processador_nios2_qsys_0.v(2526) " "Ignored design unit \"processador_nios2_qsys_0_nios2_oci_im\" at processador_nios2_qsys_0.v(2526) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2526 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107430 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processador_nios2_qsys_0_nios2_performance_monitors processador_nios2_qsys_0.v(2642) " "Ignored design unit \"processador_nios2_qsys_0_nios2_performance_monitors\" at processador_nios2_qsys_0.v(2642) due to previous errors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2642 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1533061107430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107430 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_nios2_qsys_0_jtag_debug_module_sysclk processador_nios2_qsys_0_jtag_debug_module_sysclk.v(21) " "Verilog HDL error at processador_nios2_qsys_0_jtag_debug_module_sysclk.v(21): module \"processador_nios2_qsys_0_jtag_debug_module_sysclk\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107430 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_nios2_qsys_0_jtag_debug_module_sysclk processador_nios2_qsys_0_jtag_debug_module_sysclk.v(21) " "HDL info at processador_nios2_qsys_0_jtag_debug_module_sysclk.v(21): see declaration for object \"processador_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107430 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_nios2_qsys_0_jtag_debug_module_tck processador_nios2_qsys_0_jtag_debug_module_tck.v(21) " "Verilog HDL error at processador_nios2_qsys_0_jtag_debug_module_tck.v(21): module \"processador_nios2_qsys_0_jtag_debug_module_tck\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_nios2_qsys_0_jtag_debug_module_tck processador_nios2_qsys_0_jtag_debug_module_tck.v(21) " "HDL info at processador_nios2_qsys_0_jtag_debug_module_tck.v(21): see declaration for object \"processador_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_nios2_qsys_0_jtag_debug_module_wrapper processador_nios2_qsys_0_jtag_debug_module_wrapper.v(21) " "Verilog HDL error at processador_nios2_qsys_0_jtag_debug_module_wrapper.v(21): module \"processador_nios2_qsys_0_jtag_debug_module_wrapper\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_nios2_qsys_0_jtag_debug_module_wrapper processador_nios2_qsys_0_jtag_debug_module_wrapper.v(21) " "HDL info at processador_nios2_qsys_0_jtag_debug_module_wrapper.v(21): see declaration for object \"processador_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_nios2_qsys_0_oci_test_bench processador_nios2_qsys_0_oci_test_bench.v(21) " "Verilog HDL error at processador_nios2_qsys_0_oci_test_bench.v(21): module \"processador_nios2_qsys_0_oci_test_bench\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_nios2_qsys_0_oci_test_bench processador_nios2_qsys_0_oci_test_bench.v(21) " "HDL info at processador_nios2_qsys_0_oci_test_bench.v(21): see declaration for object \"processador_nios2_qsys_0_oci_test_bench\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_nios2_qsys_0_test_bench processador_nios2_qsys_0_test_bench.v(21) " "Verilog HDL error at processador_nios2_qsys_0_test_bench.v(21): module \"processador_nios2_qsys_0_test_bench\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_nios2_qsys_0_test_bench processador_nios2_qsys_0_test_bench.v(21) " "HDL info at processador_nios2_qsys_0_test_bench.v(21): see declaration for object \"processador_nios2_qsys_0_test_bench\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processador_onchip_memory2_0 processador_onchip_memory2_0.v(21) " "Verilog HDL error at processador_onchip_memory2_0.v(21): module \"processador_onchip_memory2_0\" cannot be declared more than once" {  } { { "db/ip/processador/submodules/processador_onchip_memory2_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/db/ip/processador/submodules/processador_onchip_memory2_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processador_onchip_memory2_0 processador_onchip_memory2_0.v(21) " "HDL info at processador_onchip_memory2_0.v(21): see declaration for object \"processador_onchip_memory2_0\"" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "C:/Deletar/TesteMonitor/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processador/submodules/processador_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533061107446 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Deletar/TesteMonitor/NovoQuartusZero/output_files/NovoQuartus.map.smsg " "Generated suppressed messages file C:/Deletar/TesteMonitor/NovoQuartusZero/output_files/NovoQuartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533061107524 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 61 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 61 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533061107602 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 31 15:18:27 2018 " "Processing ended: Tue Jul 31 15:18:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533061107602 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533061107602 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533061107602 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533061107602 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 63 s 1  " "Quartus II Full Compilation was unsuccessful. 63 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533061108195 ""}
