
STM32G0_encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001774  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08001830  08001830  00011830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001890  08001890  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001890  08001890  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001890  08001890  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001890  08001890  00011890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001894  08001894  00011894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001898  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  2000000c  080018a4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d0  080018a4  000200d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000eade  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002118  00000000  00000000  0002eb55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00006da6  00000000  00000000  00030c6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000bc8  00000000  00000000  00037a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000992  00000000  00000000  000385e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001d083  00000000  00000000  00038f72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00010c2f  00000000  00000000  00055ff5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000bb759  00000000  00000000  00066c24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00001d4c  00000000  00000000  00122380  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  001240cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08001818 	.word	0x08001818

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08001818 	.word	0x08001818

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800021c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800021e:	46c6      	mov	lr, r8
 8000220:	b500      	push	{lr}
 8000222:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000224:	2214      	movs	r2, #20
 8000226:	2100      	movs	r1, #0
 8000228:	a803      	add	r0, sp, #12
 800022a:	f001 fac9 	bl	80017c0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800022e:	4b28      	ldr	r3, [pc, #160]	; (80002d0 <MX_GPIO_Init+0xb4>)
 8000230:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000232:	2204      	movs	r2, #4
 8000234:	4311      	orrs	r1, r2
 8000236:	6359      	str	r1, [r3, #52]	; 0x34
 8000238:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800023a:	400a      	ands	r2, r1
 800023c:	9200      	str	r2, [sp, #0]
 800023e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000240:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000242:	2501      	movs	r5, #1
 8000244:	432a      	orrs	r2, r5
 8000246:	635a      	str	r2, [r3, #52]	; 0x34
 8000248:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800024a:	402a      	ands	r2, r5
 800024c:	9201      	str	r2, [sp, #4]
 800024e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000250:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000252:	2202      	movs	r2, #2
 8000254:	4311      	orrs	r1, r2
 8000256:	6359      	str	r1, [r3, #52]	; 0x34
 8000258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800025a:	401a      	ands	r2, r3
 800025c:	9202      	str	r2, [sp, #8]
 800025e:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DB_OUT_GPIO_Port, DB_OUT_Pin, GPIO_PIN_RESET);
 8000260:	4b1c      	ldr	r3, [pc, #112]	; (80002d4 <MX_GPIO_Init+0xb8>)
 8000262:	4698      	mov	r8, r3
 8000264:	2200      	movs	r2, #0
 8000266:	2140      	movs	r1, #64	; 0x40
 8000268:	0018      	movs	r0, r3
 800026a:	f000 fb2d 	bl	80008c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VCC_OUT_GPIO_Port, VCC_OUT_Pin, GPIO_PIN_SET);
 800026e:	2780      	movs	r7, #128	; 0x80
 8000270:	00ff      	lsls	r7, r7, #3
 8000272:	4e19      	ldr	r6, [pc, #100]	; (80002d8 <MX_GPIO_Init+0xbc>)
 8000274:	2201      	movs	r2, #1
 8000276:	0039      	movs	r1, r7
 8000278:	0030      	movs	r0, r6
 800027a:	f000 fb25 	bl	80008c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800027e:	2308      	movs	r3, #8
 8000280:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000282:	2388      	movs	r3, #136	; 0x88
 8000284:	035b      	lsls	r3, r3, #13
 8000286:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000288:	2400      	movs	r4, #0
 800028a:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800028c:	a903      	add	r1, sp, #12
 800028e:	0030      	movs	r0, r6
 8000290:	f000 fa5a 	bl	8000748 <HAL_GPIO_Init>

  /*Configure GPIO pin : DB_OUT_Pin */
  GPIO_InitStruct.Pin = DB_OUT_Pin;
 8000294:	2340      	movs	r3, #64	; 0x40
 8000296:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000298:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800029a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800029c:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(DB_OUT_GPIO_Port, &GPIO_InitStruct);
 800029e:	a903      	add	r1, sp, #12
 80002a0:	4640      	mov	r0, r8
 80002a2:	f000 fa51 	bl	8000748 <HAL_GPIO_Init>

  /*Configure GPIO pin : VCC_OUT_Pin */
  GPIO_InitStruct.Pin = VCC_OUT_Pin;
 80002a6:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002a8:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002aa:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002ac:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(VCC_OUT_GPIO_Port, &GPIO_InitStruct);
 80002ae:	a903      	add	r1, sp, #12
 80002b0:	0030      	movs	r0, r6
 80002b2:	f000 fa49 	bl	8000748 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80002b6:	2200      	movs	r2, #0
 80002b8:	2100      	movs	r1, #0
 80002ba:	2006      	movs	r0, #6
 80002bc:	f000 fa08 	bl	80006d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80002c0:	2006      	movs	r0, #6
 80002c2:	f000 fa35 	bl	8000730 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002c6:	b008      	add	sp, #32
 80002c8:	bc80      	pop	{r7}
 80002ca:	46b8      	mov	r8, r7
 80002cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ce:	46c0      	nop			; (mov r8, r8)
 80002d0:	40021000 	.word	0x40021000
 80002d4:	50000400 	.word	0x50000400
 80002d8:	50000800 	.word	0x50000800

080002dc <MX_TIM7_Init>:
{
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	b087      	sub	sp, #28
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80002e0:	ad01      	add	r5, sp, #4
 80002e2:	2214      	movs	r2, #20
 80002e4:	2100      	movs	r1, #0
 80002e6:	0028      	movs	r0, r5
 80002e8:	f001 fa6a 	bl	80017c0 <memset>
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 80002ec:	4a15      	ldr	r2, [pc, #84]	; (8000344 <MX_TIM7_Init+0x68>)
 80002ee:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80002f0:	2320      	movs	r3, #32
 80002f2:	4319      	orrs	r1, r3
 80002f4:	63d1      	str	r1, [r2, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 80002f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80002f8:	4013      	ands	r3, r2
 80002fa:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80002fc:	9b00      	ldr	r3, [sp, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002fe:	4b12      	ldr	r3, [pc, #72]	; (8000348 <MX_TIM7_Init+0x6c>)
 8000300:	21c4      	movs	r1, #196	; 0xc4
 8000302:	0089      	lsls	r1, r1, #2
 8000304:	585a      	ldr	r2, [r3, r1]
 8000306:	4811      	ldr	r0, [pc, #68]	; (800034c <MX_TIM7_Init+0x70>)
 8000308:	4002      	ands	r2, r0
 800030a:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800030c:	2280      	movs	r2, #128	; 0x80
 800030e:	02d2      	lsls	r2, r2, #11
 8000310:	601a      	str	r2, [r3, #0]
  TIM_InitStruct.Prescaler = 63999;
 8000312:	4b0f      	ldr	r3, [pc, #60]	; (8000350 <MX_TIM7_Init+0x74>)
 8000314:	802b      	strh	r3, [r5, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000316:	2300      	movs	r3, #0
 8000318:	606b      	str	r3, [r5, #4]
  TIM_InitStruct.Autoreload = 100;
 800031a:	3364      	adds	r3, #100	; 0x64
 800031c:	60ab      	str	r3, [r5, #8]
  LL_TIM_Init(TIM7, &TIM_InitStruct);
 800031e:	4c0d      	ldr	r4, [pc, #52]	; (8000354 <MX_TIM7_Init+0x78>)
 8000320:	0029      	movs	r1, r5
 8000322:	0020      	movs	r0, r4
 8000324:	f001 f99e 	bl	8001664 <LL_TIM_Init>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000328:	6823      	ldr	r3, [r4, #0]
 800032a:	2280      	movs	r2, #128	; 0x80
 800032c:	4313      	orrs	r3, r2
 800032e:	6023      	str	r3, [r4, #0]
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000330:	6863      	ldr	r3, [r4, #4]
 8000332:	2170      	movs	r1, #112	; 0x70
 8000334:	438b      	bics	r3, r1
 8000336:	6063      	str	r3, [r4, #4]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000338:	68a3      	ldr	r3, [r4, #8]
 800033a:	4393      	bics	r3, r2
 800033c:	60a3      	str	r3, [r4, #8]
}
 800033e:	b007      	add	sp, #28
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	46c0      	nop			; (mov r8, r8)
 8000344:	40021000 	.word	0x40021000
 8000348:	e000e100 	.word	0xe000e100
 800034c:	ff00ffff 	.word	0xff00ffff
 8000350:	fffff9ff 	.word	0xfffff9ff
 8000354:	40001400 	.word	0x40001400

08000358 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000358:	b510      	push	{r4, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800035a:	6802      	ldr	r2, [r0, #0]
 800035c:	4b03      	ldr	r3, [pc, #12]	; (800036c <HAL_TIM_PeriodElapsedCallback+0x14>)
 800035e:	429a      	cmp	r2, r3
 8000360:	d000      	beq.n	8000364 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000362:	bd10      	pop	{r4, pc}
    HAL_IncTick();
 8000364:	f000 f984 	bl	8000670 <HAL_IncTick>
}
 8000368:	e7fb      	b.n	8000362 <HAL_TIM_PeriodElapsedCallback+0xa>
 800036a:	46c0      	nop			; (mov r8, r8)
 800036c:	40001000 	.word	0x40001000

08000370 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000370:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000372:	e7fe      	b.n	8000372 <Error_Handler+0x2>

08000374 <MX_TIM2_Init>:
{
 8000374:	b500      	push	{lr}
 8000376:	b08d      	sub	sp, #52	; 0x34
  TIM_Encoder_InitTypeDef sConfig = {0};
 8000378:	2224      	movs	r2, #36	; 0x24
 800037a:	2100      	movs	r1, #0
 800037c:	a803      	add	r0, sp, #12
 800037e:	f001 fa1f 	bl	80017c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000382:	220c      	movs	r2, #12
 8000384:	2100      	movs	r1, #0
 8000386:	4668      	mov	r0, sp
 8000388:	f001 fa1a 	bl	80017c0 <memset>
  htim2.Instance = TIM2;
 800038c:	4813      	ldr	r0, [pc, #76]	; (80003dc <MX_TIM2_Init+0x68>)
 800038e:	2380      	movs	r3, #128	; 0x80
 8000390:	05db      	lsls	r3, r3, #23
 8000392:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 0;
 8000394:	2300      	movs	r3, #0
 8000396:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000398:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 65535;
 800039a:	4a11      	ldr	r2, [pc, #68]	; (80003e0 <MX_TIM2_Init+0x6c>)
 800039c:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800039e:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80003a0:	3380      	adds	r3, #128	; 0x80
 80003a2:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80003a4:	3b7d      	subs	r3, #125	; 0x7d
 80003a6:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80003a8:	2201      	movs	r2, #1
 80003aa:	9205      	str	r2, [sp, #20]
  sConfig.IC1Filter = 10;
 80003ac:	3307      	adds	r3, #7
 80003ae:	9307      	str	r3, [sp, #28]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80003b0:	9209      	str	r2, [sp, #36]	; 0x24
  sConfig.IC2Filter = 10;
 80003b2:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80003b4:	a903      	add	r1, sp, #12
 80003b6:	f001 f83b 	bl	8001430 <HAL_TIM_Encoder_Init>
 80003ba:	2800      	cmp	r0, #0
 80003bc:	d10a      	bne.n	80003d4 <MX_TIM2_Init+0x60>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003be:	2300      	movs	r3, #0
 80003c0:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003c2:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003c4:	4805      	ldr	r0, [pc, #20]	; (80003dc <MX_TIM2_Init+0x68>)
 80003c6:	4669      	mov	r1, sp
 80003c8:	f001 f902 	bl	80015d0 <HAL_TIMEx_MasterConfigSynchronization>
 80003cc:	2800      	cmp	r0, #0
 80003ce:	d103      	bne.n	80003d8 <MX_TIM2_Init+0x64>
}
 80003d0:	b00d      	add	sp, #52	; 0x34
 80003d2:	bd00      	pop	{pc}
    Error_Handler();
 80003d4:	f7ff ffcc 	bl	8000370 <Error_Handler>
    Error_Handler();
 80003d8:	f7ff ffca 	bl	8000370 <Error_Handler>
 80003dc:	20000028 	.word	0x20000028
 80003e0:	0000ffff 	.word	0x0000ffff

080003e4 <SystemClock_Config>:
{
 80003e4:	b500      	push	{lr}
 80003e6:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003e8:	223c      	movs	r2, #60	; 0x3c
 80003ea:	2100      	movs	r1, #0
 80003ec:	a805      	add	r0, sp, #20
 80003ee:	f001 f9e7 	bl	80017c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003f2:	2210      	movs	r2, #16
 80003f4:	2100      	movs	r1, #0
 80003f6:	a801      	add	r0, sp, #4
 80003f8:	f001 f9e2 	bl	80017c0 <memset>
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003fc:	2080      	movs	r0, #128	; 0x80
 80003fe:	0080      	lsls	r0, r0, #2
 8000400:	f000 fa82 	bl	8000908 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000404:	2302      	movs	r3, #2
 8000406:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000408:	2280      	movs	r2, #128	; 0x80
 800040a:	0052      	lsls	r2, r2, #1
 800040c:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800040e:	2200      	movs	r2, #0
 8000410:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000412:	2140      	movs	r1, #64	; 0x40
 8000414:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000416:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000418:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800041a:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 800041c:	3306      	adds	r3, #6
 800041e:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000420:	2380      	movs	r3, #128	; 0x80
 8000422:	029b      	lsls	r3, r3, #10
 8000424:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000426:	2380      	movs	r3, #128	; 0x80
 8000428:	049b      	lsls	r3, r3, #18
 800042a:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800042c:	2380      	movs	r3, #128	; 0x80
 800042e:	059b      	lsls	r3, r3, #22
 8000430:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000432:	a805      	add	r0, sp, #20
 8000434:	f000 fa92 	bl	800095c <HAL_RCC_OscConfig>
 8000438:	2800      	cmp	r0, #0
 800043a:	d10e      	bne.n	800045a <SystemClock_Config+0x76>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800043c:	2307      	movs	r3, #7
 800043e:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000440:	3b05      	subs	r3, #5
 8000442:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000444:	2300      	movs	r3, #0
 8000446:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000448:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800044a:	2102      	movs	r1, #2
 800044c:	a801      	add	r0, sp, #4
 800044e:	f000 fd6d 	bl	8000f2c <HAL_RCC_ClockConfig>
 8000452:	2800      	cmp	r0, #0
 8000454:	d103      	bne.n	800045e <SystemClock_Config+0x7a>
}
 8000456:	b015      	add	sp, #84	; 0x54
 8000458:	bd00      	pop	{pc}
    Error_Handler();
 800045a:	f7ff ff89 	bl	8000370 <Error_Handler>
    Error_Handler();
 800045e:	f7ff ff87 	bl	8000370 <Error_Handler>
	...

08000464 <main>:
{
 8000464:	b510      	push	{r4, lr}
  HAL_Init();
 8000466:	f000 f8ef 	bl	8000648 <HAL_Init>
  SystemClock_Config();
 800046a:	f7ff ffbb 	bl	80003e4 <SystemClock_Config>
  MX_GPIO_Init();
 800046e:	f7ff fed5 	bl	800021c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000472:	f7ff ff7f 	bl	8000374 <MX_TIM2_Init>
  MX_TIM7_Init();
 8000476:	f7ff ff31 	bl	80002dc <MX_TIM7_Init>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800047a:	4804      	ldr	r0, [pc, #16]	; (800048c <main+0x28>)
 800047c:	213c      	movs	r1, #60	; 0x3c
 800047e:	f001 f842 	bl	8001506 <HAL_TIM_Encoder_Start>
  app_encoder_init();
 8000482:	f001 f947 	bl	8001714 <app_encoder_init>
	  app_encoder_loop();
 8000486:	f001 f951 	bl	800172c <app_encoder_loop>
  while (1)
 800048a:	e7fc      	b.n	8000486 <main+0x22>
 800048c:	20000028 	.word	0x20000028

08000490 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000490:	b500      	push	{lr}
 8000492:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000494:	4b0b      	ldr	r3, [pc, #44]	; (80004c4 <HAL_MspInit+0x34>)
 8000496:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8000498:	2201      	movs	r2, #1
 800049a:	4311      	orrs	r1, r2
 800049c:	6419      	str	r1, [r3, #64]	; 0x40
 800049e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80004a0:	400a      	ands	r2, r1
 80004a2:	9200      	str	r2, [sp, #0]
 80004a4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004a8:	2180      	movs	r1, #128	; 0x80
 80004aa:	0549      	lsls	r1, r1, #21
 80004ac:	430a      	orrs	r2, r1
 80004ae:	63da      	str	r2, [r3, #60]	; 0x3c
 80004b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80004b2:	400b      	ands	r3, r1
 80004b4:	9301      	str	r3, [sp, #4]
 80004b6:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80004b8:	20c0      	movs	r0, #192	; 0xc0
 80004ba:	00c0      	lsls	r0, r0, #3
 80004bc:	f000 f8fc 	bl	80006b8 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004c0:	b003      	add	sp, #12
 80004c2:	bd00      	pop	{pc}
 80004c4:	40021000 	.word	0x40021000

080004c8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80004c8:	b510      	push	{r4, lr}
 80004ca:	b088      	sub	sp, #32
 80004cc:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ce:	2214      	movs	r2, #20
 80004d0:	2100      	movs	r1, #0
 80004d2:	a803      	add	r0, sp, #12
 80004d4:	f001 f974 	bl	80017c0 <memset>
  if(htim_encoder->Instance==TIM2)
 80004d8:	6822      	ldr	r2, [r4, #0]
 80004da:	2380      	movs	r3, #128	; 0x80
 80004dc:	05db      	lsls	r3, r3, #23
 80004de:	429a      	cmp	r2, r3
 80004e0:	d001      	beq.n	80004e6 <HAL_TIM_Encoder_MspInit+0x1e>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80004e2:	b008      	add	sp, #32
 80004e4:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 80004e6:	4a0d      	ldr	r2, [pc, #52]	; (800051c <HAL_TIM_Encoder_MspInit+0x54>)
 80004e8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80004ea:	2301      	movs	r3, #1
 80004ec:	4319      	orrs	r1, r3
 80004ee:	63d1      	str	r1, [r2, #60]	; 0x3c
 80004f0:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80004f2:	4019      	ands	r1, r3
 80004f4:	9101      	str	r1, [sp, #4]
 80004f6:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f8:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80004fa:	4319      	orrs	r1, r3
 80004fc:	6351      	str	r1, [r2, #52]	; 0x34
 80004fe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000500:	4013      	ands	r3, r2
 8000502:	9302      	str	r3, [sp, #8]
 8000504:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000506:	2303      	movs	r3, #3
 8000508:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800050a:	3b01      	subs	r3, #1
 800050c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800050e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000510:	20a0      	movs	r0, #160	; 0xa0
 8000512:	a903      	add	r1, sp, #12
 8000514:	05c0      	lsls	r0, r0, #23
 8000516:	f000 f917 	bl	8000748 <HAL_GPIO_Init>
}
 800051a:	e7e2      	b.n	80004e2 <HAL_TIM_Encoder_MspInit+0x1a>
 800051c:	40021000 	.word	0x40021000

08000520 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	b087      	sub	sp, #28
 8000524:	0005      	movs	r5, r0
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000526:	4a20      	ldr	r2, [pc, #128]	; (80005a8 <HAL_InitTick+0x88>)
 8000528:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800052a:	2310      	movs	r3, #16
 800052c:	4319      	orrs	r1, r3
 800052e:	63d1      	str	r1, [r2, #60]	; 0x3c
 8000530:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8000532:	4013      	ands	r3, r2
 8000534:	9300      	str	r3, [sp, #0]
 8000536:	9b00      	ldr	r3, [sp, #0]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000538:	a901      	add	r1, sp, #4
 800053a:	a802      	add	r0, sp, #8
 800053c:	f000 fdd6 	bl	80010ec <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000540:	9b05      	ldr	r3, [sp, #20]
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000542:	2b00      	cmp	r3, #0
 8000544:	d117      	bne.n	8000576 <HAL_InitTick+0x56>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000546:	f000 fdbd 	bl	80010c4 <HAL_RCC_GetPCLK1Freq>
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800054a:	4918      	ldr	r1, [pc, #96]	; (80005ac <HAL_InitTick+0x8c>)
 800054c:	f7ff fdda 	bl	8000104 <__udivsi3>
 8000550:	1e42      	subs	r2, r0, #1

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000552:	4b17      	ldr	r3, [pc, #92]	; (80005b0 <HAL_InitTick+0x90>)
 8000554:	4917      	ldr	r1, [pc, #92]	; (80005b4 <HAL_InitTick+0x94>)
 8000556:	0018      	movs	r0, r3
 8000558:	6019      	str	r1, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800055a:	4b17      	ldr	r3, [pc, #92]	; (80005b8 <HAL_InitTick+0x98>)
 800055c:	60c3      	str	r3, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800055e:	6042      	str	r2, [r0, #4]
  htim6.Init.ClockDivision = 0;
 8000560:	2300      	movs	r3, #0
 8000562:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000564:	6083      	str	r3, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000566:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000568:	f000 ff32 	bl	80013d0 <HAL_TIM_Base_Init>
 800056c:	1e04      	subs	r4, r0, #0
  if (status == HAL_OK)
 800056e:	d006      	beq.n	800057e <HAL_InitTick+0x5e>
    }
  }

 /* Return function status */
  return status;
}
 8000570:	0020      	movs	r0, r4
 8000572:	b007      	add	sp, #28
 8000574:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000576:	f000 fda5 	bl	80010c4 <HAL_RCC_GetPCLK1Freq>
 800057a:	0040      	lsls	r0, r0, #1
 800057c:	e7e5      	b.n	800054a <HAL_InitTick+0x2a>
    status = HAL_TIM_Base_Start_IT(&htim6);
 800057e:	480c      	ldr	r0, [pc, #48]	; (80005b0 <HAL_InitTick+0x90>)
 8000580:	f000 fdd0 	bl	8001124 <HAL_TIM_Base_Start_IT>
 8000584:	1e04      	subs	r4, r0, #0
    if (status == HAL_OK)
 8000586:	d1f3      	bne.n	8000570 <HAL_InitTick+0x50>
        HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8000588:	2011      	movs	r0, #17
 800058a:	f000 f8d1 	bl	8000730 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800058e:	2d03      	cmp	r5, #3
 8000590:	d901      	bls.n	8000596 <HAL_InitTick+0x76>
        status = HAL_ERROR;
 8000592:	2401      	movs	r4, #1
 8000594:	e7ec      	b.n	8000570 <HAL_InitTick+0x50>
        HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, TickPriority, 0U);
 8000596:	2200      	movs	r2, #0
 8000598:	0029      	movs	r1, r5
 800059a:	2011      	movs	r0, #17
 800059c:	f000 f898 	bl	80006d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005a0:	4b06      	ldr	r3, [pc, #24]	; (80005bc <HAL_InitTick+0x9c>)
 80005a2:	601d      	str	r5, [r3, #0]
 80005a4:	e7e4      	b.n	8000570 <HAL_InitTick+0x50>
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	40021000 	.word	0x40021000
 80005ac:	000f4240 	.word	0x000f4240
 80005b0:	20000074 	.word	0x20000074
 80005b4:	40001000 	.word	0x40001000
 80005b8:	000003e7 	.word	0x000003e7
 80005bc:	20000008 	.word	0x20000008

080005c0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005c0:	e7fe      	b.n	80005c0 <NMI_Handler>

080005c2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005c2:	e7fe      	b.n	80005c2 <HardFault_Handler>

080005c4 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80005c4:	4770      	bx	lr

080005c6 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005c6:	4770      	bx	lr

080005c8 <SysTick_Handler>:
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005c8:	4770      	bx	lr

080005ca <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80005ca:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */
  button_isr(); //button (press) interrupt routine
 80005cc:	f001 f8c6 	bl	800175c <button_isr>
  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80005d0:	2008      	movs	r0, #8
 80005d2:	f000 f981 	bl	80008d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80005d6:	bd10      	pop	{r4, pc}

080005d8 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 80005d8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80005da:	4802      	ldr	r0, [pc, #8]	; (80005e4 <TIM6_DAC_LPTIM1_IRQHandler+0xc>)
 80005dc:	f000 fde8 	bl	80011b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 80005e0:	bd10      	pop	{r4, pc}
 80005e2:	46c0      	nop			; (mov r8, r8)
 80005e4:	20000074 	.word	0x20000074

080005e8 <TIM7_LPTIM2_IRQHandler>:

/**
  * @brief This function handles TIM7 and LPTIM2 global Interrupt.
  */
void TIM7_LPTIM2_IRQHandler(void)
{
 80005e8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 0 */
	button_timer_isr();
 80005ea:	f001 f8db 	bl	80017a4 <button_timer_isr>
  /* USER CODE END TIM7_LPTIM2_IRQn 0 */

  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 1 */

  /* USER CODE END TIM7_LPTIM2_IRQn 1 */
}
 80005ee:	bd10      	pop	{r4, pc}

080005f0 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005f0:	4770      	bx	lr
	...

080005f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005f4:	480d      	ldr	r0, [pc, #52]	; (800062c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005f6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80005f8:	f7ff fffa 	bl	80005f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005fc:	480c      	ldr	r0, [pc, #48]	; (8000630 <LoopForever+0x6>)
  ldr r1, =_edata
 80005fe:	490d      	ldr	r1, [pc, #52]	; (8000634 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000600:	4a0d      	ldr	r2, [pc, #52]	; (8000638 <LoopForever+0xe>)
  movs r3, #0
 8000602:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000604:	e002      	b.n	800060c <LoopCopyDataInit>

08000606 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000606:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000608:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800060a:	3304      	adds	r3, #4

0800060c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800060c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800060e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000610:	d3f9      	bcc.n	8000606 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000612:	4a0a      	ldr	r2, [pc, #40]	; (800063c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000614:	4c0a      	ldr	r4, [pc, #40]	; (8000640 <LoopForever+0x16>)
  movs r3, #0
 8000616:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000618:	e001      	b.n	800061e <LoopFillZerobss>

0800061a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800061a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800061c:	3204      	adds	r2, #4

0800061e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800061e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000620:	d3fb      	bcc.n	800061a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000622:	f001 f8d5 	bl	80017d0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000626:	f7ff ff1d 	bl	8000464 <main>

0800062a <LoopForever>:

LoopForever:
  b LoopForever
 800062a:	e7fe      	b.n	800062a <LoopForever>
  ldr   r0, =_estack
 800062c:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000630:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000634:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000638:	08001898 	.word	0x08001898
  ldr r2, =_sbss
 800063c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000640:	200000d0 	.word	0x200000d0

08000644 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000644:	e7fe      	b.n	8000644 <ADC1_COMP_IRQHandler>
	...

08000648 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000648:	b510      	push	{r4, lr}
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800064a:	4a08      	ldr	r2, [pc, #32]	; (800066c <HAL_Init+0x24>)
 800064c:	6811      	ldr	r1, [r2, #0]
 800064e:	2380      	movs	r3, #128	; 0x80
 8000650:	005b      	lsls	r3, r3, #1
 8000652:	430b      	orrs	r3, r1
 8000654:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000656:	2003      	movs	r0, #3
 8000658:	f7ff ff62 	bl	8000520 <HAL_InitTick>
 800065c:	1e04      	subs	r4, r0, #0
 800065e:	d002      	beq.n	8000666 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000660:	2401      	movs	r4, #1
  HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 8000662:	0020      	movs	r0, r4
 8000664:	bd10      	pop	{r4, pc}
  HAL_MspInit();
 8000666:	f7ff ff13 	bl	8000490 <HAL_MspInit>
 800066a:	e7fa      	b.n	8000662 <HAL_Init+0x1a>
 800066c:	40022000 	.word	0x40022000

08000670 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000670:	4b03      	ldr	r3, [pc, #12]	; (8000680 <HAL_IncTick+0x10>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	4a03      	ldr	r2, [pc, #12]	; (8000684 <HAL_IncTick+0x14>)
 8000676:	6811      	ldr	r1, [r2, #0]
 8000678:	185b      	adds	r3, r3, r1
 800067a:	6013      	str	r3, [r2, #0]
}
 800067c:	4770      	bx	lr
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	20000004 	.word	0x20000004
 8000684:	200000c0 	.word	0x200000c0

08000688 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000688:	4b01      	ldr	r3, [pc, #4]	; (8000690 <HAL_GetTick+0x8>)
 800068a:	6818      	ldr	r0, [r3, #0]
}
 800068c:	4770      	bx	lr
 800068e:	46c0      	nop			; (mov r8, r8)
 8000690:	200000c0 	.word	0x200000c0

08000694 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000694:	b570      	push	{r4, r5, r6, lr}
 8000696:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000698:	f7ff fff6 	bl	8000688 <HAL_GetTick>
 800069c:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800069e:	1c63      	adds	r3, r4, #1
 80006a0:	d002      	beq.n	80006a8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80006a2:	4b04      	ldr	r3, [pc, #16]	; (80006b4 <HAL_Delay+0x20>)
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006a8:	f7ff ffee 	bl	8000688 <HAL_GetTick>
 80006ac:	1b40      	subs	r0, r0, r5
 80006ae:	42a0      	cmp	r0, r4
 80006b0:	d3fa      	bcc.n	80006a8 <HAL_Delay+0x14>
  {
  }
}
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	20000004 	.word	0x20000004

080006b8 <HAL_SYSCFG_StrobeDBattpinsConfig>:
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80006b8:	4a03      	ldr	r2, [pc, #12]	; (80006c8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x10>)
 80006ba:	6813      	ldr	r3, [r2, #0]
 80006bc:	4903      	ldr	r1, [pc, #12]	; (80006cc <HAL_SYSCFG_StrobeDBattpinsConfig+0x14>)
 80006be:	400b      	ands	r3, r1
 80006c0:	4303      	orrs	r3, r0
 80006c2:	6013      	str	r3, [r2, #0]
}
 80006c4:	4770      	bx	lr
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	40010000 	.word	0x40010000
 80006cc:	fffff9ff 	.word	0xfffff9ff

080006d0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006d0:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 80006d2:	2800      	cmp	r0, #0
 80006d4:	db11      	blt.n	80006fa <HAL_NVIC_SetPriority+0x2a>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006d6:	0883      	lsrs	r3, r0, #2
 80006d8:	4d13      	ldr	r5, [pc, #76]	; (8000728 <HAL_NVIC_SetPriority+0x58>)
 80006da:	33c0      	adds	r3, #192	; 0xc0
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	595c      	ldr	r4, [r3, r5]
 80006e0:	2203      	movs	r2, #3
 80006e2:	4010      	ands	r0, r2
 80006e4:	00c0      	lsls	r0, r0, #3
 80006e6:	32fc      	adds	r2, #252	; 0xfc
 80006e8:	0016      	movs	r6, r2
 80006ea:	4086      	lsls	r6, r0
 80006ec:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006ee:	0189      	lsls	r1, r1, #6
 80006f0:	400a      	ands	r2, r1
 80006f2:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006f4:	4322      	orrs	r2, r4
 80006f6:	515a      	str	r2, [r3, r5]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 80006f8:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006fa:	230f      	movs	r3, #15
 80006fc:	4003      	ands	r3, r0
 80006fe:	3b08      	subs	r3, #8
 8000700:	089b      	lsrs	r3, r3, #2
 8000702:	3306      	adds	r3, #6
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	4a09      	ldr	r2, [pc, #36]	; (800072c <HAL_NVIC_SetPriority+0x5c>)
 8000708:	4694      	mov	ip, r2
 800070a:	4463      	add	r3, ip
 800070c:	685c      	ldr	r4, [r3, #4]
 800070e:	2203      	movs	r2, #3
 8000710:	4010      	ands	r0, r2
 8000712:	00c0      	lsls	r0, r0, #3
 8000714:	32fc      	adds	r2, #252	; 0xfc
 8000716:	0015      	movs	r5, r2
 8000718:	4085      	lsls	r5, r0
 800071a:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800071c:	0189      	lsls	r1, r1, #6
 800071e:	400a      	ands	r2, r1
 8000720:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000722:	4322      	orrs	r2, r4
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	e7e7      	b.n	80006f8 <HAL_NVIC_SetPriority+0x28>
 8000728:	e000e100 	.word	0xe000e100
 800072c:	e000ed00 	.word	0xe000ed00

08000730 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000730:	2800      	cmp	r0, #0
 8000732:	db05      	blt.n	8000740 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000734:	231f      	movs	r3, #31
 8000736:	4018      	ands	r0, r3
 8000738:	3b1e      	subs	r3, #30
 800073a:	4083      	lsls	r3, r0
 800073c:	4a01      	ldr	r2, [pc, #4]	; (8000744 <HAL_NVIC_EnableIRQ+0x14>)
 800073e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000740:	4770      	bx	lr
 8000742:	46c0      	nop			; (mov r8, r8)
 8000744:	e000e100 	.word	0xe000e100

08000748 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000748:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00u;
 800074a:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800074c:	e059      	b.n	8000802 <HAL_GPIO_Init+0xba>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800074e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000750:	005f      	lsls	r7, r3, #1
 8000752:	2403      	movs	r4, #3
 8000754:	40bc      	lsls	r4, r7
 8000756:	43a6      	bics	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000758:	68cc      	ldr	r4, [r1, #12]
 800075a:	40bc      	lsls	r4, r7
 800075c:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 800075e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000760:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000762:	4394      	bics	r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000764:	684e      	ldr	r6, [r1, #4]
 8000766:	0936      	lsrs	r6, r6, #4
 8000768:	2201      	movs	r2, #1
 800076a:	4032      	ands	r2, r6
 800076c:	409a      	lsls	r2, r3
 800076e:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000770:	6042      	str	r2, [r0, #4]
 8000772:	e056      	b.n	8000822 <HAL_GPIO_Init+0xda>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000774:	08de      	lsrs	r6, r3, #3
 8000776:	3608      	adds	r6, #8
 8000778:	00b6      	lsls	r6, r6, #2
 800077a:	5837      	ldr	r7, [r6, r0]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800077c:	3205      	adds	r2, #5
 800077e:	401a      	ands	r2, r3
 8000780:	0092      	lsls	r2, r2, #2
 8000782:	240f      	movs	r4, #15
 8000784:	4094      	lsls	r4, r2
 8000786:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000788:	690c      	ldr	r4, [r1, #16]
 800078a:	4094      	lsls	r4, r2
 800078c:	0022      	movs	r2, r4
 800078e:	433a      	orrs	r2, r7
        GPIOx->AFR[position >> 3u] = temp;
 8000790:	5032      	str	r2, [r6, r0]
 8000792:	e059      	b.n	8000848 <HAL_GPIO_Init+0x100>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000794:	2604      	movs	r6, #4
 8000796:	e000      	b.n	800079a <HAL_GPIO_Init+0x52>
 8000798:	2600      	movs	r6, #0
 800079a:	40a6      	lsls	r6, r4
 800079c:	0034      	movs	r4, r6
 800079e:	433c      	orrs	r4, r7
        EXTI->EXTICR[position >> 2u] = temp;
 80007a0:	4e44      	ldr	r6, [pc, #272]	; (80008b4 <HAL_GPIO_Init+0x16c>)
 80007a2:	3218      	adds	r2, #24
 80007a4:	0092      	lsls	r2, r2, #2
 80007a6:	5194      	str	r4, [r2, r6]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80007a8:	6837      	ldr	r7, [r6, #0]
        temp &= ~(iocurrent);
 80007aa:	43ea      	mvns	r2, r5
 80007ac:	003e      	movs	r6, r7
 80007ae:	43ae      	bics	r6, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80007b0:	684c      	ldr	r4, [r1, #4]
 80007b2:	02e4      	lsls	r4, r4, #11
 80007b4:	d501      	bpl.n	80007ba <HAL_GPIO_Init+0x72>
        {
          temp |= iocurrent;
 80007b6:	003e      	movs	r6, r7
 80007b8:	432e      	orrs	r6, r5
        }
        EXTI->RTSR1 = temp;
 80007ba:	4c3e      	ldr	r4, [pc, #248]	; (80008b4 <HAL_GPIO_Init+0x16c>)
 80007bc:	6026      	str	r6, [r4, #0]

        temp = EXTI->FTSR1;
 80007be:	6867      	ldr	r7, [r4, #4]
        temp &= ~(iocurrent);
 80007c0:	003e      	movs	r6, r7
 80007c2:	4016      	ands	r6, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80007c4:	684c      	ldr	r4, [r1, #4]
 80007c6:	02a4      	lsls	r4, r4, #10
 80007c8:	d501      	bpl.n	80007ce <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 80007ca:	003e      	movs	r6, r7
 80007cc:	432e      	orrs	r6, r5
        }
        EXTI->FTSR1 = temp;
 80007ce:	4c39      	ldr	r4, [pc, #228]	; (80008b4 <HAL_GPIO_Init+0x16c>)
 80007d0:	6066      	str	r6, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80007d2:	2684      	movs	r6, #132	; 0x84
 80007d4:	59a7      	ldr	r7, [r4, r6]
        temp &= ~(iocurrent);
 80007d6:	003e      	movs	r6, r7
 80007d8:	4016      	ands	r6, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80007da:	684c      	ldr	r4, [r1, #4]
 80007dc:	03a4      	lsls	r4, r4, #14
 80007de:	d501      	bpl.n	80007e4 <HAL_GPIO_Init+0x9c>
        {
          temp |= iocurrent;
 80007e0:	003e      	movs	r6, r7
 80007e2:	432e      	orrs	r6, r5
        }
        EXTI->EMR1 = temp;
 80007e4:	4c33      	ldr	r4, [pc, #204]	; (80008b4 <HAL_GPIO_Init+0x16c>)
 80007e6:	2784      	movs	r7, #132	; 0x84
 80007e8:	51e6      	str	r6, [r4, r7]

        temp = EXTI->IMR1;
 80007ea:	2680      	movs	r6, #128	; 0x80
 80007ec:	59a6      	ldr	r6, [r4, r6]
        temp &= ~(iocurrent);
 80007ee:	4032      	ands	r2, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80007f0:	684c      	ldr	r4, [r1, #4]
 80007f2:	03e4      	lsls	r4, r4, #15
 80007f4:	d501      	bpl.n	80007fa <HAL_GPIO_Init+0xb2>
        {
          temp |= iocurrent;
 80007f6:	002a      	movs	r2, r5
 80007f8:	4332      	orrs	r2, r6
        }
        EXTI->IMR1 = temp;
 80007fa:	4d2e      	ldr	r5, [pc, #184]	; (80008b4 <HAL_GPIO_Init+0x16c>)
 80007fc:	2480      	movs	r4, #128	; 0x80
 80007fe:	512a      	str	r2, [r5, r4]
      }
    }

    position++;
 8000800:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000802:	680c      	ldr	r4, [r1, #0]
 8000804:	0022      	movs	r2, r4
 8000806:	40da      	lsrs	r2, r3
 8000808:	d053      	beq.n	80008b2 <HAL_GPIO_Init+0x16a>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800080a:	2201      	movs	r2, #1
 800080c:	409a      	lsls	r2, r3
 800080e:	0025      	movs	r5, r4
 8000810:	4015      	ands	r5, r2
    if (iocurrent != 0x00u)
 8000812:	4214      	tst	r4, r2
 8000814:	d0f4      	beq.n	8000800 <HAL_GPIO_Init+0xb8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000816:	684e      	ldr	r6, [r1, #4]
 8000818:	2403      	movs	r4, #3
 800081a:	4034      	ands	r4, r6
 800081c:	3c01      	subs	r4, #1
 800081e:	2c01      	cmp	r4, #1
 8000820:	d995      	bls.n	800074e <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000822:	684c      	ldr	r4, [r1, #4]
 8000824:	2203      	movs	r2, #3
 8000826:	4022      	ands	r2, r4
 8000828:	2a03      	cmp	r2, #3
 800082a:	d008      	beq.n	800083e <HAL_GPIO_Init+0xf6>
        temp = GPIOx->PUPDR;
 800082c:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800082e:	005e      	lsls	r6, r3, #1
 8000830:	2203      	movs	r2, #3
 8000832:	40b2      	lsls	r2, r6
 8000834:	4394      	bics	r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000836:	688a      	ldr	r2, [r1, #8]
 8000838:	40b2      	lsls	r2, r6
 800083a:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 800083c:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800083e:	684c      	ldr	r4, [r1, #4]
 8000840:	2203      	movs	r2, #3
 8000842:	4022      	ands	r2, r4
 8000844:	2a02      	cmp	r2, #2
 8000846:	d095      	beq.n	8000774 <HAL_GPIO_Init+0x2c>
      temp = GPIOx->MODER;
 8000848:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800084a:	005e      	lsls	r6, r3, #1
 800084c:	2203      	movs	r2, #3
 800084e:	0017      	movs	r7, r2
 8000850:	40b7      	lsls	r7, r6
 8000852:	43bc      	bics	r4, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000854:	684f      	ldr	r7, [r1, #4]
 8000856:	403a      	ands	r2, r7
 8000858:	40b2      	lsls	r2, r6
 800085a:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 800085c:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800085e:	684c      	ldr	r4, [r1, #4]
 8000860:	22c0      	movs	r2, #192	; 0xc0
 8000862:	0292      	lsls	r2, r2, #10
 8000864:	4214      	tst	r4, r2
 8000866:	d0cb      	beq.n	8000800 <HAL_GPIO_Init+0xb8>
        temp = EXTI->EXTICR[position >> 2u];
 8000868:	089a      	lsrs	r2, r3, #2
 800086a:	0014      	movs	r4, r2
 800086c:	3418      	adds	r4, #24
 800086e:	00a4      	lsls	r4, r4, #2
 8000870:	4e10      	ldr	r6, [pc, #64]	; (80008b4 <HAL_GPIO_Init+0x16c>)
 8000872:	59a7      	ldr	r7, [r4, r6]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000874:	2403      	movs	r4, #3
 8000876:	401c      	ands	r4, r3
 8000878:	00e4      	lsls	r4, r4, #3
 800087a:	260f      	movs	r6, #15
 800087c:	40a6      	lsls	r6, r4
 800087e:	43b7      	bics	r7, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000880:	26a0      	movs	r6, #160	; 0xa0
 8000882:	05f6      	lsls	r6, r6, #23
 8000884:	42b0      	cmp	r0, r6
 8000886:	d087      	beq.n	8000798 <HAL_GPIO_Init+0x50>
 8000888:	4e0b      	ldr	r6, [pc, #44]	; (80008b8 <HAL_GPIO_Init+0x170>)
 800088a:	42b0      	cmp	r0, r6
 800088c:	d00b      	beq.n	80008a6 <HAL_GPIO_Init+0x15e>
 800088e:	4e0b      	ldr	r6, [pc, #44]	; (80008bc <HAL_GPIO_Init+0x174>)
 8000890:	42b0      	cmp	r0, r6
 8000892:	d00a      	beq.n	80008aa <HAL_GPIO_Init+0x162>
 8000894:	4e0a      	ldr	r6, [pc, #40]	; (80008c0 <HAL_GPIO_Init+0x178>)
 8000896:	42b0      	cmp	r0, r6
 8000898:	d009      	beq.n	80008ae <HAL_GPIO_Init+0x166>
 800089a:	4e0a      	ldr	r6, [pc, #40]	; (80008c4 <HAL_GPIO_Init+0x17c>)
 800089c:	42b0      	cmp	r0, r6
 800089e:	d100      	bne.n	80008a2 <HAL_GPIO_Init+0x15a>
 80008a0:	e778      	b.n	8000794 <HAL_GPIO_Init+0x4c>
 80008a2:	2605      	movs	r6, #5
 80008a4:	e779      	b.n	800079a <HAL_GPIO_Init+0x52>
 80008a6:	2601      	movs	r6, #1
 80008a8:	e777      	b.n	800079a <HAL_GPIO_Init+0x52>
 80008aa:	2602      	movs	r6, #2
 80008ac:	e775      	b.n	800079a <HAL_GPIO_Init+0x52>
 80008ae:	2603      	movs	r6, #3
 80008b0:	e773      	b.n	800079a <HAL_GPIO_Init+0x52>
  }
}
 80008b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008b4:	40021800 	.word	0x40021800
 80008b8:	50000400 	.word	0x50000400
 80008bc:	50000800 	.word	0x50000800
 80008c0:	50000c00 	.word	0x50000c00
 80008c4:	50001000 	.word	0x50001000

080008c8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80008c8:	2a00      	cmp	r2, #0
 80008ca:	d001      	beq.n	80008d0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80008cc:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80008ce:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80008d0:	6281      	str	r1, [r0, #40]	; 0x28
}
 80008d2:	e7fc      	b.n	80008ce <HAL_GPIO_WritePin+0x6>

080008d4 <HAL_GPIO_EXTI_Rising_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80008d4:	4770      	bx	lr

080008d6 <HAL_GPIO_EXTI_Falling_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80008d6:	4770      	bx	lr

080008d8 <HAL_GPIO_EXTI_IRQHandler>:
{
 80008d8:	b510      	push	{r4, lr}
 80008da:	0004      	movs	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80008dc:	4b09      	ldr	r3, [pc, #36]	; (8000904 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80008de:	68db      	ldr	r3, [r3, #12]
 80008e0:	4218      	tst	r0, r3
 80008e2:	d104      	bne.n	80008ee <HAL_GPIO_EXTI_IRQHandler+0x16>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80008e4:	4b07      	ldr	r3, [pc, #28]	; (8000904 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80008e6:	691b      	ldr	r3, [r3, #16]
 80008e8:	4223      	tst	r3, r4
 80008ea:	d105      	bne.n	80008f8 <HAL_GPIO_EXTI_IRQHandler+0x20>
}
 80008ec:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80008ee:	4b05      	ldr	r3, [pc, #20]	; (8000904 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80008f0:	60d8      	str	r0, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80008f2:	f7ff ffef 	bl	80008d4 <HAL_GPIO_EXTI_Rising_Callback>
 80008f6:	e7f5      	b.n	80008e4 <HAL_GPIO_EXTI_IRQHandler+0xc>
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80008f8:	4b02      	ldr	r3, [pc, #8]	; (8000904 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80008fa:	611c      	str	r4, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80008fc:	0020      	movs	r0, r4
 80008fe:	f7ff ffea 	bl	80008d6 <HAL_GPIO_EXTI_Falling_Callback>
}
 8000902:	e7f3      	b.n	80008ec <HAL_GPIO_EXTI_IRQHandler+0x14>
 8000904:	40021800 	.word	0x40021800

08000908 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000908:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800090a:	4a10      	ldr	r2, [pc, #64]	; (800094c <HAL_PWREx_ControlVoltageScaling+0x44>)
 800090c:	6813      	ldr	r3, [r2, #0]
 800090e:	4910      	ldr	r1, [pc, #64]	; (8000950 <HAL_PWREx_ControlVoltageScaling+0x48>)
 8000910:	400b      	ands	r3, r1
 8000912:	4303      	orrs	r3, r0
 8000914:	6013      	str	r3, [r2, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000916:	2380      	movs	r3, #128	; 0x80
 8000918:	009b      	lsls	r3, r3, #2
 800091a:	4298      	cmp	r0, r3
 800091c:	d001      	beq.n	8000922 <HAL_PWREx_ControlVoltageScaling+0x1a>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800091e:	2000      	movs	r0, #0
}
 8000920:	bd10      	pop	{r4, pc}
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000922:	4b0c      	ldr	r3, [pc, #48]	; (8000954 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	0058      	lsls	r0, r3, #1
 8000928:	18c0      	adds	r0, r0, r3
 800092a:	0040      	lsls	r0, r0, #1
 800092c:	490a      	ldr	r1, [pc, #40]	; (8000958 <HAL_PWREx_ControlVoltageScaling+0x50>)
 800092e:	f7ff fbe9 	bl	8000104 <__udivsi3>
 8000932:	3001      	adds	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000934:	4b05      	ldr	r3, [pc, #20]	; (800094c <HAL_PWREx_ControlVoltageScaling+0x44>)
 8000936:	695b      	ldr	r3, [r3, #20]
 8000938:	055b      	lsls	r3, r3, #21
 800093a:	d503      	bpl.n	8000944 <HAL_PWREx_ControlVoltageScaling+0x3c>
      if (wait_loop_index != 0U)
 800093c:	2800      	cmp	r0, #0
 800093e:	d003      	beq.n	8000948 <HAL_PWREx_ControlVoltageScaling+0x40>
        wait_loop_index--;
 8000940:	3801      	subs	r0, #1
 8000942:	e7f7      	b.n	8000934 <HAL_PWREx_ControlVoltageScaling+0x2c>
  return HAL_OK;
 8000944:	2000      	movs	r0, #0
 8000946:	e7eb      	b.n	8000920 <HAL_PWREx_ControlVoltageScaling+0x18>
        return HAL_TIMEOUT;
 8000948:	2003      	movs	r0, #3
 800094a:	e7e9      	b.n	8000920 <HAL_PWREx_ControlVoltageScaling+0x18>
 800094c:	40007000 	.word	0x40007000
 8000950:	fffff9ff 	.word	0xfffff9ff
 8000954:	20000000 	.word	0x20000000
 8000958:	000f4240 	.word	0x000f4240

0800095c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800095c:	b570      	push	{r4, r5, r6, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000962:	d100      	bne.n	8000966 <HAL_RCC_OscConfig+0xa>
 8000964:	e25e      	b.n	8000e24 <HAL_RCC_OscConfig+0x4c8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000966:	6803      	ldr	r3, [r0, #0]
 8000968:	07db      	lsls	r3, r3, #31
 800096a:	d539      	bpl.n	80009e0 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800096c:	4ac1      	ldr	r2, [pc, #772]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 800096e:	6891      	ldr	r1, [r2, #8]
 8000970:	2338      	movs	r3, #56	; 0x38
 8000972:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000974:	68d1      	ldr	r1, [r2, #12]
 8000976:	2203      	movs	r2, #3
 8000978:	400a      	ands	r2, r1

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800097a:	2b10      	cmp	r3, #16
 800097c:	d026      	beq.n	80009cc <HAL_RCC_OscConfig+0x70>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800097e:	2b08      	cmp	r3, #8
 8000980:	d026      	beq.n	80009d0 <HAL_RCC_OscConfig+0x74>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000982:	6863      	ldr	r3, [r4, #4]
 8000984:	2280      	movs	r2, #128	; 0x80
 8000986:	0252      	lsls	r2, r2, #9
 8000988:	4293      	cmp	r3, r2
 800098a:	d07f      	beq.n	8000a8c <HAL_RCC_OscConfig+0x130>
 800098c:	22a0      	movs	r2, #160	; 0xa0
 800098e:	02d2      	lsls	r2, r2, #11
 8000990:	4293      	cmp	r3, r2
 8000992:	d100      	bne.n	8000996 <HAL_RCC_OscConfig+0x3a>
 8000994:	e081      	b.n	8000a9a <HAL_RCC_OscConfig+0x13e>
 8000996:	4bb7      	ldr	r3, [pc, #732]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	49b7      	ldr	r1, [pc, #732]	; (8000c78 <HAL_RCC_OscConfig+0x31c>)
 800099c:	400a      	ands	r2, r1
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	49b6      	ldr	r1, [pc, #728]	; (8000c7c <HAL_RCC_OscConfig+0x320>)
 80009a4:	400a      	ands	r2, r1
 80009a6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80009a8:	6863      	ldr	r3, [r4, #4]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d100      	bne.n	80009b0 <HAL_RCC_OscConfig+0x54>
 80009ae:	e080      	b.n	8000ab2 <HAL_RCC_OscConfig+0x156>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80009b0:	f7ff fe6a 	bl	8000688 <HAL_GetTick>
 80009b4:	0005      	movs	r5, r0

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80009b6:	4baf      	ldr	r3, [pc, #700]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	039b      	lsls	r3, r3, #14
 80009bc:	d410      	bmi.n	80009e0 <HAL_RCC_OscConfig+0x84>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80009be:	f7ff fe63 	bl	8000688 <HAL_GetTick>
 80009c2:	1b40      	subs	r0, r0, r5
 80009c4:	2864      	cmp	r0, #100	; 0x64
 80009c6:	d9f6      	bls.n	80009b6 <HAL_RCC_OscConfig+0x5a>
          {
            return HAL_TIMEOUT;
 80009c8:	2003      	movs	r0, #3
 80009ca:	e22c      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80009cc:	2a03      	cmp	r2, #3
 80009ce:	d1d6      	bne.n	800097e <HAL_RCC_OscConfig+0x22>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80009d0:	4ba8      	ldr	r3, [pc, #672]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	039b      	lsls	r3, r3, #14
 80009d6:	d503      	bpl.n	80009e0 <HAL_RCC_OscConfig+0x84>
 80009d8:	6863      	ldr	r3, [r4, #4]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d100      	bne.n	80009e0 <HAL_RCC_OscConfig+0x84>
 80009de:	e224      	b.n	8000e2a <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009e0:	6823      	ldr	r3, [r4, #0]
 80009e2:	079b      	lsls	r3, r3, #30
 80009e4:	d531      	bpl.n	8000a4a <HAL_RCC_OscConfig+0xee>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80009e6:	4aa3      	ldr	r2, [pc, #652]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 80009e8:	6891      	ldr	r1, [r2, #8]
 80009ea:	2338      	movs	r3, #56	; 0x38
 80009ec:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80009ee:	68d1      	ldr	r1, [r2, #12]
 80009f0:	2203      	movs	r2, #3
 80009f2:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80009f4:	2b10      	cmp	r3, #16
 80009f6:	d06a      	beq.n	8000ace <HAL_RCC_OscConfig+0x172>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d16b      	bne.n	8000ad4 <HAL_RCC_OscConfig+0x178>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80009fc:	4a9d      	ldr	r2, [pc, #628]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 80009fe:	6812      	ldr	r2, [r2, #0]
 8000a00:	0552      	lsls	r2, r2, #21
 8000a02:	d503      	bpl.n	8000a0c <HAL_RCC_OscConfig+0xb0>
 8000a04:	68e2      	ldr	r2, [r4, #12]
 8000a06:	2a00      	cmp	r2, #0
 8000a08:	d100      	bne.n	8000a0c <HAL_RCC_OscConfig+0xb0>
 8000a0a:	e210      	b.n	8000e2e <HAL_RCC_OscConfig+0x4d2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a0c:	4899      	ldr	r0, [pc, #612]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000a0e:	6842      	ldr	r2, [r0, #4]
 8000a10:	499b      	ldr	r1, [pc, #620]	; (8000c80 <HAL_RCC_OscConfig+0x324>)
 8000a12:	400a      	ands	r2, r1
 8000a14:	6961      	ldr	r1, [r4, #20]
 8000a16:	0209      	lsls	r1, r1, #8
 8000a18:	430a      	orrs	r2, r1
 8000a1a:	6042      	str	r2, [r0, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d10d      	bne.n	8000a3c <HAL_RCC_OscConfig+0xe0>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000a20:	6803      	ldr	r3, [r0, #0]
 8000a22:	4998      	ldr	r1, [pc, #608]	; (8000c84 <HAL_RCC_OscConfig+0x328>)
 8000a24:	400b      	ands	r3, r1
 8000a26:	6921      	ldr	r1, [r4, #16]
 8000a28:	430b      	orrs	r3, r1
 8000a2a:	6003      	str	r3, [r0, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000a2c:	6803      	ldr	r3, [r0, #0]
 8000a2e:	0adb      	lsrs	r3, r3, #11
 8000a30:	2207      	movs	r2, #7
 8000a32:	401a      	ands	r2, r3
 8000a34:	4b94      	ldr	r3, [pc, #592]	; (8000c88 <HAL_RCC_OscConfig+0x32c>)
 8000a36:	40d3      	lsrs	r3, r2
 8000a38:	4a94      	ldr	r2, [pc, #592]	; (8000c8c <HAL_RCC_OscConfig+0x330>)
 8000a3a:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000a3c:	4b94      	ldr	r3, [pc, #592]	; (8000c90 <HAL_RCC_OscConfig+0x334>)
 8000a3e:	6818      	ldr	r0, [r3, #0]
 8000a40:	f7ff fd6e 	bl	8000520 <HAL_InitTick>
 8000a44:	2800      	cmp	r0, #0
 8000a46:	d000      	beq.n	8000a4a <HAL_RCC_OscConfig+0xee>
 8000a48:	e1f3      	b.n	8000e32 <HAL_RCC_OscConfig+0x4d6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a4a:	6823      	ldr	r3, [r4, #0]
 8000a4c:	071b      	lsls	r3, r3, #28
 8000a4e:	d400      	bmi.n	8000a52 <HAL_RCC_OscConfig+0xf6>
 8000a50:	e081      	b.n	8000b56 <HAL_RCC_OscConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000a52:	4b88      	ldr	r3, [pc, #544]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000a54:	689a      	ldr	r2, [r3, #8]
 8000a56:	2338      	movs	r3, #56	; 0x38
 8000a58:	4013      	ands	r3, r2
 8000a5a:	2b18      	cmp	r3, #24
 8000a5c:	d073      	beq.n	8000b46 <HAL_RCC_OscConfig+0x1ea>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a5e:	69a3      	ldr	r3, [r4, #24]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d100      	bne.n	8000a66 <HAL_RCC_OscConfig+0x10a>
 8000a64:	e0b4      	b.n	8000bd0 <HAL_RCC_OscConfig+0x274>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000a66:	4a83      	ldr	r2, [pc, #524]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000a68:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8000a6a:	2101      	movs	r1, #1
 8000a6c:	430b      	orrs	r3, r1
 8000a6e:	6613      	str	r3, [r2, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000a70:	f7ff fe0a 	bl	8000688 <HAL_GetTick>
 8000a74:	0005      	movs	r5, r0

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000a76:	4b7f      	ldr	r3, [pc, #508]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000a78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a7a:	079b      	lsls	r3, r3, #30
 8000a7c:	d46b      	bmi.n	8000b56 <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a7e:	f7ff fe03 	bl	8000688 <HAL_GetTick>
 8000a82:	1b40      	subs	r0, r0, r5
 8000a84:	2802      	cmp	r0, #2
 8000a86:	d9f6      	bls.n	8000a76 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8000a88:	2003      	movs	r0, #3
 8000a8a:	e1cc      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a8c:	4a79      	ldr	r2, [pc, #484]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000a8e:	6811      	ldr	r1, [r2, #0]
 8000a90:	2380      	movs	r3, #128	; 0x80
 8000a92:	025b      	lsls	r3, r3, #9
 8000a94:	430b      	orrs	r3, r1
 8000a96:	6013      	str	r3, [r2, #0]
 8000a98:	e786      	b.n	80009a8 <HAL_RCC_OscConfig+0x4c>
 8000a9a:	4b76      	ldr	r3, [pc, #472]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000a9c:	6819      	ldr	r1, [r3, #0]
 8000a9e:	2280      	movs	r2, #128	; 0x80
 8000aa0:	02d2      	lsls	r2, r2, #11
 8000aa2:	430a      	orrs	r2, r1
 8000aa4:	601a      	str	r2, [r3, #0]
 8000aa6:	6819      	ldr	r1, [r3, #0]
 8000aa8:	2280      	movs	r2, #128	; 0x80
 8000aaa:	0252      	lsls	r2, r2, #9
 8000aac:	430a      	orrs	r2, r1
 8000aae:	601a      	str	r2, [r3, #0]
 8000ab0:	e77a      	b.n	80009a8 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8000ab2:	f7ff fde9 	bl	8000688 <HAL_GetTick>
 8000ab6:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ab8:	4b6e      	ldr	r3, [pc, #440]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	039b      	lsls	r3, r3, #14
 8000abe:	d58f      	bpl.n	80009e0 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ac0:	f7ff fde2 	bl	8000688 <HAL_GetTick>
 8000ac4:	1b40      	subs	r0, r0, r5
 8000ac6:	2864      	cmp	r0, #100	; 0x64
 8000ac8:	d9f6      	bls.n	8000ab8 <HAL_RCC_OscConfig+0x15c>
            return HAL_TIMEOUT;
 8000aca:	2003      	movs	r0, #3
 8000acc:	e1ab      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000ace:	2a02      	cmp	r2, #2
 8000ad0:	d192      	bne.n	80009f8 <HAL_RCC_OscConfig+0x9c>
 8000ad2:	e793      	b.n	80009fc <HAL_RCC_OscConfig+0xa0>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ad4:	68e3      	ldr	r3, [r4, #12]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d022      	beq.n	8000b20 <HAL_RCC_OscConfig+0x1c4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000ada:	4a66      	ldr	r2, [pc, #408]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000adc:	6813      	ldr	r3, [r2, #0]
 8000ade:	4969      	ldr	r1, [pc, #420]	; (8000c84 <HAL_RCC_OscConfig+0x328>)
 8000ae0:	400b      	ands	r3, r1
 8000ae2:	6921      	ldr	r1, [r4, #16]
 8000ae4:	430b      	orrs	r3, r1
 8000ae6:	6013      	str	r3, [r2, #0]
        __HAL_RCC_HSI_ENABLE();
 8000ae8:	6811      	ldr	r1, [r2, #0]
 8000aea:	2380      	movs	r3, #128	; 0x80
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	430b      	orrs	r3, r1
 8000af0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000af2:	f7ff fdc9 	bl	8000688 <HAL_GetTick>
 8000af6:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000af8:	4b5e      	ldr	r3, [pc, #376]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	055b      	lsls	r3, r3, #21
 8000afe:	d406      	bmi.n	8000b0e <HAL_RCC_OscConfig+0x1b2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b00:	f7ff fdc2 	bl	8000688 <HAL_GetTick>
 8000b04:	1b40      	subs	r0, r0, r5
 8000b06:	2802      	cmp	r0, #2
 8000b08:	d9f6      	bls.n	8000af8 <HAL_RCC_OscConfig+0x19c>
            return HAL_TIMEOUT;
 8000b0a:	2003      	movs	r0, #3
 8000b0c:	e18b      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b0e:	4959      	ldr	r1, [pc, #356]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000b10:	684b      	ldr	r3, [r1, #4]
 8000b12:	4a5b      	ldr	r2, [pc, #364]	; (8000c80 <HAL_RCC_OscConfig+0x324>)
 8000b14:	4013      	ands	r3, r2
 8000b16:	6962      	ldr	r2, [r4, #20]
 8000b18:	0212      	lsls	r2, r2, #8
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	604b      	str	r3, [r1, #4]
 8000b1e:	e794      	b.n	8000a4a <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_DISABLE();
 8000b20:	4a54      	ldr	r2, [pc, #336]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000b22:	6813      	ldr	r3, [r2, #0]
 8000b24:	495b      	ldr	r1, [pc, #364]	; (8000c94 <HAL_RCC_OscConfig+0x338>)
 8000b26:	400b      	ands	r3, r1
 8000b28:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000b2a:	f7ff fdad 	bl	8000688 <HAL_GetTick>
 8000b2e:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000b30:	4b50      	ldr	r3, [pc, #320]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	055b      	lsls	r3, r3, #21
 8000b36:	d588      	bpl.n	8000a4a <HAL_RCC_OscConfig+0xee>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b38:	f7ff fda6 	bl	8000688 <HAL_GetTick>
 8000b3c:	1b40      	subs	r0, r0, r5
 8000b3e:	2802      	cmp	r0, #2
 8000b40:	d9f6      	bls.n	8000b30 <HAL_RCC_OscConfig+0x1d4>
            return HAL_TIMEOUT;
 8000b42:	2003      	movs	r0, #3
 8000b44:	e16f      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000b46:	4b4b      	ldr	r3, [pc, #300]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000b48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b4a:	079b      	lsls	r3, r3, #30
 8000b4c:	d503      	bpl.n	8000b56 <HAL_RCC_OscConfig+0x1fa>
 8000b4e:	69a3      	ldr	r3, [r4, #24]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d100      	bne.n	8000b56 <HAL_RCC_OscConfig+0x1fa>
 8000b54:	e16f      	b.n	8000e36 <HAL_RCC_OscConfig+0x4da>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b56:	6823      	ldr	r3, [r4, #0]
 8000b58:	075b      	lsls	r3, r3, #29
 8000b5a:	d400      	bmi.n	8000b5e <HAL_RCC_OscConfig+0x202>
 8000b5c:	e0a2      	b.n	8000ca4 <HAL_RCC_OscConfig+0x348>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000b5e:	4b45      	ldr	r3, [pc, #276]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000b60:	689a      	ldr	r2, [r3, #8]
 8000b62:	2338      	movs	r3, #56	; 0x38
 8000b64:	4013      	ands	r3, r2
 8000b66:	2b20      	cmp	r3, #32
 8000b68:	d045      	beq.n	8000bf6 <HAL_RCC_OscConfig+0x29a>
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000b6a:	4b42      	ldr	r3, [pc, #264]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b6e:	00db      	lsls	r3, r3, #3
 8000b70:	d44a      	bmi.n	8000c08 <HAL_RCC_OscConfig+0x2ac>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8000b72:	4b40      	ldr	r3, [pc, #256]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000b74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b76:	2180      	movs	r1, #128	; 0x80
 8000b78:	0549      	lsls	r1, r1, #21
 8000b7a:	430a      	orrs	r2, r1
 8000b7c:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b80:	400b      	ands	r3, r1
 8000b82:	9301      	str	r3, [sp, #4]
 8000b84:	9b01      	ldr	r3, [sp, #4]
        pwrclkchanged = SET;
 8000b86:	2501      	movs	r5, #1
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000b88:	4b43      	ldr	r3, [pc, #268]	; (8000c98 <HAL_RCC_OscConfig+0x33c>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	05db      	lsls	r3, r3, #23
 8000b8e:	d53d      	bpl.n	8000c0c <HAL_RCC_OscConfig+0x2b0>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b90:	68a3      	ldr	r3, [r4, #8]
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d04e      	beq.n	8000c34 <HAL_RCC_OscConfig+0x2d8>
 8000b96:	2b05      	cmp	r3, #5
 8000b98:	d052      	beq.n	8000c40 <HAL_RCC_OscConfig+0x2e4>
 8000b9a:	4b36      	ldr	r3, [pc, #216]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000b9c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	438a      	bics	r2, r1
 8000ba2:	65da      	str	r2, [r3, #92]	; 0x5c
 8000ba4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000ba6:	3103      	adds	r1, #3
 8000ba8:	438a      	bics	r2, r1
 8000baa:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000bac:	68a3      	ldr	r3, [r4, #8]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d050      	beq.n	8000c54 <HAL_RCC_OscConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bb2:	f7ff fd69 	bl	8000688 <HAL_GetTick>
 8000bb6:	0006      	movs	r6, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000bb8:	4b2e      	ldr	r3, [pc, #184]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000bba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bbc:	079b      	lsls	r3, r3, #30
 8000bbe:	d46f      	bmi.n	8000ca0 <HAL_RCC_OscConfig+0x344>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000bc0:	f7ff fd62 	bl	8000688 <HAL_GetTick>
 8000bc4:	1b80      	subs	r0, r0, r6
 8000bc6:	4b35      	ldr	r3, [pc, #212]	; (8000c9c <HAL_RCC_OscConfig+0x340>)
 8000bc8:	4298      	cmp	r0, r3
 8000bca:	d9f5      	bls.n	8000bb8 <HAL_RCC_OscConfig+0x25c>
          {
            return HAL_TIMEOUT;
 8000bcc:	2003      	movs	r0, #3
 8000bce:	e12a      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
        __HAL_RCC_LSI_DISABLE();
 8000bd0:	4a28      	ldr	r2, [pc, #160]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000bd2:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	438b      	bics	r3, r1
 8000bd8:	6613      	str	r3, [r2, #96]	; 0x60
        tickstart = HAL_GetTick();
 8000bda:	f7ff fd55 	bl	8000688 <HAL_GetTick>
 8000bde:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000be0:	4b24      	ldr	r3, [pc, #144]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000be2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000be4:	079b      	lsls	r3, r3, #30
 8000be6:	d5b6      	bpl.n	8000b56 <HAL_RCC_OscConfig+0x1fa>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000be8:	f7ff fd4e 	bl	8000688 <HAL_GetTick>
 8000bec:	1b40      	subs	r0, r0, r5
 8000bee:	2802      	cmp	r0, #2
 8000bf0:	d9f6      	bls.n	8000be0 <HAL_RCC_OscConfig+0x284>
            return HAL_TIMEOUT;
 8000bf2:	2003      	movs	r0, #3
 8000bf4:	e117      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8000bf6:	4b1f      	ldr	r3, [pc, #124]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000bf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000bfa:	079b      	lsls	r3, r3, #30
 8000bfc:	d552      	bpl.n	8000ca4 <HAL_RCC_OscConfig+0x348>
 8000bfe:	68a3      	ldr	r3, [r4, #8]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d14f      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x348>
        return HAL_ERROR;
 8000c04:	2001      	movs	r0, #1
 8000c06:	e10e      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
    FlagStatus       pwrclkchanged = RESET;
 8000c08:	2500      	movs	r5, #0
 8000c0a:	e7bd      	b.n	8000b88 <HAL_RCC_OscConfig+0x22c>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000c0c:	4a22      	ldr	r2, [pc, #136]	; (8000c98 <HAL_RCC_OscConfig+0x33c>)
 8000c0e:	6811      	ldr	r1, [r2, #0]
 8000c10:	2380      	movs	r3, #128	; 0x80
 8000c12:	005b      	lsls	r3, r3, #1
 8000c14:	430b      	orrs	r3, r1
 8000c16:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000c18:	f7ff fd36 	bl	8000688 <HAL_GetTick>
 8000c1c:	0006      	movs	r6, r0
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000c1e:	4b1e      	ldr	r3, [pc, #120]	; (8000c98 <HAL_RCC_OscConfig+0x33c>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	05db      	lsls	r3, r3, #23
 8000c24:	d4b4      	bmi.n	8000b90 <HAL_RCC_OscConfig+0x234>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c26:	f7ff fd2f 	bl	8000688 <HAL_GetTick>
 8000c2a:	1b80      	subs	r0, r0, r6
 8000c2c:	2802      	cmp	r0, #2
 8000c2e:	d9f6      	bls.n	8000c1e <HAL_RCC_OscConfig+0x2c2>
            return HAL_TIMEOUT;
 8000c30:	2003      	movs	r0, #3
 8000c32:	e0f8      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c34:	4a0f      	ldr	r2, [pc, #60]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000c36:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8000c38:	2101      	movs	r1, #1
 8000c3a:	430b      	orrs	r3, r1
 8000c3c:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000c3e:	e7b5      	b.n	8000bac <HAL_RCC_OscConfig+0x250>
 8000c40:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000c42:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000c44:	2104      	movs	r1, #4
 8000c46:	430a      	orrs	r2, r1
 8000c48:	65da      	str	r2, [r3, #92]	; 0x5c
 8000c4a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000c4c:	3903      	subs	r1, #3
 8000c4e:	430a      	orrs	r2, r1
 8000c50:	65da      	str	r2, [r3, #92]	; 0x5c
 8000c52:	e7ab      	b.n	8000bac <HAL_RCC_OscConfig+0x250>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c54:	f7ff fd18 	bl	8000688 <HAL_GetTick>
 8000c58:	0006      	movs	r6, r0

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000c5a:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <HAL_RCC_OscConfig+0x318>)
 8000c5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c5e:	079b      	lsls	r3, r3, #30
 8000c60:	d51e      	bpl.n	8000ca0 <HAL_RCC_OscConfig+0x344>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000c62:	f7ff fd11 	bl	8000688 <HAL_GetTick>
 8000c66:	1b80      	subs	r0, r0, r6
 8000c68:	4b0c      	ldr	r3, [pc, #48]	; (8000c9c <HAL_RCC_OscConfig+0x340>)
 8000c6a:	4298      	cmp	r0, r3
 8000c6c:	d9f5      	bls.n	8000c5a <HAL_RCC_OscConfig+0x2fe>
          {
            return HAL_TIMEOUT;
 8000c6e:	2003      	movs	r0, #3
 8000c70:	e0d9      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	40021000 	.word	0x40021000
 8000c78:	fffeffff 	.word	0xfffeffff
 8000c7c:	fffbffff 	.word	0xfffbffff
 8000c80:	ffff80ff 	.word	0xffff80ff
 8000c84:	ffffc7ff 	.word	0xffffc7ff
 8000c88:	00f42400 	.word	0x00f42400
 8000c8c:	20000000 	.word	0x20000000
 8000c90:	20000008 	.word	0x20000008
 8000c94:	fffffeff 	.word	0xfffffeff
 8000c98:	40007000 	.word	0x40007000
 8000c9c:	00001388 	.word	0x00001388
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8000ca0:	2d01      	cmp	r5, #1
 8000ca2:	d019      	beq.n	8000cd8 <HAL_RCC_OscConfig+0x37c>
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000ca4:	6823      	ldr	r3, [r4, #0]
 8000ca6:	069b      	lsls	r3, r3, #26
 8000ca8:	d52f      	bpl.n	8000d0a <HAL_RCC_OscConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000caa:	69e3      	ldr	r3, [r4, #28]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d019      	beq.n	8000ce4 <HAL_RCC_OscConfig+0x388>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000cb0:	4a6a      	ldr	r2, [pc, #424]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000cb2:	6811      	ldr	r1, [r2, #0]
 8000cb4:	2380      	movs	r3, #128	; 0x80
 8000cb6:	03db      	lsls	r3, r3, #15
 8000cb8:	430b      	orrs	r3, r1
 8000cba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000cbc:	f7ff fce4 	bl	8000688 <HAL_GetTick>
 8000cc0:	0005      	movs	r5, r0

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8000cc2:	4b66      	ldr	r3, [pc, #408]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	021b      	lsls	r3, r3, #8
 8000cc8:	d41f      	bmi.n	8000d0a <HAL_RCC_OscConfig+0x3ae>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000cca:	f7ff fcdd 	bl	8000688 <HAL_GetTick>
 8000cce:	1b40      	subs	r0, r0, r5
 8000cd0:	2802      	cmp	r0, #2
 8000cd2:	d9f6      	bls.n	8000cc2 <HAL_RCC_OscConfig+0x366>
        {
          return HAL_TIMEOUT;
 8000cd4:	2003      	movs	r0, #3
 8000cd6:	e0a6      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
        __HAL_RCC_PWR_CLK_DISABLE();
 8000cd8:	4a60      	ldr	r2, [pc, #384]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000cda:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8000cdc:	4960      	ldr	r1, [pc, #384]	; (8000e60 <HAL_RCC_OscConfig+0x504>)
 8000cde:	400b      	ands	r3, r1
 8000ce0:	63d3      	str	r3, [r2, #60]	; 0x3c
 8000ce2:	e7df      	b.n	8000ca4 <HAL_RCC_OscConfig+0x348>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000ce4:	4a5d      	ldr	r2, [pc, #372]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000ce6:	6813      	ldr	r3, [r2, #0]
 8000ce8:	495e      	ldr	r1, [pc, #376]	; (8000e64 <HAL_RCC_OscConfig+0x508>)
 8000cea:	400b      	ands	r3, r1
 8000cec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000cee:	f7ff fccb 	bl	8000688 <HAL_GetTick>
 8000cf2:	0005      	movs	r5, r0

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8000cf4:	4b59      	ldr	r3, [pc, #356]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	021b      	lsls	r3, r3, #8
 8000cfa:	d506      	bpl.n	8000d0a <HAL_RCC_OscConfig+0x3ae>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000cfc:	f7ff fcc4 	bl	8000688 <HAL_GetTick>
 8000d00:	1b40      	subs	r0, r0, r5
 8000d02:	2802      	cmp	r0, #2
 8000d04:	d9f6      	bls.n	8000cf4 <HAL_RCC_OscConfig+0x398>
        {
          return HAL_TIMEOUT;
 8000d06:	2003      	movs	r0, #3
 8000d08:	e08d      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000d0a:	6a23      	ldr	r3, [r4, #32]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d100      	bne.n	8000d12 <HAL_RCC_OscConfig+0x3b6>
 8000d10:	e093      	b.n	8000e3a <HAL_RCC_OscConfig+0x4de>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d12:	4a52      	ldr	r2, [pc, #328]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000d14:	6891      	ldr	r1, [r2, #8]
 8000d16:	2238      	movs	r2, #56	; 0x38
 8000d18:	400a      	ands	r2, r1
 8000d1a:	2a10      	cmp	r2, #16
 8000d1c:	d05a      	beq.n	8000dd4 <HAL_RCC_OscConfig+0x478>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000d1e:	2b02      	cmp	r3, #2
 8000d20:	d012      	beq.n	8000d48 <HAL_RCC_OscConfig+0x3ec>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d22:	4a4e      	ldr	r2, [pc, #312]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000d24:	6813      	ldr	r3, [r2, #0]
 8000d26:	4950      	ldr	r1, [pc, #320]	; (8000e68 <HAL_RCC_OscConfig+0x50c>)
 8000d28:	400b      	ands	r3, r1
 8000d2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d2c:	f7ff fcac 	bl	8000688 <HAL_GetTick>
 8000d30:	0004      	movs	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000d32:	4b4a      	ldr	r3, [pc, #296]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	019b      	lsls	r3, r3, #6
 8000d38:	d545      	bpl.n	8000dc6 <HAL_RCC_OscConfig+0x46a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d3a:	f7ff fca5 	bl	8000688 <HAL_GetTick>
 8000d3e:	1b00      	subs	r0, r0, r4
 8000d40:	2802      	cmp	r0, #2
 8000d42:	d9f6      	bls.n	8000d32 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8000d44:	2003      	movs	r0, #3
 8000d46:	e06e      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
        __HAL_RCC_PLL_DISABLE();
 8000d48:	4a44      	ldr	r2, [pc, #272]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000d4a:	6813      	ldr	r3, [r2, #0]
 8000d4c:	4946      	ldr	r1, [pc, #280]	; (8000e68 <HAL_RCC_OscConfig+0x50c>)
 8000d4e:	400b      	ands	r3, r1
 8000d50:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000d52:	f7ff fc99 	bl	8000688 <HAL_GetTick>
 8000d56:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000d58:	4b40      	ldr	r3, [pc, #256]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	019b      	lsls	r3, r3, #6
 8000d5e:	d506      	bpl.n	8000d6e <HAL_RCC_OscConfig+0x412>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000d60:	f7ff fc92 	bl	8000688 <HAL_GetTick>
 8000d64:	1b40      	subs	r0, r0, r5
 8000d66:	2802      	cmp	r0, #2
 8000d68:	d9f6      	bls.n	8000d58 <HAL_RCC_OscConfig+0x3fc>
            return HAL_TIMEOUT;
 8000d6a:	2003      	movs	r0, #3
 8000d6c:	e05b      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d6e:	4a3b      	ldr	r2, [pc, #236]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000d70:	68d3      	ldr	r3, [r2, #12]
 8000d72:	493e      	ldr	r1, [pc, #248]	; (8000e6c <HAL_RCC_OscConfig+0x510>)
 8000d74:	4019      	ands	r1, r3
 8000d76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d78:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000d7a:	4303      	orrs	r3, r0
 8000d7c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8000d7e:	0200      	lsls	r0, r0, #8
 8000d80:	4303      	orrs	r3, r0
 8000d82:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000d84:	4303      	orrs	r3, r0
 8000d86:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8000d88:	4303      	orrs	r3, r0
 8000d8a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000d8c:	4303      	orrs	r3, r0
 8000d8e:	430b      	orrs	r3, r1
 8000d90:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8000d92:	6811      	ldr	r1, [r2, #0]
 8000d94:	2380      	movs	r3, #128	; 0x80
 8000d96:	045b      	lsls	r3, r3, #17
 8000d98:	430b      	orrs	r3, r1
 8000d9a:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8000d9c:	68d1      	ldr	r1, [r2, #12]
 8000d9e:	2380      	movs	r3, #128	; 0x80
 8000da0:	055b      	lsls	r3, r3, #21
 8000da2:	430b      	orrs	r3, r1
 8000da4:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8000da6:	f7ff fc6f 	bl	8000688 <HAL_GetTick>
 8000daa:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000dac:	4b2b      	ldr	r3, [pc, #172]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	019b      	lsls	r3, r3, #6
 8000db2:	d406      	bmi.n	8000dc2 <HAL_RCC_OscConfig+0x466>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000db4:	f7ff fc68 	bl	8000688 <HAL_GetTick>
 8000db8:	1b00      	subs	r0, r0, r4
 8000dba:	2802      	cmp	r0, #2
 8000dbc:	d9f6      	bls.n	8000dac <HAL_RCC_OscConfig+0x450>
            return HAL_TIMEOUT;
 8000dbe:	2003      	movs	r0, #3
 8000dc0:	e031      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8000dc2:	2000      	movs	r0, #0
 8000dc4:	e02f      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8000dc6:	4a25      	ldr	r2, [pc, #148]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000dc8:	68d3      	ldr	r3, [r2, #12]
 8000dca:	4929      	ldr	r1, [pc, #164]	; (8000e70 <HAL_RCC_OscConfig+0x514>)
 8000dcc:	400b      	ands	r3, r1
 8000dce:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8000dd0:	2000      	movs	r0, #0
 8000dd2:	e028      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d032      	beq.n	8000e3e <HAL_RCC_OscConfig+0x4e2>
        temp_pllckcfg = RCC->PLLCFGR;
 8000dd8:	4b20      	ldr	r3, [pc, #128]	; (8000e5c <HAL_RCC_OscConfig+0x500>)
 8000dda:	68da      	ldr	r2, [r3, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ddc:	2303      	movs	r3, #3
 8000dde:	4013      	ands	r3, r2
 8000de0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000de2:	428b      	cmp	r3, r1
 8000de4:	d12d      	bne.n	8000e42 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000de6:	2370      	movs	r3, #112	; 0x70
 8000de8:	4013      	ands	r3, r2
 8000dea:	6aa1      	ldr	r1, [r4, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000dec:	428b      	cmp	r3, r1
 8000dee:	d12a      	bne.n	8000e46 <HAL_RCC_OscConfig+0x4ea>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000df0:	21fe      	movs	r1, #254	; 0xfe
 8000df2:	01c9      	lsls	r1, r1, #7
 8000df4:	4011      	ands	r1, r2
 8000df6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000df8:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000dfa:	4299      	cmp	r1, r3
 8000dfc:	d125      	bne.n	8000e4a <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000dfe:	23f8      	movs	r3, #248	; 0xf8
 8000e00:	039b      	lsls	r3, r3, #14
 8000e02:	4013      	ands	r3, r2
 8000e04:	6b21      	ldr	r1, [r4, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000e06:	428b      	cmp	r3, r1
 8000e08:	d121      	bne.n	8000e4e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8000e0a:	23e0      	movs	r3, #224	; 0xe0
 8000e0c:	051b      	lsls	r3, r3, #20
 8000e0e:	4013      	ands	r3, r2
 8000e10:	6b61      	ldr	r1, [r4, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000e12:	428b      	cmp	r3, r1
 8000e14:	d11d      	bne.n	8000e52 <HAL_RCC_OscConfig+0x4f6>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8000e16:	0f52      	lsrs	r2, r2, #29
 8000e18:	0752      	lsls	r2, r2, #29
 8000e1a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	d11a      	bne.n	8000e56 <HAL_RCC_OscConfig+0x4fa>
  return HAL_OK;
 8000e20:	2000      	movs	r0, #0
 8000e22:	e000      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
    return HAL_ERROR;
 8000e24:	2001      	movs	r0, #1
}
 8000e26:	b002      	add	sp, #8
 8000e28:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8000e2a:	2001      	movs	r0, #1
 8000e2c:	e7fb      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
        return HAL_ERROR;
 8000e2e:	2001      	movs	r0, #1
 8000e30:	e7f9      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
          return HAL_ERROR;
 8000e32:	2001      	movs	r0, #1
 8000e34:	e7f7      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
        return HAL_ERROR;
 8000e36:	2001      	movs	r0, #1
 8000e38:	e7f5      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
  return HAL_OK;
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	e7f3      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
        return HAL_ERROR;
 8000e3e:	2001      	movs	r0, #1
 8000e40:	e7f1      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
          return HAL_ERROR;
 8000e42:	2001      	movs	r0, #1
 8000e44:	e7ef      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
 8000e46:	2001      	movs	r0, #1
 8000e48:	e7ed      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	e7eb      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
 8000e4e:	2001      	movs	r0, #1
 8000e50:	e7e9      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
 8000e52:	2001      	movs	r0, #1
 8000e54:	e7e7      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
 8000e56:	2001      	movs	r0, #1
 8000e58:	e7e5      	b.n	8000e26 <HAL_RCC_OscConfig+0x4ca>
 8000e5a:	46c0      	nop			; (mov r8, r8)
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	efffffff 	.word	0xefffffff
 8000e64:	ffbfffff 	.word	0xffbfffff
 8000e68:	feffffff 	.word	0xfeffffff
 8000e6c:	11c1808c 	.word	0x11c1808c
 8000e70:	eefefffc 	.word	0xeefefffc

08000e74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e74:	b510      	push	{r4, lr}
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e76:	4b2a      	ldr	r3, [pc, #168]	; (8000f20 <HAL_RCC_GetSysClockFreq+0xac>)
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	2238      	movs	r2, #56	; 0x38
 8000e7c:	421a      	tst	r2, r3
 8000e7e:	d107      	bne.n	8000e90 <HAL_RCC_GetSysClockFreq+0x1c>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8000e80:	4b27      	ldr	r3, [pc, #156]	; (8000f20 <HAL_RCC_GetSysClockFreq+0xac>)
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	0ad2      	lsrs	r2, r2, #11
 8000e86:	2307      	movs	r3, #7
 8000e88:	4013      	ands	r3, r2

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8000e8a:	4826      	ldr	r0, [pc, #152]	; (8000f24 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000e8c:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8000e8e:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e90:	4b23      	ldr	r3, [pc, #140]	; (8000f20 <HAL_RCC_GetSysClockFreq+0xac>)
 8000e92:	689a      	ldr	r2, [r3, #8]
 8000e94:	2338      	movs	r3, #56	; 0x38
 8000e96:	4013      	ands	r3, r2
 8000e98:	2b08      	cmp	r3, #8
 8000e9a:	d03b      	beq.n	8000f14 <HAL_RCC_GetSysClockFreq+0xa0>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e9c:	4b20      	ldr	r3, [pc, #128]	; (8000f20 <HAL_RCC_GetSysClockFreq+0xac>)
 8000e9e:	689a      	ldr	r2, [r3, #8]
 8000ea0:	2338      	movs	r3, #56	; 0x38
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	2b10      	cmp	r3, #16
 8000ea6:	d00d      	beq.n	8000ec4 <HAL_RCC_GetSysClockFreq+0x50>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000ea8:	4b1d      	ldr	r3, [pc, #116]	; (8000f20 <HAL_RCC_GetSysClockFreq+0xac>)
 8000eaa:	689a      	ldr	r2, [r3, #8]
 8000eac:	2338      	movs	r3, #56	; 0x38
 8000eae:	4013      	ands	r3, r2
 8000eb0:	2b20      	cmp	r3, #32
 8000eb2:	d031      	beq.n	8000f18 <HAL_RCC_GetSysClockFreq+0xa4>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000eb4:	4b1a      	ldr	r3, [pc, #104]	; (8000f20 <HAL_RCC_GetSysClockFreq+0xac>)
 8000eb6:	689a      	ldr	r2, [r3, #8]
 8000eb8:	2338      	movs	r3, #56	; 0x38
 8000eba:	4013      	ands	r3, r2
 8000ebc:	2b18      	cmp	r3, #24
 8000ebe:	d026      	beq.n	8000f0e <HAL_RCC_GetSysClockFreq+0x9a>
    sysclockfreq = 0U;
 8000ec0:	2000      	movs	r0, #0
  return sysclockfreq;
 8000ec2:	e7e4      	b.n	8000e8e <HAL_RCC_GetSysClockFreq+0x1a>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000ec4:	4a16      	ldr	r2, [pc, #88]	; (8000f20 <HAL_RCC_GetSysClockFreq+0xac>)
 8000ec6:	68d1      	ldr	r1, [r2, #12]
 8000ec8:	3b0d      	subs	r3, #13
 8000eca:	400b      	ands	r3, r1
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000ecc:	68d2      	ldr	r2, [r2, #12]
 8000ece:	0912      	lsrs	r2, r2, #4
 8000ed0:	2107      	movs	r1, #7
 8000ed2:	4011      	ands	r1, r2
 8000ed4:	3101      	adds	r1, #1
    switch (pllsource)
 8000ed6:	2b03      	cmp	r3, #3
 8000ed8:	d00f      	beq.n	8000efa <HAL_RCC_GetSysClockFreq+0x86>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8000eda:	4812      	ldr	r0, [pc, #72]	; (8000f24 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000edc:	f7ff f912 	bl	8000104 <__udivsi3>
 8000ee0:	4b0f      	ldr	r3, [pc, #60]	; (8000f20 <HAL_RCC_GetSysClockFreq+0xac>)
 8000ee2:	68da      	ldr	r2, [r3, #12]
 8000ee4:	0a12      	lsrs	r2, r2, #8
 8000ee6:	237f      	movs	r3, #127	; 0x7f
 8000ee8:	4013      	ands	r3, r2
 8000eea:	4358      	muls	r0, r3
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8000eec:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <HAL_RCC_GetSysClockFreq+0xac>)
 8000eee:	68d9      	ldr	r1, [r3, #12]
 8000ef0:	0f49      	lsrs	r1, r1, #29
 8000ef2:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8000ef4:	f7ff f906 	bl	8000104 <__udivsi3>
 8000ef8:	e7c9      	b.n	8000e8e <HAL_RCC_GetSysClockFreq+0x1a>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000efa:	480b      	ldr	r0, [pc, #44]	; (8000f28 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000efc:	f7ff f902 	bl	8000104 <__udivsi3>
 8000f00:	4b07      	ldr	r3, [pc, #28]	; (8000f20 <HAL_RCC_GetSysClockFreq+0xac>)
 8000f02:	68da      	ldr	r2, [r3, #12]
 8000f04:	0a12      	lsrs	r2, r2, #8
 8000f06:	237f      	movs	r3, #127	; 0x7f
 8000f08:	4013      	ands	r3, r2
 8000f0a:	4358      	muls	r0, r3
        break;
 8000f0c:	e7ee      	b.n	8000eec <HAL_RCC_GetSysClockFreq+0x78>
    sysclockfreq = LSI_VALUE;
 8000f0e:	20fa      	movs	r0, #250	; 0xfa
 8000f10:	01c0      	lsls	r0, r0, #7
 8000f12:	e7bc      	b.n	8000e8e <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = HSE_VALUE;
 8000f14:	4804      	ldr	r0, [pc, #16]	; (8000f28 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000f16:	e7ba      	b.n	8000e8e <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = LSE_VALUE;
 8000f18:	2080      	movs	r0, #128	; 0x80
 8000f1a:	0200      	lsls	r0, r0, #8
 8000f1c:	e7b7      	b.n	8000e8e <HAL_RCC_GetSysClockFreq+0x1a>
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	40021000 	.word	0x40021000
 8000f24:	00f42400 	.word	0x00f42400
 8000f28:	007a1200 	.word	0x007a1200

08000f2c <HAL_RCC_ClockConfig>:
{
 8000f2c:	b570      	push	{r4, r5, r6, lr}
 8000f2e:	0004      	movs	r4, r0
 8000f30:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000f32:	2800      	cmp	r0, #0
 8000f34:	d100      	bne.n	8000f38 <HAL_RCC_ClockConfig+0xc>
 8000f36:	e0aa      	b.n	800108e <HAL_RCC_ClockConfig+0x162>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f38:	4b57      	ldr	r3, [pc, #348]	; (8001098 <HAL_RCC_ClockConfig+0x16c>)
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	2307      	movs	r3, #7
 8000f3e:	4013      	ands	r3, r2
 8000f40:	428b      	cmp	r3, r1
 8000f42:	d321      	bcc.n	8000f88 <HAL_RCC_ClockConfig+0x5c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f44:	6823      	ldr	r3, [r4, #0]
 8000f46:	079a      	lsls	r2, r3, #30
 8000f48:	d50e      	bpl.n	8000f68 <HAL_RCC_ClockConfig+0x3c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f4a:	075b      	lsls	r3, r3, #29
 8000f4c:	d505      	bpl.n	8000f5a <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000f4e:	4a53      	ldr	r2, [pc, #332]	; (800109c <HAL_RCC_ClockConfig+0x170>)
 8000f50:	6891      	ldr	r1, [r2, #8]
 8000f52:	23e0      	movs	r3, #224	; 0xe0
 8000f54:	01db      	lsls	r3, r3, #7
 8000f56:	430b      	orrs	r3, r1
 8000f58:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f5a:	4a50      	ldr	r2, [pc, #320]	; (800109c <HAL_RCC_ClockConfig+0x170>)
 8000f5c:	6893      	ldr	r3, [r2, #8]
 8000f5e:	4950      	ldr	r1, [pc, #320]	; (80010a0 <HAL_RCC_ClockConfig+0x174>)
 8000f60:	400b      	ands	r3, r1
 8000f62:	68a1      	ldr	r1, [r4, #8]
 8000f64:	430b      	orrs	r3, r1
 8000f66:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f68:	6823      	ldr	r3, [r4, #0]
 8000f6a:	07db      	lsls	r3, r3, #31
 8000f6c:	d554      	bpl.n	8001018 <HAL_RCC_ClockConfig+0xec>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f6e:	6863      	ldr	r3, [r4, #4]
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d020      	beq.n	8000fb6 <HAL_RCC_ClockConfig+0x8a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d03b      	beq.n	8000ff0 <HAL_RCC_ClockConfig+0xc4>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d13f      	bne.n	8000ffc <HAL_RCC_ClockConfig+0xd0>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f7c:	4a47      	ldr	r2, [pc, #284]	; (800109c <HAL_RCC_ClockConfig+0x170>)
 8000f7e:	6812      	ldr	r2, [r2, #0]
 8000f80:	0552      	lsls	r2, r2, #21
 8000f82:	d41c      	bmi.n	8000fbe <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8000f84:	2001      	movs	r0, #1
 8000f86:	e06a      	b.n	800105e <HAL_RCC_ClockConfig+0x132>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f88:	4a43      	ldr	r2, [pc, #268]	; (8001098 <HAL_RCC_ClockConfig+0x16c>)
 8000f8a:	6813      	ldr	r3, [r2, #0]
 8000f8c:	2107      	movs	r1, #7
 8000f8e:	438b      	bics	r3, r1
 8000f90:	432b      	orrs	r3, r5
 8000f92:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8000f94:	f7ff fb78 	bl	8000688 <HAL_GetTick>
 8000f98:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f9a:	4b3f      	ldr	r3, [pc, #252]	; (8001098 <HAL_RCC_ClockConfig+0x16c>)
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	2307      	movs	r3, #7
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	42ab      	cmp	r3, r5
 8000fa4:	d0ce      	beq.n	8000f44 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fa6:	f7ff fb6f 	bl	8000688 <HAL_GetTick>
 8000faa:	1b80      	subs	r0, r0, r6
 8000fac:	4a3d      	ldr	r2, [pc, #244]	; (80010a4 <HAL_RCC_ClockConfig+0x178>)
 8000fae:	4290      	cmp	r0, r2
 8000fb0:	d9f3      	bls.n	8000f9a <HAL_RCC_ClockConfig+0x6e>
        return HAL_TIMEOUT;
 8000fb2:	2003      	movs	r0, #3
 8000fb4:	e053      	b.n	800105e <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000fb6:	4a39      	ldr	r2, [pc, #228]	; (800109c <HAL_RCC_ClockConfig+0x170>)
 8000fb8:	6812      	ldr	r2, [r2, #0]
 8000fba:	0392      	lsls	r2, r2, #14
 8000fbc:	d569      	bpl.n	8001092 <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000fbe:	4937      	ldr	r1, [pc, #220]	; (800109c <HAL_RCC_ClockConfig+0x170>)
 8000fc0:	688a      	ldr	r2, [r1, #8]
 8000fc2:	2007      	movs	r0, #7
 8000fc4:	4382      	bics	r2, r0
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8000fca:	f7ff fb5d 	bl	8000688 <HAL_GetTick>
 8000fce:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fd0:	4b32      	ldr	r3, [pc, #200]	; (800109c <HAL_RCC_ClockConfig+0x170>)
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	2238      	movs	r2, #56	; 0x38
 8000fd6:	401a      	ands	r2, r3
 8000fd8:	6863      	ldr	r3, [r4, #4]
 8000fda:	00db      	lsls	r3, r3, #3
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	d01b      	beq.n	8001018 <HAL_RCC_ClockConfig+0xec>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fe0:	f7ff fb52 	bl	8000688 <HAL_GetTick>
 8000fe4:	1b80      	subs	r0, r0, r6
 8000fe6:	4b2f      	ldr	r3, [pc, #188]	; (80010a4 <HAL_RCC_ClockConfig+0x178>)
 8000fe8:	4298      	cmp	r0, r3
 8000fea:	d9f1      	bls.n	8000fd0 <HAL_RCC_ClockConfig+0xa4>
        return HAL_TIMEOUT;
 8000fec:	2003      	movs	r0, #3
 8000fee:	e036      	b.n	800105e <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000ff0:	4a2a      	ldr	r2, [pc, #168]	; (800109c <HAL_RCC_ClockConfig+0x170>)
 8000ff2:	6812      	ldr	r2, [r2, #0]
 8000ff4:	0192      	lsls	r2, r2, #6
 8000ff6:	d4e2      	bmi.n	8000fbe <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8000ff8:	2001      	movs	r0, #1
 8000ffa:	e030      	b.n	800105e <HAL_RCC_ClockConfig+0x132>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8000ffc:	2b03      	cmp	r3, #3
 8000ffe:	d005      	beq.n	800100c <HAL_RCC_ClockConfig+0xe0>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001000:	4a26      	ldr	r2, [pc, #152]	; (800109c <HAL_RCC_ClockConfig+0x170>)
 8001002:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001004:	0792      	lsls	r2, r2, #30
 8001006:	d4da      	bmi.n	8000fbe <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8001008:	2001      	movs	r0, #1
 800100a:	e028      	b.n	800105e <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800100c:	4a23      	ldr	r2, [pc, #140]	; (800109c <HAL_RCC_ClockConfig+0x170>)
 800100e:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8001010:	0792      	lsls	r2, r2, #30
 8001012:	d4d4      	bmi.n	8000fbe <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8001014:	2001      	movs	r0, #1
 8001016:	e022      	b.n	800105e <HAL_RCC_ClockConfig+0x132>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001018:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <HAL_RCC_ClockConfig+0x16c>)
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	2307      	movs	r3, #7
 800101e:	4013      	ands	r3, r2
 8001020:	42ab      	cmp	r3, r5
 8001022:	d81d      	bhi.n	8001060 <HAL_RCC_ClockConfig+0x134>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001024:	6823      	ldr	r3, [r4, #0]
 8001026:	075b      	lsls	r3, r3, #29
 8001028:	d506      	bpl.n	8001038 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800102a:	4a1c      	ldr	r2, [pc, #112]	; (800109c <HAL_RCC_ClockConfig+0x170>)
 800102c:	6893      	ldr	r3, [r2, #8]
 800102e:	491e      	ldr	r1, [pc, #120]	; (80010a8 <HAL_RCC_ClockConfig+0x17c>)
 8001030:	400b      	ands	r3, r1
 8001032:	68e1      	ldr	r1, [r4, #12]
 8001034:	430b      	orrs	r3, r1
 8001036:	6093      	str	r3, [r2, #8]
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001038:	f7ff ff1c 	bl	8000e74 <HAL_RCC_GetSysClockFreq>
 800103c:	4b17      	ldr	r3, [pc, #92]	; (800109c <HAL_RCC_ClockConfig+0x170>)
 800103e:	689a      	ldr	r2, [r3, #8]
 8001040:	0a12      	lsrs	r2, r2, #8
 8001042:	230f      	movs	r3, #15
 8001044:	4013      	ands	r3, r2
 8001046:	4a19      	ldr	r2, [pc, #100]	; (80010ac <HAL_RCC_ClockConfig+0x180>)
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	589a      	ldr	r2, [r3, r2]
 800104c:	231f      	movs	r3, #31
 800104e:	4013      	ands	r3, r2
 8001050:	40d8      	lsrs	r0, r3
 8001052:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <HAL_RCC_ClockConfig+0x184>)
 8001054:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8001056:	4b17      	ldr	r3, [pc, #92]	; (80010b4 <HAL_RCC_ClockConfig+0x188>)
 8001058:	6818      	ldr	r0, [r3, #0]
 800105a:	f7ff fa61 	bl	8000520 <HAL_InitTick>
}
 800105e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001060:	4a0d      	ldr	r2, [pc, #52]	; (8001098 <HAL_RCC_ClockConfig+0x16c>)
 8001062:	6813      	ldr	r3, [r2, #0]
 8001064:	2107      	movs	r1, #7
 8001066:	438b      	bics	r3, r1
 8001068:	432b      	orrs	r3, r5
 800106a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800106c:	f7ff fb0c 	bl	8000688 <HAL_GetTick>
 8001070:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001072:	4b09      	ldr	r3, [pc, #36]	; (8001098 <HAL_RCC_ClockConfig+0x16c>)
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	2307      	movs	r3, #7
 8001078:	4013      	ands	r3, r2
 800107a:	42ab      	cmp	r3, r5
 800107c:	d0d2      	beq.n	8001024 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800107e:	f7ff fb03 	bl	8000688 <HAL_GetTick>
 8001082:	1b80      	subs	r0, r0, r6
 8001084:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <HAL_RCC_ClockConfig+0x178>)
 8001086:	4298      	cmp	r0, r3
 8001088:	d9f3      	bls.n	8001072 <HAL_RCC_ClockConfig+0x146>
        return HAL_TIMEOUT;
 800108a:	2003      	movs	r0, #3
 800108c:	e7e7      	b.n	800105e <HAL_RCC_ClockConfig+0x132>
    return HAL_ERROR;
 800108e:	2001      	movs	r0, #1
 8001090:	e7e5      	b.n	800105e <HAL_RCC_ClockConfig+0x132>
        return HAL_ERROR;
 8001092:	2001      	movs	r0, #1
 8001094:	e7e3      	b.n	800105e <HAL_RCC_ClockConfig+0x132>
 8001096:	46c0      	nop			; (mov r8, r8)
 8001098:	40022000 	.word	0x40022000
 800109c:	40021000 	.word	0x40021000
 80010a0:	fffff0ff 	.word	0xfffff0ff
 80010a4:	00001388 	.word	0x00001388
 80010a8:	ffff8fff 	.word	0xffff8fff
 80010ac:	08001830 	.word	0x08001830
 80010b0:	20000000 	.word	0x20000000
 80010b4:	20000008 	.word	0x20000008

080010b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80010b8:	4b01      	ldr	r3, [pc, #4]	; (80010c0 <HAL_RCC_GetHCLKFreq+0x8>)
 80010ba:	6818      	ldr	r0, [r3, #0]
}
 80010bc:	4770      	bx	lr
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	20000000 	.word	0x20000000

080010c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80010c4:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80010c6:	f7ff fff7 	bl	80010b8 <HAL_RCC_GetHCLKFreq>
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80010ca:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80010cc:	689a      	ldr	r2, [r3, #8]
 80010ce:	0b12      	lsrs	r2, r2, #12
 80010d0:	2307      	movs	r3, #7
 80010d2:	4013      	ands	r3, r2
 80010d4:	4a04      	ldr	r2, [pc, #16]	; (80010e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	589a      	ldr	r2, [r3, r2]
 80010da:	231f      	movs	r3, #31
 80010dc:	4013      	ands	r3, r2
 80010de:	40d8      	lsrs	r0, r3
}
 80010e0:	bd10      	pop	{r4, pc}
 80010e2:	46c0      	nop			; (mov r8, r8)
 80010e4:	40021000 	.word	0x40021000
 80010e8:	08001870 	.word	0x08001870

080010ec <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80010ec:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80010ee:	2307      	movs	r3, #7
 80010f0:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80010f2:	4a09      	ldr	r2, [pc, #36]	; (8001118 <HAL_RCC_GetClockConfig+0x2c>)
 80010f4:	6894      	ldr	r4, [r2, #8]
 80010f6:	401c      	ands	r4, r3
 80010f8:	6044      	str	r4, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80010fa:	6894      	ldr	r4, [r2, #8]
 80010fc:	25f0      	movs	r5, #240	; 0xf0
 80010fe:	012d      	lsls	r5, r5, #4
 8001100:	402c      	ands	r4, r5
 8001102:	6084      	str	r4, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 8001104:	6892      	ldr	r2, [r2, #8]
 8001106:	24e0      	movs	r4, #224	; 0xe0
 8001108:	01e4      	lsls	r4, r4, #7
 800110a:	4022      	ands	r2, r4
 800110c:	60c2      	str	r2, [r0, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800110e:	4a03      	ldr	r2, [pc, #12]	; (800111c <HAL_RCC_GetClockConfig+0x30>)
 8001110:	6812      	ldr	r2, [r2, #0]
 8001112:	4013      	ands	r3, r2
 8001114:	600b      	str	r3, [r1, #0]
}
 8001116:	bd30      	pop	{r4, r5, pc}
 8001118:	40021000 	.word	0x40021000
 800111c:	40022000 	.word	0x40022000

08001120 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001120:	4770      	bx	lr
	...

08001124 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001124:	233d      	movs	r3, #61	; 0x3d
 8001126:	5cc3      	ldrb	r3, [r0, r3]
 8001128:	2b01      	cmp	r3, #1
 800112a:	d12c      	bne.n	8001186 <HAL_TIM_Base_Start_IT+0x62>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800112c:	333c      	adds	r3, #60	; 0x3c
 800112e:	2202      	movs	r2, #2
 8001130:	54c2      	strb	r2, [r0, r3]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001132:	6802      	ldr	r2, [r0, #0]
 8001134:	68d3      	ldr	r3, [r2, #12]
 8001136:	2101      	movs	r1, #1
 8001138:	430b      	orrs	r3, r1
 800113a:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800113c:	6803      	ldr	r3, [r0, #0]
 800113e:	4a15      	ldr	r2, [pc, #84]	; (8001194 <HAL_TIM_Base_Start_IT+0x70>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d012      	beq.n	800116a <HAL_TIM_Base_Start_IT+0x46>
 8001144:	2280      	movs	r2, #128	; 0x80
 8001146:	05d2      	lsls	r2, r2, #23
 8001148:	4293      	cmp	r3, r2
 800114a:	d00e      	beq.n	800116a <HAL_TIM_Base_Start_IT+0x46>
 800114c:	4a12      	ldr	r2, [pc, #72]	; (8001198 <HAL_TIM_Base_Start_IT+0x74>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d00b      	beq.n	800116a <HAL_TIM_Base_Start_IT+0x46>
 8001152:	4a12      	ldr	r2, [pc, #72]	; (800119c <HAL_TIM_Base_Start_IT+0x78>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d008      	beq.n	800116a <HAL_TIM_Base_Start_IT+0x46>
 8001158:	4a11      	ldr	r2, [pc, #68]	; (80011a0 <HAL_TIM_Base_Start_IT+0x7c>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d005      	beq.n	800116a <HAL_TIM_Base_Start_IT+0x46>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	2101      	movs	r1, #1
 8001162:	430a      	orrs	r2, r1
 8001164:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001166:	2000      	movs	r0, #0
 8001168:	e00e      	b.n	8001188 <HAL_TIM_Base_Start_IT+0x64>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800116a:	689a      	ldr	r2, [r3, #8]
 800116c:	490d      	ldr	r1, [pc, #52]	; (80011a4 <HAL_TIM_Base_Start_IT+0x80>)
 800116e:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001170:	2a06      	cmp	r2, #6
 8001172:	d00a      	beq.n	800118a <HAL_TIM_Base_Start_IT+0x66>
 8001174:	3907      	subs	r1, #7
 8001176:	428a      	cmp	r2, r1
 8001178:	d009      	beq.n	800118e <HAL_TIM_Base_Start_IT+0x6a>
      __HAL_TIM_ENABLE(htim);
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	2101      	movs	r1, #1
 800117e:	430a      	orrs	r2, r1
 8001180:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001182:	2000      	movs	r0, #0
 8001184:	e000      	b.n	8001188 <HAL_TIM_Base_Start_IT+0x64>
    return HAL_ERROR;
 8001186:	2001      	movs	r0, #1
}
 8001188:	4770      	bx	lr
  return HAL_OK;
 800118a:	2000      	movs	r0, #0
 800118c:	e7fc      	b.n	8001188 <HAL_TIM_Base_Start_IT+0x64>
 800118e:	2000      	movs	r0, #0
 8001190:	e7fa      	b.n	8001188 <HAL_TIM_Base_Start_IT+0x64>
 8001192:	46c0      	nop			; (mov r8, r8)
 8001194:	40012c00 	.word	0x40012c00
 8001198:	40000400 	.word	0x40000400
 800119c:	40000800 	.word	0x40000800
 80011a0:	40014000 	.word	0x40014000
 80011a4:	00010007 	.word	0x00010007

080011a8 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80011a8:	4770      	bx	lr

080011aa <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80011aa:	4770      	bx	lr

080011ac <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80011ac:	4770      	bx	lr

080011ae <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80011ae:	4770      	bx	lr

080011b0 <HAL_TIM_IRQHandler>:
{
 80011b0:	b570      	push	{r4, r5, r6, lr}
 80011b2:	0005      	movs	r5, r0
  uint32_t itsource = htim->Instance->DIER;
 80011b4:	6803      	ldr	r3, [r0, #0]
 80011b6:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80011b8:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80011ba:	07a2      	lsls	r2, r4, #30
 80011bc:	d50e      	bpl.n	80011dc <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80011be:	07b2      	lsls	r2, r6, #30
 80011c0:	d50c      	bpl.n	80011dc <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80011c2:	2203      	movs	r2, #3
 80011c4:	4252      	negs	r2, r2
 80011c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80011c8:	2301      	movs	r3, #1
 80011ca:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80011cc:	6803      	ldr	r3, [r0, #0]
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	079b      	lsls	r3, r3, #30
 80011d2:	d057      	beq.n	8001284 <HAL_TIM_IRQHandler+0xd4>
          HAL_TIM_IC_CaptureCallback(htim);
 80011d4:	f7ff ffe9 	bl	80011aa <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80011d8:	2300      	movs	r3, #0
 80011da:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80011dc:	0763      	lsls	r3, r4, #29
 80011de:	d512      	bpl.n	8001206 <HAL_TIM_IRQHandler+0x56>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80011e0:	0773      	lsls	r3, r6, #29
 80011e2:	d510      	bpl.n	8001206 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80011e4:	682b      	ldr	r3, [r5, #0]
 80011e6:	2205      	movs	r2, #5
 80011e8:	4252      	negs	r2, r2
 80011ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80011ec:	2302      	movs	r3, #2
 80011ee:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80011f0:	682b      	ldr	r3, [r5, #0]
 80011f2:	699a      	ldr	r2, [r3, #24]
 80011f4:	23c0      	movs	r3, #192	; 0xc0
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	421a      	tst	r2, r3
 80011fa:	d049      	beq.n	8001290 <HAL_TIM_IRQHandler+0xe0>
        HAL_TIM_IC_CaptureCallback(htim);
 80011fc:	0028      	movs	r0, r5
 80011fe:	f7ff ffd4 	bl	80011aa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001202:	2300      	movs	r3, #0
 8001204:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001206:	0723      	lsls	r3, r4, #28
 8001208:	d510      	bpl.n	800122c <HAL_TIM_IRQHandler+0x7c>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800120a:	0733      	lsls	r3, r6, #28
 800120c:	d50e      	bpl.n	800122c <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800120e:	682b      	ldr	r3, [r5, #0]
 8001210:	2209      	movs	r2, #9
 8001212:	4252      	negs	r2, r2
 8001214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001216:	2304      	movs	r3, #4
 8001218:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800121a:	682b      	ldr	r3, [r5, #0]
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	079b      	lsls	r3, r3, #30
 8001220:	d03d      	beq.n	800129e <HAL_TIM_IRQHandler+0xee>
        HAL_TIM_IC_CaptureCallback(htim);
 8001222:	0028      	movs	r0, r5
 8001224:	f7ff ffc1 	bl	80011aa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001228:	2300      	movs	r3, #0
 800122a:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800122c:	06e3      	lsls	r3, r4, #27
 800122e:	d512      	bpl.n	8001256 <HAL_TIM_IRQHandler+0xa6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001230:	06f3      	lsls	r3, r6, #27
 8001232:	d510      	bpl.n	8001256 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001234:	682b      	ldr	r3, [r5, #0]
 8001236:	2211      	movs	r2, #17
 8001238:	4252      	negs	r2, r2
 800123a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800123c:	2308      	movs	r3, #8
 800123e:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001240:	682b      	ldr	r3, [r5, #0]
 8001242:	69da      	ldr	r2, [r3, #28]
 8001244:	23c0      	movs	r3, #192	; 0xc0
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	421a      	tst	r2, r3
 800124a:	d02f      	beq.n	80012ac <HAL_TIM_IRQHandler+0xfc>
        HAL_TIM_IC_CaptureCallback(htim);
 800124c:	0028      	movs	r0, r5
 800124e:	f7ff ffac 	bl	80011aa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001252:	2300      	movs	r3, #0
 8001254:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001256:	07e3      	lsls	r3, r4, #31
 8001258:	d501      	bpl.n	800125e <HAL_TIM_IRQHandler+0xae>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800125a:	07f3      	lsls	r3, r6, #31
 800125c:	d42d      	bmi.n	80012ba <HAL_TIM_IRQHandler+0x10a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800125e:	2382      	movs	r3, #130	; 0x82
 8001260:	019b      	lsls	r3, r3, #6
 8001262:	421c      	tst	r4, r3
 8001264:	d001      	beq.n	800126a <HAL_TIM_IRQHandler+0xba>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001266:	0633      	lsls	r3, r6, #24
 8001268:	d42f      	bmi.n	80012ca <HAL_TIM_IRQHandler+0x11a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800126a:	05e3      	lsls	r3, r4, #23
 800126c:	d501      	bpl.n	8001272 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800126e:	0633      	lsls	r3, r6, #24
 8001270:	d432      	bmi.n	80012d8 <HAL_TIM_IRQHandler+0x128>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001272:	0663      	lsls	r3, r4, #25
 8001274:	d501      	bpl.n	800127a <HAL_TIM_IRQHandler+0xca>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001276:	0673      	lsls	r3, r6, #25
 8001278:	d435      	bmi.n	80012e6 <HAL_TIM_IRQHandler+0x136>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800127a:	06a4      	lsls	r4, r4, #26
 800127c:	d501      	bpl.n	8001282 <HAL_TIM_IRQHandler+0xd2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800127e:	06b6      	lsls	r6, r6, #26
 8001280:	d439      	bmi.n	80012f6 <HAL_TIM_IRQHandler+0x146>
}
 8001282:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001284:	f7ff ff90 	bl	80011a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001288:	0028      	movs	r0, r5
 800128a:	f7ff ff8f 	bl	80011ac <HAL_TIM_PWM_PulseFinishedCallback>
 800128e:	e7a3      	b.n	80011d8 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001290:	0028      	movs	r0, r5
 8001292:	f7ff ff89 	bl	80011a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001296:	0028      	movs	r0, r5
 8001298:	f7ff ff88 	bl	80011ac <HAL_TIM_PWM_PulseFinishedCallback>
 800129c:	e7b1      	b.n	8001202 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800129e:	0028      	movs	r0, r5
 80012a0:	f7ff ff82 	bl	80011a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80012a4:	0028      	movs	r0, r5
 80012a6:	f7ff ff81 	bl	80011ac <HAL_TIM_PWM_PulseFinishedCallback>
 80012aa:	e7bd      	b.n	8001228 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80012ac:	0028      	movs	r0, r5
 80012ae:	f7ff ff7b 	bl	80011a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80012b2:	0028      	movs	r0, r5
 80012b4:	f7ff ff7a 	bl	80011ac <HAL_TIM_PWM_PulseFinishedCallback>
 80012b8:	e7cb      	b.n	8001252 <HAL_TIM_IRQHandler+0xa2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80012ba:	682b      	ldr	r3, [r5, #0]
 80012bc:	2202      	movs	r2, #2
 80012be:	4252      	negs	r2, r2
 80012c0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80012c2:	0028      	movs	r0, r5
 80012c4:	f7ff f848 	bl	8000358 <HAL_TIM_PeriodElapsedCallback>
 80012c8:	e7c9      	b.n	800125e <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80012ca:	682b      	ldr	r3, [r5, #0]
 80012cc:	4a0e      	ldr	r2, [pc, #56]	; (8001308 <HAL_TIM_IRQHandler+0x158>)
 80012ce:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80012d0:	0028      	movs	r0, r5
 80012d2:	f000 f9c4 	bl	800165e <HAL_TIMEx_BreakCallback>
 80012d6:	e7c8      	b.n	800126a <HAL_TIM_IRQHandler+0xba>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80012d8:	682b      	ldr	r3, [r5, #0]
 80012da:	4a0c      	ldr	r2, [pc, #48]	; (800130c <HAL_TIM_IRQHandler+0x15c>)
 80012dc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80012de:	0028      	movs	r0, r5
 80012e0:	f000 f9be 	bl	8001660 <HAL_TIMEx_Break2Callback>
 80012e4:	e7c5      	b.n	8001272 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80012e6:	682b      	ldr	r3, [r5, #0]
 80012e8:	2241      	movs	r2, #65	; 0x41
 80012ea:	4252      	negs	r2, r2
 80012ec:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80012ee:	0028      	movs	r0, r5
 80012f0:	f7ff ff5d 	bl	80011ae <HAL_TIM_TriggerCallback>
 80012f4:	e7c1      	b.n	800127a <HAL_TIM_IRQHandler+0xca>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80012f6:	682b      	ldr	r3, [r5, #0]
 80012f8:	2221      	movs	r2, #33	; 0x21
 80012fa:	4252      	negs	r2, r2
 80012fc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80012fe:	0028      	movs	r0, r5
 8001300:	f000 f9ac 	bl	800165c <HAL_TIMEx_CommutCallback>
}
 8001304:	e7bd      	b.n	8001282 <HAL_TIM_IRQHandler+0xd2>
 8001306:	46c0      	nop			; (mov r8, r8)
 8001308:	ffffdf7f 	.word	0xffffdf7f
 800130c:	fffffeff 	.word	0xfffffeff

08001310 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001310:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001312:	4a27      	ldr	r2, [pc, #156]	; (80013b0 <TIM_Base_SetConfig+0xa0>)
 8001314:	4290      	cmp	r0, r2
 8001316:	d009      	beq.n	800132c <TIM_Base_SetConfig+0x1c>
 8001318:	2280      	movs	r2, #128	; 0x80
 800131a:	05d2      	lsls	r2, r2, #23
 800131c:	4290      	cmp	r0, r2
 800131e:	d005      	beq.n	800132c <TIM_Base_SetConfig+0x1c>
 8001320:	4a24      	ldr	r2, [pc, #144]	; (80013b4 <TIM_Base_SetConfig+0xa4>)
 8001322:	4290      	cmp	r0, r2
 8001324:	d002      	beq.n	800132c <TIM_Base_SetConfig+0x1c>
 8001326:	4a24      	ldr	r2, [pc, #144]	; (80013b8 <TIM_Base_SetConfig+0xa8>)
 8001328:	4290      	cmp	r0, r2
 800132a:	d103      	bne.n	8001334 <TIM_Base_SetConfig+0x24>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800132c:	2270      	movs	r2, #112	; 0x70
 800132e:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8001330:	684a      	ldr	r2, [r1, #4]
 8001332:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001334:	4a1e      	ldr	r2, [pc, #120]	; (80013b0 <TIM_Base_SetConfig+0xa0>)
 8001336:	4290      	cmp	r0, r2
 8001338:	d015      	beq.n	8001366 <TIM_Base_SetConfig+0x56>
 800133a:	2280      	movs	r2, #128	; 0x80
 800133c:	05d2      	lsls	r2, r2, #23
 800133e:	4290      	cmp	r0, r2
 8001340:	d011      	beq.n	8001366 <TIM_Base_SetConfig+0x56>
 8001342:	4a1c      	ldr	r2, [pc, #112]	; (80013b4 <TIM_Base_SetConfig+0xa4>)
 8001344:	4290      	cmp	r0, r2
 8001346:	d00e      	beq.n	8001366 <TIM_Base_SetConfig+0x56>
 8001348:	4a1b      	ldr	r2, [pc, #108]	; (80013b8 <TIM_Base_SetConfig+0xa8>)
 800134a:	4290      	cmp	r0, r2
 800134c:	d00b      	beq.n	8001366 <TIM_Base_SetConfig+0x56>
 800134e:	4a1b      	ldr	r2, [pc, #108]	; (80013bc <TIM_Base_SetConfig+0xac>)
 8001350:	4290      	cmp	r0, r2
 8001352:	d008      	beq.n	8001366 <TIM_Base_SetConfig+0x56>
 8001354:	4a1a      	ldr	r2, [pc, #104]	; (80013c0 <TIM_Base_SetConfig+0xb0>)
 8001356:	4290      	cmp	r0, r2
 8001358:	d005      	beq.n	8001366 <TIM_Base_SetConfig+0x56>
 800135a:	4a1a      	ldr	r2, [pc, #104]	; (80013c4 <TIM_Base_SetConfig+0xb4>)
 800135c:	4290      	cmp	r0, r2
 800135e:	d002      	beq.n	8001366 <TIM_Base_SetConfig+0x56>
 8001360:	4a19      	ldr	r2, [pc, #100]	; (80013c8 <TIM_Base_SetConfig+0xb8>)
 8001362:	4290      	cmp	r0, r2
 8001364:	d103      	bne.n	800136e <TIM_Base_SetConfig+0x5e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001366:	4a19      	ldr	r2, [pc, #100]	; (80013cc <TIM_Base_SetConfig+0xbc>)
 8001368:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800136a:	68cb      	ldr	r3, [r1, #12]
 800136c:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800136e:	2280      	movs	r2, #128	; 0x80
 8001370:	4393      	bics	r3, r2
 8001372:	694a      	ldr	r2, [r1, #20]
 8001374:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001376:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001378:	688b      	ldr	r3, [r1, #8]
 800137a:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800137c:	680b      	ldr	r3, [r1, #0]
 800137e:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001380:	4b0b      	ldr	r3, [pc, #44]	; (80013b0 <TIM_Base_SetConfig+0xa0>)
 8001382:	4298      	cmp	r0, r3
 8001384:	d008      	beq.n	8001398 <TIM_Base_SetConfig+0x88>
 8001386:	4b0e      	ldr	r3, [pc, #56]	; (80013c0 <TIM_Base_SetConfig+0xb0>)
 8001388:	4298      	cmp	r0, r3
 800138a:	d005      	beq.n	8001398 <TIM_Base_SetConfig+0x88>
 800138c:	4b0d      	ldr	r3, [pc, #52]	; (80013c4 <TIM_Base_SetConfig+0xb4>)
 800138e:	4298      	cmp	r0, r3
 8001390:	d002      	beq.n	8001398 <TIM_Base_SetConfig+0x88>
 8001392:	4b0d      	ldr	r3, [pc, #52]	; (80013c8 <TIM_Base_SetConfig+0xb8>)
 8001394:	4298      	cmp	r0, r3
 8001396:	d101      	bne.n	800139c <TIM_Base_SetConfig+0x8c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001398:	690b      	ldr	r3, [r1, #16]
 800139a:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800139c:	2301      	movs	r3, #1
 800139e:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80013a0:	6902      	ldr	r2, [r0, #16]
 80013a2:	4213      	tst	r3, r2
 80013a4:	d003      	beq.n	80013ae <TIM_Base_SetConfig+0x9e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80013a6:	6903      	ldr	r3, [r0, #16]
 80013a8:	2201      	movs	r2, #1
 80013aa:	4393      	bics	r3, r2
 80013ac:	6103      	str	r3, [r0, #16]
  }
}
 80013ae:	4770      	bx	lr
 80013b0:	40012c00 	.word	0x40012c00
 80013b4:	40000400 	.word	0x40000400
 80013b8:	40000800 	.word	0x40000800
 80013bc:	40002000 	.word	0x40002000
 80013c0:	40014000 	.word	0x40014000
 80013c4:	40014400 	.word	0x40014400
 80013c8:	40014800 	.word	0x40014800
 80013cc:	fffffcff 	.word	0xfffffcff

080013d0 <HAL_TIM_Base_Init>:
{
 80013d0:	b570      	push	{r4, r5, r6, lr}
 80013d2:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80013d4:	d02a      	beq.n	800142c <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 80013d6:	233d      	movs	r3, #61	; 0x3d
 80013d8:	5cc3      	ldrb	r3, [r0, r3]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d020      	beq.n	8001420 <HAL_TIM_Base_Init+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 80013de:	253d      	movs	r5, #61	; 0x3d
 80013e0:	2302      	movs	r3, #2
 80013e2:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80013e4:	0021      	movs	r1, r4
 80013e6:	c901      	ldmia	r1!, {r0}
 80013e8:	f7ff ff92 	bl	8001310 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80013ec:	2301      	movs	r3, #1
 80013ee:	2248      	movs	r2, #72	; 0x48
 80013f0:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80013f2:	3a0a      	subs	r2, #10
 80013f4:	54a3      	strb	r3, [r4, r2]
 80013f6:	3201      	adds	r2, #1
 80013f8:	54a3      	strb	r3, [r4, r2]
 80013fa:	3201      	adds	r2, #1
 80013fc:	54a3      	strb	r3, [r4, r2]
 80013fe:	3201      	adds	r2, #1
 8001400:	54a3      	strb	r3, [r4, r2]
 8001402:	3201      	adds	r2, #1
 8001404:	54a3      	strb	r3, [r4, r2]
 8001406:	3201      	adds	r2, #1
 8001408:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800140a:	3201      	adds	r2, #1
 800140c:	54a3      	strb	r3, [r4, r2]
 800140e:	3201      	adds	r2, #1
 8001410:	54a3      	strb	r3, [r4, r2]
 8001412:	3201      	adds	r2, #1
 8001414:	54a3      	strb	r3, [r4, r2]
 8001416:	3201      	adds	r2, #1
 8001418:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 800141a:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 800141c:	2000      	movs	r0, #0
}
 800141e:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8001420:	333c      	adds	r3, #60	; 0x3c
 8001422:	2200      	movs	r2, #0
 8001424:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8001426:	f7ff fe7b 	bl	8001120 <HAL_TIM_Base_MspInit>
 800142a:	e7d8      	b.n	80013de <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 800142c:	2001      	movs	r0, #1
 800142e:	e7f6      	b.n	800141e <HAL_TIM_Base_Init+0x4e>

08001430 <HAL_TIM_Encoder_Init>:
{
 8001430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001432:	46c6      	mov	lr, r8
 8001434:	b500      	push	{lr}
 8001436:	0004      	movs	r4, r0
 8001438:	000d      	movs	r5, r1
  if (htim == NULL)
 800143a:	2800      	cmp	r0, #0
 800143c:	d04d      	beq.n	80014da <HAL_TIM_Encoder_Init+0xaa>
  if (htim->State == HAL_TIM_STATE_RESET)
 800143e:	233d      	movs	r3, #61	; 0x3d
 8001440:	5cc3      	ldrb	r3, [r0, r3]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d043      	beq.n	80014ce <HAL_TIM_Encoder_Init+0x9e>
  htim->State = HAL_TIM_STATE_BUSY;
 8001446:	263d      	movs	r6, #61	; 0x3d
 8001448:	2302      	movs	r3, #2
 800144a:	55a3      	strb	r3, [r4, r6]
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800144c:	6822      	ldr	r2, [r4, #0]
 800144e:	6893      	ldr	r3, [r2, #8]
 8001450:	4923      	ldr	r1, [pc, #140]	; (80014e0 <HAL_TIM_Encoder_Init+0xb0>)
 8001452:	400b      	ands	r3, r1
 8001454:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001456:	0021      	movs	r1, r4
 8001458:	c901      	ldmia	r1!, {r0}
 800145a:	f7ff ff59 	bl	8001310 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 800145e:	6821      	ldr	r1, [r4, #0]
 8001460:	688b      	ldr	r3, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8001462:	698a      	ldr	r2, [r1, #24]
  tmpccer = htim->Instance->CCER;
 8001464:	6a0f      	ldr	r7, [r1, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8001466:	6828      	ldr	r0, [r5, #0]
 8001468:	4318      	orrs	r0, r3
 800146a:	4680      	mov	r8, r0
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800146c:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <HAL_TIM_Encoder_Init+0xb4>)
 800146e:	401a      	ands	r2, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001470:	68ab      	ldr	r3, [r5, #8]
 8001472:	69a8      	ldr	r0, [r5, #24]
 8001474:	0200      	lsls	r0, r0, #8
 8001476:	4303      	orrs	r3, r0
 8001478:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800147a:	4a1b      	ldr	r2, [pc, #108]	; (80014e8 <HAL_TIM_Encoder_Init+0xb8>)
 800147c:	4013      	ands	r3, r2
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800147e:	68ea      	ldr	r2, [r5, #12]
 8001480:	69e8      	ldr	r0, [r5, #28]
 8001482:	0200      	lsls	r0, r0, #8
 8001484:	4302      	orrs	r2, r0
 8001486:	431a      	orrs	r2, r3
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001488:	692b      	ldr	r3, [r5, #16]
 800148a:	011b      	lsls	r3, r3, #4
 800148c:	6a28      	ldr	r0, [r5, #32]
 800148e:	0300      	lsls	r0, r0, #12
 8001490:	4303      	orrs	r3, r0
 8001492:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8001494:	22aa      	movs	r2, #170	; 0xaa
 8001496:	4397      	bics	r7, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001498:	686a      	ldr	r2, [r5, #4]
 800149a:	696d      	ldr	r5, [r5, #20]
 800149c:	012d      	lsls	r5, r5, #4
 800149e:	432a      	orrs	r2, r5
 80014a0:	433a      	orrs	r2, r7
  htim->Instance->SMCR = tmpsmcr;
 80014a2:	4640      	mov	r0, r8
 80014a4:	6088      	str	r0, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 80014a6:	6821      	ldr	r1, [r4, #0]
 80014a8:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 80014aa:	6823      	ldr	r3, [r4, #0]
 80014ac:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80014ae:	2301      	movs	r3, #1
 80014b0:	2248      	movs	r2, #72	; 0x48
 80014b2:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80014b4:	3a0a      	subs	r2, #10
 80014b6:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80014b8:	3201      	adds	r2, #1
 80014ba:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80014bc:	3205      	adds	r2, #5
 80014be:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80014c0:	3201      	adds	r2, #1
 80014c2:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80014c4:	55a3      	strb	r3, [r4, r6]
  return HAL_OK;
 80014c6:	2000      	movs	r0, #0
}
 80014c8:	bc80      	pop	{r7}
 80014ca:	46b8      	mov	r8, r7
 80014cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 80014ce:	333c      	adds	r3, #60	; 0x3c
 80014d0:	2200      	movs	r2, #0
 80014d2:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Encoder_MspInit(htim);
 80014d4:	f7fe fff8 	bl	80004c8 <HAL_TIM_Encoder_MspInit>
 80014d8:	e7b5      	b.n	8001446 <HAL_TIM_Encoder_Init+0x16>
    return HAL_ERROR;
 80014da:	2001      	movs	r0, #1
 80014dc:	e7f4      	b.n	80014c8 <HAL_TIM_Encoder_Init+0x98>
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	fffebff8 	.word	0xfffebff8
 80014e4:	fffffcfc 	.word	0xfffffcfc
 80014e8:	ffff0303 	.word	0xffff0303

080014ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80014ec:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80014ee:	231f      	movs	r3, #31
 80014f0:	4019      	ands	r1, r3
 80014f2:	2401      	movs	r4, #1
 80014f4:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80014f6:	6a03      	ldr	r3, [r0, #32]
 80014f8:	43a3      	bics	r3, r4
 80014fa:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80014fc:	6a03      	ldr	r3, [r0, #32]
 80014fe:	408a      	lsls	r2, r1
 8001500:	4313      	orrs	r3, r2
 8001502:	6203      	str	r3, [r0, #32]
}
 8001504:	bd10      	pop	{r4, pc}

08001506 <HAL_TIM_Encoder_Start>:
{
 8001506:	b570      	push	{r4, r5, r6, lr}
 8001508:	0004      	movs	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800150a:	233e      	movs	r3, #62	; 0x3e
 800150c:	5cc0      	ldrb	r0, [r0, r3]
 800150e:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8001510:	3301      	adds	r3, #1
 8001512:	5ce3      	ldrb	r3, [r4, r3]
 8001514:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8001516:	2244      	movs	r2, #68	; 0x44
 8001518:	5ca2      	ldrb	r2, [r4, r2]
 800151a:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800151c:	2545      	movs	r5, #69	; 0x45
 800151e:	5d65      	ldrb	r5, [r4, r5]
 8001520:	b2ed      	uxtb	r5, r5
  if (Channel == TIM_CHANNEL_1)
 8001522:	2900      	cmp	r1, #0
 8001524:	d117      	bne.n	8001556 <HAL_TIM_Encoder_Start+0x50>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001526:	2801      	cmp	r0, #1
 8001528:	d145      	bne.n	80015b6 <HAL_TIM_Encoder_Start+0xb0>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800152a:	2a01      	cmp	r2, #1
 800152c:	d144      	bne.n	80015b8 <HAL_TIM_Encoder_Start+0xb2>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800152e:	2302      	movs	r3, #2
 8001530:	323d      	adds	r2, #61	; 0x3d
 8001532:	54a3      	strb	r3, [r4, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001534:	3206      	adds	r2, #6
 8001536:	54a3      	strb	r3, [r4, r2]
  switch (Channel)
 8001538:	2900      	cmp	r1, #0
 800153a:	d02a      	beq.n	8001592 <HAL_TIM_Encoder_Start+0x8c>
 800153c:	2904      	cmp	r1, #4
 800153e:	d034      	beq.n	80015aa <HAL_TIM_Encoder_Start+0xa4>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001540:	6820      	ldr	r0, [r4, #0]
 8001542:	2201      	movs	r2, #1
 8001544:	2100      	movs	r1, #0
 8001546:	f7ff ffd1 	bl	80014ec <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800154a:	6820      	ldr	r0, [r4, #0]
 800154c:	2201      	movs	r2, #1
 800154e:	2104      	movs	r1, #4
 8001550:	f7ff ffcc 	bl	80014ec <TIM_CCxChannelCmd>
      break;
 8001554:	e022      	b.n	800159c <HAL_TIM_Encoder_Start+0x96>
  else if (Channel == TIM_CHANNEL_2)
 8001556:	2904      	cmp	r1, #4
 8001558:	d011      	beq.n	800157e <HAL_TIM_Encoder_Start+0x78>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800155a:	2801      	cmp	r0, #1
 800155c:	d131      	bne.n	80015c2 <HAL_TIM_Encoder_Start+0xbc>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800155e:	2b01      	cmp	r3, #1
 8001560:	d12a      	bne.n	80015b8 <HAL_TIM_Encoder_Start+0xb2>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8001562:	2a01      	cmp	r2, #1
 8001564:	d12f      	bne.n	80015c6 <HAL_TIM_Encoder_Start+0xc0>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8001566:	2d01      	cmp	r5, #1
 8001568:	d12f      	bne.n	80015ca <HAL_TIM_Encoder_Start+0xc4>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800156a:	3301      	adds	r3, #1
 800156c:	323d      	adds	r2, #61	; 0x3d
 800156e:	54a3      	strb	r3, [r4, r2]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001570:	3201      	adds	r2, #1
 8001572:	54a3      	strb	r3, [r4, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8001574:	3205      	adds	r2, #5
 8001576:	54a3      	strb	r3, [r4, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001578:	3201      	adds	r2, #1
 800157a:	54a3      	strb	r3, [r4, r2]
 800157c:	e7dc      	b.n	8001538 <HAL_TIM_Encoder_Start+0x32>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800157e:	2b01      	cmp	r3, #1
 8001580:	d11b      	bne.n	80015ba <HAL_TIM_Encoder_Start+0xb4>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8001582:	2d01      	cmp	r5, #1
 8001584:	d11b      	bne.n	80015be <HAL_TIM_Encoder_Start+0xb8>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001586:	3301      	adds	r3, #1
 8001588:	223f      	movs	r2, #63	; 0x3f
 800158a:	54a3      	strb	r3, [r4, r2]
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800158c:	3206      	adds	r2, #6
 800158e:	54a3      	strb	r3, [r4, r2]
 8001590:	e7d2      	b.n	8001538 <HAL_TIM_Encoder_Start+0x32>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001592:	6820      	ldr	r0, [r4, #0]
 8001594:	2201      	movs	r2, #1
 8001596:	2100      	movs	r1, #0
 8001598:	f7ff ffa8 	bl	80014ec <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 800159c:	6822      	ldr	r2, [r4, #0]
 800159e:	6813      	ldr	r3, [r2, #0]
 80015a0:	2101      	movs	r1, #1
 80015a2:	430b      	orrs	r3, r1
 80015a4:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80015a6:	2000      	movs	r0, #0
 80015a8:	e006      	b.n	80015b8 <HAL_TIM_Encoder_Start+0xb2>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80015aa:	6820      	ldr	r0, [r4, #0]
 80015ac:	2201      	movs	r2, #1
 80015ae:	2104      	movs	r1, #4
 80015b0:	f7ff ff9c 	bl	80014ec <TIM_CCxChannelCmd>
      break;
 80015b4:	e7f2      	b.n	800159c <HAL_TIM_Encoder_Start+0x96>
      return HAL_ERROR;
 80015b6:	2001      	movs	r0, #1
}
 80015b8:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80015ba:	2001      	movs	r0, #1
 80015bc:	e7fc      	b.n	80015b8 <HAL_TIM_Encoder_Start+0xb2>
 80015be:	0018      	movs	r0, r3
 80015c0:	e7fa      	b.n	80015b8 <HAL_TIM_Encoder_Start+0xb2>
      return HAL_ERROR;
 80015c2:	2001      	movs	r0, #1
 80015c4:	e7f8      	b.n	80015b8 <HAL_TIM_Encoder_Start+0xb2>
 80015c6:	0018      	movs	r0, r3
 80015c8:	e7f6      	b.n	80015b8 <HAL_TIM_Encoder_Start+0xb2>
 80015ca:	0010      	movs	r0, r2
 80015cc:	e7f4      	b.n	80015b8 <HAL_TIM_Encoder_Start+0xb2>
	...

080015d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80015d0:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80015d2:	233c      	movs	r3, #60	; 0x3c
 80015d4:	5cc3      	ldrb	r3, [r0, r3]
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d033      	beq.n	8001642 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80015da:	233c      	movs	r3, #60	; 0x3c
 80015dc:	2201      	movs	r2, #1
 80015de:	54c2      	strb	r2, [r0, r3]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015e0:	3301      	adds	r3, #1
 80015e2:	3201      	adds	r2, #1
 80015e4:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80015e6:	6802      	ldr	r2, [r0, #0]
 80015e8:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80015ea:	6895      	ldr	r5, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80015ec:	4c16      	ldr	r4, [pc, #88]	; (8001648 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
 80015ee:	42a2      	cmp	r2, r4
 80015f0:	d022      	beq.n	8001638 <HAL_TIMEx_MasterConfigSynchronization+0x68>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80015f2:	2470      	movs	r4, #112	; 0x70
 80015f4:	43a3      	bics	r3, r4
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80015f6:	680c      	ldr	r4, [r1, #0]
 80015f8:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80015fa:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80015fc:	6803      	ldr	r3, [r0, #0]
 80015fe:	4a12      	ldr	r2, [pc, #72]	; (8001648 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d00c      	beq.n	800161e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8001604:	2280      	movs	r2, #128	; 0x80
 8001606:	05d2      	lsls	r2, r2, #23
 8001608:	4293      	cmp	r3, r2
 800160a:	d008      	beq.n	800161e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800160c:	4a0f      	ldr	r2, [pc, #60]	; (800164c <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d005      	beq.n	800161e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8001612:	4a0f      	ldr	r2, [pc, #60]	; (8001650 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d002      	beq.n	800161e <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8001618:	4a0e      	ldr	r2, [pc, #56]	; (8001654 <HAL_TIMEx_MasterConfigSynchronization+0x84>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d104      	bne.n	8001628 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800161e:	2280      	movs	r2, #128	; 0x80
 8001620:	4395      	bics	r5, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001622:	688a      	ldr	r2, [r1, #8]
 8001624:	432a      	orrs	r2, r5

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001626:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001628:	233d      	movs	r3, #61	; 0x3d
 800162a:	2201      	movs	r2, #1
 800162c:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 800162e:	3b01      	subs	r3, #1
 8001630:	2200      	movs	r2, #0
 8001632:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8001634:	2000      	movs	r0, #0
}
 8001636:	bd30      	pop	{r4, r5, pc}
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001638:	4c07      	ldr	r4, [pc, #28]	; (8001658 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 800163a:	4023      	ands	r3, r4
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800163c:	684c      	ldr	r4, [r1, #4]
 800163e:	4323      	orrs	r3, r4
 8001640:	e7d7      	b.n	80015f2 <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 8001642:	2002      	movs	r0, #2
 8001644:	e7f7      	b.n	8001636 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8001646:	46c0      	nop			; (mov r8, r8)
 8001648:	40012c00 	.word	0x40012c00
 800164c:	40000400 	.word	0x40000400
 8001650:	40000800 	.word	0x40000800
 8001654:	40014000 	.word	0x40014000
 8001658:	ff0fffff 	.word	0xff0fffff

0800165c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800165c:	4770      	bx	lr

0800165e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800165e:	4770      	bx	lr

08001660 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8001660:	4770      	bx	lr
	...

08001664 <LL_TIM_Init>:
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001664:	6803      	ldr	r3, [r0, #0]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001666:	4a23      	ldr	r2, [pc, #140]	; (80016f4 <LL_TIM_Init+0x90>)
 8001668:	4290      	cmp	r0, r2
 800166a:	d009      	beq.n	8001680 <LL_TIM_Init+0x1c>
 800166c:	2280      	movs	r2, #128	; 0x80
 800166e:	05d2      	lsls	r2, r2, #23
 8001670:	4290      	cmp	r0, r2
 8001672:	d005      	beq.n	8001680 <LL_TIM_Init+0x1c>
 8001674:	4a20      	ldr	r2, [pc, #128]	; (80016f8 <LL_TIM_Init+0x94>)
 8001676:	4290      	cmp	r0, r2
 8001678:	d002      	beq.n	8001680 <LL_TIM_Init+0x1c>
 800167a:	4a20      	ldr	r2, [pc, #128]	; (80016fc <LL_TIM_Init+0x98>)
 800167c:	4290      	cmp	r0, r2
 800167e:	d103      	bne.n	8001688 <LL_TIM_Init+0x24>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001680:	2270      	movs	r2, #112	; 0x70
 8001682:	4393      	bics	r3, r2
 8001684:	684a      	ldr	r2, [r1, #4]
 8001686:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001688:	4a1a      	ldr	r2, [pc, #104]	; (80016f4 <LL_TIM_Init+0x90>)
 800168a:	4290      	cmp	r0, r2
 800168c:	d015      	beq.n	80016ba <LL_TIM_Init+0x56>
 800168e:	2280      	movs	r2, #128	; 0x80
 8001690:	05d2      	lsls	r2, r2, #23
 8001692:	4290      	cmp	r0, r2
 8001694:	d011      	beq.n	80016ba <LL_TIM_Init+0x56>
 8001696:	4a18      	ldr	r2, [pc, #96]	; (80016f8 <LL_TIM_Init+0x94>)
 8001698:	4290      	cmp	r0, r2
 800169a:	d00e      	beq.n	80016ba <LL_TIM_Init+0x56>
 800169c:	4a17      	ldr	r2, [pc, #92]	; (80016fc <LL_TIM_Init+0x98>)
 800169e:	4290      	cmp	r0, r2
 80016a0:	d00b      	beq.n	80016ba <LL_TIM_Init+0x56>
 80016a2:	4a17      	ldr	r2, [pc, #92]	; (8001700 <LL_TIM_Init+0x9c>)
 80016a4:	4290      	cmp	r0, r2
 80016a6:	d008      	beq.n	80016ba <LL_TIM_Init+0x56>
 80016a8:	4a16      	ldr	r2, [pc, #88]	; (8001704 <LL_TIM_Init+0xa0>)
 80016aa:	4290      	cmp	r0, r2
 80016ac:	d005      	beq.n	80016ba <LL_TIM_Init+0x56>
 80016ae:	4a16      	ldr	r2, [pc, #88]	; (8001708 <LL_TIM_Init+0xa4>)
 80016b0:	4290      	cmp	r0, r2
 80016b2:	d002      	beq.n	80016ba <LL_TIM_Init+0x56>
 80016b4:	4a15      	ldr	r2, [pc, #84]	; (800170c <LL_TIM_Init+0xa8>)
 80016b6:	4290      	cmp	r0, r2
 80016b8:	d103      	bne.n	80016c2 <LL_TIM_Init+0x5e>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80016ba:	4a15      	ldr	r2, [pc, #84]	; (8001710 <LL_TIM_Init+0xac>)
 80016bc:	401a      	ands	r2, r3
 80016be:	68cb      	ldr	r3, [r1, #12]
 80016c0:	4313      	orrs	r3, r2
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80016c2:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80016c4:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 80016c6:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80016c8:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80016ca:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80016cc:	4b09      	ldr	r3, [pc, #36]	; (80016f4 <LL_TIM_Init+0x90>)
 80016ce:	4298      	cmp	r0, r3
 80016d0:	d008      	beq.n	80016e4 <LL_TIM_Init+0x80>
 80016d2:	4b0c      	ldr	r3, [pc, #48]	; (8001704 <LL_TIM_Init+0xa0>)
 80016d4:	4298      	cmp	r0, r3
 80016d6:	d005      	beq.n	80016e4 <LL_TIM_Init+0x80>
 80016d8:	4b0b      	ldr	r3, [pc, #44]	; (8001708 <LL_TIM_Init+0xa4>)
 80016da:	4298      	cmp	r0, r3
 80016dc:	d002      	beq.n	80016e4 <LL_TIM_Init+0x80>
 80016de:	4b0b      	ldr	r3, [pc, #44]	; (800170c <LL_TIM_Init+0xa8>)
 80016e0:	4298      	cmp	r0, r3
 80016e2:	d101      	bne.n	80016e8 <LL_TIM_Init+0x84>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80016e4:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80016e6:	6303      	str	r3, [r0, #48]	; 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80016e8:	6943      	ldr	r3, [r0, #20]
 80016ea:	2201      	movs	r2, #1
 80016ec:	4313      	orrs	r3, r2
 80016ee:	6143      	str	r3, [r0, #20]
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 80016f0:	2000      	movs	r0, #0
 80016f2:	4770      	bx	lr
 80016f4:	40012c00 	.word	0x40012c00
 80016f8:	40000400 	.word	0x40000400
 80016fc:	40000800 	.word	0x40000800
 8001700:	40002000 	.word	0x40002000
 8001704:	40014000 	.word	0x40014000
 8001708:	40014400 	.word	0x40014400
 800170c:	40014800 	.word	0x40014800
 8001710:	fffffcff 	.word	0xfffffcff

08001714 <app_encoder_init>:
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8001714:	4b04      	ldr	r3, [pc, #16]	; (8001728 <app_encoder_init+0x14>)
 8001716:	68da      	ldr	r2, [r3, #12]
 8001718:	2101      	movs	r1, #1
 800171a:	430a      	orrs	r2, r1
 800171c:	60da      	str	r2, [r3, #12]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800171e:	2202      	movs	r2, #2
 8001720:	4252      	negs	r2, r2
 8001722:	611a      	str	r2, [r3, #16]
	//HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);

	//TIM7 initialization
	LL_TIM_EnableIT_UPDATE(TIM7); //Enable interrupt generation when timer goes to max value and UPDATE event flag is set
	LL_TIM_ClearFlag_UPDATE(TIM7); //Clear update flag on TIMER6
}
 8001724:	4770      	bx	lr
 8001726:	46c0      	nop			; (mov r8, r8)
 8001728:	40001400 	.word	0x40001400

0800172c <app_encoder_loop>:

/*
 * Loop function
 */
void app_encoder_loop(void){
 800172c:	b510      	push	{r4, lr}
	encoderVal = (TIM2 -> CNT) >> 2;
 800172e:	2380      	movs	r3, #128	; 0x80
 8001730:	05db      	lsls	r3, r3, #23
 8001732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001734:	089b      	lsrs	r3, r3, #2
 8001736:	4a07      	ldr	r2, [pc, #28]	; (8001754 <app_encoder_loop+0x28>)
 8001738:	6013      	str	r3, [r2, #0]
	if (g < 1000) {
 800173a:	4b07      	ldr	r3, [pc, #28]	; (8001758 <app_encoder_loop+0x2c>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	22fa      	movs	r2, #250	; 0xfa
 8001740:	0092      	lsls	r2, r2, #2
 8001742:	4293      	cmp	r3, r2
 8001744:	da02      	bge.n	800174c <app_encoder_loop+0x20>
		g++;
 8001746:	4a04      	ldr	r2, [pc, #16]	; (8001758 <app_encoder_loop+0x2c>)
 8001748:	3301      	adds	r3, #1
 800174a:	6013      	str	r3, [r2, #0]
	}
	HAL_Delay(100);
 800174c:	2064      	movs	r0, #100	; 0x64
 800174e:	f7fe ffa1 	bl	8000694 <HAL_Delay>
}
 8001752:	bd10      	pop	{r4, pc}
 8001754:	200000c8 	.word	0x200000c8
 8001758:	200000cc 	.word	0x200000cc

0800175c <button_isr>:
/**
 * Button interrupt service routine
 */
void button_isr(void){
	//Mask unwanted button interrupts caused by debouncing
	EXTI->IMR1 &= ~(EXTI_IMR1_IM3);
 800175c:	490e      	ldr	r1, [pc, #56]	; (8001798 <button_isr+0x3c>)
 800175e:	2280      	movs	r2, #128	; 0x80
 8001760:	588b      	ldr	r3, [r1, r2]
 8001762:	2008      	movs	r0, #8
 8001764:	4383      	bics	r3, r0
 8001766:	508b      	str	r3, [r1, r2]
  WRITE_REG(TIMx->CNT, Counter);
 8001768:	4b0c      	ldr	r3, [pc, #48]	; (800179c <button_isr+0x40>)
 800176a:	2200      	movs	r2, #0
 800176c:	625a      	str	r2, [r3, #36]	; 0x24
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	2101      	movs	r1, #1
 8001772:	430a      	orrs	r2, r1
 8001774:	601a      	str	r2, [r3, #0]

	//Zero TIM6 counter and start counting
	LL_TIM_SetCounter(TIM7, 0); //set counter register value of timer 7 to 0
	LL_TIM_EnableCounter(TIM7); //start counting of timer 7

	if (encoderPress < 4){
 8001776:	4b0a      	ldr	r3, [pc, #40]	; (80017a0 <button_isr+0x44>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2b03      	cmp	r3, #3
 800177c:	dc07      	bgt.n	800178e <button_isr+0x32>
		encoderPress++;
 800177e:	4a08      	ldr	r2, [pc, #32]	; (80017a0 <button_isr+0x44>)
 8001780:	3301      	adds	r3, #1
 8001782:	6013      	str	r3, [r2, #0]
	else {
		encoderPress = 0;
	}

	//Erase btn (PC3) interrupt flag
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
 8001784:	4b04      	ldr	r3, [pc, #16]	; (8001798 <button_isr+0x3c>)
 8001786:	2208      	movs	r2, #8
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]
}
 800178c:	4770      	bx	lr
		encoderPress = 0;
 800178e:	4b04      	ldr	r3, [pc, #16]	; (80017a0 <button_isr+0x44>)
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	e7f6      	b.n	8001784 <button_isr+0x28>
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	40021800 	.word	0x40021800
 800179c:	40001400 	.word	0x40001400
 80017a0:	200000c4 	.word	0x200000c4

080017a4 <button_timer_isr>:

/*
 * Timer interrupt routine
 */
void button_timer_isr(void){
	EXTI->IMR1 |= EXTI_IMR1_IM3; //unmask interrupt mask register on exti line 3
 80017a4:	4904      	ldr	r1, [pc, #16]	; (80017b8 <button_timer_isr+0x14>)
 80017a6:	2280      	movs	r2, #128	; 0x80
 80017a8:	588b      	ldr	r3, [r1, r2]
 80017aa:	2008      	movs	r0, #8
 80017ac:	4303      	orrs	r3, r0
 80017ae:	508b      	str	r3, [r1, r2]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80017b0:	4b02      	ldr	r3, [pc, #8]	; (80017bc <button_timer_isr+0x18>)
 80017b2:	3a82      	subs	r2, #130	; 0x82
 80017b4:	611a      	str	r2, [r3, #16]
	LL_TIM_ClearFlag_UPDATE(TIM7); //Clear update flag on TIMER7
}
 80017b6:	4770      	bx	lr
 80017b8:	40021800 	.word	0x40021800
 80017bc:	40001400 	.word	0x40001400

080017c0 <memset>:
 80017c0:	0003      	movs	r3, r0
 80017c2:	1882      	adds	r2, r0, r2
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d100      	bne.n	80017ca <memset+0xa>
 80017c8:	4770      	bx	lr
 80017ca:	7019      	strb	r1, [r3, #0]
 80017cc:	3301      	adds	r3, #1
 80017ce:	e7f9      	b.n	80017c4 <memset+0x4>

080017d0 <__libc_init_array>:
 80017d0:	b570      	push	{r4, r5, r6, lr}
 80017d2:	2600      	movs	r6, #0
 80017d4:	4c0c      	ldr	r4, [pc, #48]	; (8001808 <__libc_init_array+0x38>)
 80017d6:	4d0d      	ldr	r5, [pc, #52]	; (800180c <__libc_init_array+0x3c>)
 80017d8:	1b64      	subs	r4, r4, r5
 80017da:	10a4      	asrs	r4, r4, #2
 80017dc:	42a6      	cmp	r6, r4
 80017de:	d109      	bne.n	80017f4 <__libc_init_array+0x24>
 80017e0:	2600      	movs	r6, #0
 80017e2:	f000 f819 	bl	8001818 <_init>
 80017e6:	4c0a      	ldr	r4, [pc, #40]	; (8001810 <__libc_init_array+0x40>)
 80017e8:	4d0a      	ldr	r5, [pc, #40]	; (8001814 <__libc_init_array+0x44>)
 80017ea:	1b64      	subs	r4, r4, r5
 80017ec:	10a4      	asrs	r4, r4, #2
 80017ee:	42a6      	cmp	r6, r4
 80017f0:	d105      	bne.n	80017fe <__libc_init_array+0x2e>
 80017f2:	bd70      	pop	{r4, r5, r6, pc}
 80017f4:	00b3      	lsls	r3, r6, #2
 80017f6:	58eb      	ldr	r3, [r5, r3]
 80017f8:	4798      	blx	r3
 80017fa:	3601      	adds	r6, #1
 80017fc:	e7ee      	b.n	80017dc <__libc_init_array+0xc>
 80017fe:	00b3      	lsls	r3, r6, #2
 8001800:	58eb      	ldr	r3, [r5, r3]
 8001802:	4798      	blx	r3
 8001804:	3601      	adds	r6, #1
 8001806:	e7f2      	b.n	80017ee <__libc_init_array+0x1e>
 8001808:	08001890 	.word	0x08001890
 800180c:	08001890 	.word	0x08001890
 8001810:	08001894 	.word	0x08001894
 8001814:	08001890 	.word	0x08001890

08001818 <_init>:
 8001818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800181a:	46c0      	nop			; (mov r8, r8)
 800181c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800181e:	bc08      	pop	{r3}
 8001820:	469e      	mov	lr, r3
 8001822:	4770      	bx	lr

08001824 <_fini>:
 8001824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001826:	46c0      	nop			; (mov r8, r8)
 8001828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800182a:	bc08      	pop	{r3}
 800182c:	469e      	mov	lr, r3
 800182e:	4770      	bx	lr
