{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554666738203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554666738218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 12:52:18 2019 " "Processing started: Sun Apr 07 12:52:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554666738218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554666738218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SystemVerilogUART -c SystemVerilogUART " "Command: quartus_map --read_settings_files=on --write_settings_files=off SystemVerilogUART -c SystemVerilogUART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554666738218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554666738611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554666738611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554666745722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554666745722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_testbench " "Found entity 1: uart_testbench" {  } { { "uart_testbench.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554666745729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554666745729 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.sv(17) " "Verilog HDL information at uart_rx.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "uart_rx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554666745729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554666745729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554666745729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_tx " "Elaborating entity \"uart_tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554666745760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.sv(46) " "Verilog HDL assignment warning at uart_tx.sv(46): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554666745760 "|uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.sv(58) " "Verilog HDL assignment warning at uart_tx.sv(58): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554666745760 "|uart_tx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txByte uart_tx.sv(12) " "Output port \"txByte\" at uart_tx.sv(12) has no driver" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554666745760 "|uart_tx"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "txByte\[0\] GND " "Pin \"txByte\[0\]\" is stuck at GND" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554666746130 "|uart_tx|txByte[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txByte\[1\] GND " "Pin \"txByte\[1\]\" is stuck at GND" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554666746130 "|uart_tx|txByte[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txByte\[2\] GND " "Pin \"txByte\[2\]\" is stuck at GND" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554666746130 "|uart_tx|txByte[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txByte\[3\] GND " "Pin \"txByte\[3\]\" is stuck at GND" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554666746130 "|uart_tx|txByte[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txByte\[4\] GND " "Pin \"txByte\[4\]\" is stuck at GND" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554666746130 "|uart_tx|txByte[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txByte\[5\] GND " "Pin \"txByte\[5\]\" is stuck at GND" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554666746130 "|uart_tx|txByte[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txByte\[6\] GND " "Pin \"txByte\[6\]\" is stuck at GND" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554666746130 "|uart_tx|txByte[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "txByte\[7\] GND " "Pin \"txByte\[7\]\" is stuck at GND" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554666746130 "|uart_tx|txByte[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554666746130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554666746192 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554666746424 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Art/Desktop/SystemVerilogUART/output_files/SystemVerilogUART.map.smsg " "Generated suppressed messages file C:/Users/Art/Desktop/SystemVerilogUART/output_files/SystemVerilogUART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554666746430 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554666746546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554666746546 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "incomingByte\[1\] " "No output dependent on input pin \"incomingByte\[1\]\"" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554666746646 "|uart_tx|incomingByte[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "incomingByte\[2\] " "No output dependent on input pin \"incomingByte\[2\]\"" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554666746646 "|uart_tx|incomingByte[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "incomingByte\[3\] " "No output dependent on input pin \"incomingByte\[3\]\"" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554666746646 "|uart_tx|incomingByte[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "incomingByte\[4\] " "No output dependent on input pin \"incomingByte\[4\]\"" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554666746646 "|uart_tx|incomingByte[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "incomingByte\[5\] " "No output dependent on input pin \"incomingByte\[5\]\"" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554666746646 "|uart_tx|incomingByte[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "incomingByte\[6\] " "No output dependent on input pin \"incomingByte\[6\]\"" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554666746646 "|uart_tx|incomingByte[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "incomingByte\[7\] " "No output dependent on input pin \"incomingByte\[7\]\"" {  } { { "uart_tx.sv" "" { Text "C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554666746646 "|uart_tx|incomingByte[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554666746646 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554666746646 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554666746646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554666746646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554666746646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554666746662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 12:52:26 2019 " "Processing ended: Sun Apr 07 12:52:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554666746662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554666746662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554666746662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554666746662 ""}
