* CIP: NDA is required as of 08/29/2019
*****************************************************************************
* TLV62568P
*****************************************************************************
* (C) Copyright 2017 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TLV62568P
* Date: 27FEB2017
* Model Type:  TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TLV62568EVM-789
* EVM Users Guide: SLVUAY6 - NOVEMBER 2016
* Datasheet: SLVSD89 - NOVEMBER 2016
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Switching Characteristics and variation with VIN
*      b. Power Good functionality and delay.
*      c. VIN UVLO and high side Current limit.
*	   d. Zero current detection and PFM mode.
* 2. Topologies supported: Buck
* 3. Temperature effects are not been modelled. 
* 4. Quiescent current has not been modelled.
* 5. Parameter SS=0 is used for Startup simulation. SS=1
*    is used for steady state simulation
* 6. Ground pins have been tied to 0V internally. 
*    Therefore, this model cannot be used for inverting topologies
*
*****************************************************************************
.SUBCKT TLV62568P_TRANS EN FB GND PG SW VIN PARAMS: SS= 0
X_S1    N16787860 GND PG GND TLV62568P_TOP_S1 
V_V47         SET0 GND 0Vdc
G_G1         PG_INT PG_DLY VALUE { V(PG_INT,PG_DLY)/((9.959*V(VIN)+2.7)*1K) }
X_U2         FB N16781315 N16781349 PG_INT COMPHYS_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=100u
R_U4_R11         U4_N7414368 U4_N7414364  1  
R_U4_Rc1         0 U4_N167721961  200k  
G_U4_ABM2I3         0 COMP VALUE { {LIMIT((V(INT_REF) - V(FB))*40u, -2u,2u)}   
+  }
C_U4_C9         0 U4_N7414364  1n  
C_U4_C11         0 PFM_MODE  1n  
R_U4_R15         U4_A1 U4_A2  1  
R_U4_R13         U4_N16794381 PFM_MODE  1  
C_U4_Cc1         COMP U4_N167721961  40p  
X_U4_U625         FB INT_REF U4_N16781719 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_U614         U4_N7414364 U4_SDWN_N CLIM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_D9         U4_A2 COMP d_d1 PARAMS: 
E_U4_ABM8         U4_N7414368 0 VALUE { {IF(V(COMP) > 1.2,1,0)}    }
X_U4_D10         COMP U4_N7407271 d_d1 PARAMS: 
X_U4_U615         U4_N16781719 PFM_MODE COMP_HIGH AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U4_ABM182         U4_N16797636 0 VALUE { IF(V(SDWN) > 0.5,1,0)    }
X_U4_U624         SDWN U4_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_Cc2         COMP 0  500f  
C_U4_C15         0 U4_N16797639  1n  
R_U4_R16         U4_N16797636 U4_N16797639  1  
X_U4_S68    U4_N16797639 0 COMP 0 ErrorAmp_U4_S68 
E_U4_ABM181         U4_N16794381 0 VALUE { IF((V(U4_A1)-V(U4_A2)) > 100n, 1,0 )
+     }
E_U4_ABM180         U4_A1 0 VALUE { IF(V(SDWN) > 0.5,0,0.7675)    }
V_U4_V6         U4_N7407271 0 1.2
X_D64         PG_INT PG_DLY d_d1 PARAMS: 
X_U7_H1    VIN U7_N16795596 ISW 0 Driver_U7_H1 
R_U7_R4         U7_N16810572 U7_N16810523  1  
X_U7_D15         SW U7_N16795596 d_d1 PARAMS: 
X_U7_U7         0 U7_N16810523 HDRV U7_PMOS_CTRL MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.8
C_U7_C2         0 U7_N16810523  1n  
R_U7_R144         U7_N16831630 U7_N16818544  1  
E_U7_ABM4         U7_N16810572 0 VALUE { 1m*((-146.5/(V(VIN) +0.179))+800.1389)
+     }
X_U7_D14         U7_N16796761 SW d_d1 PARAMS: 
E_U7_ABM171         U7_N16831630 0 VALUE { {IF(V(HDRV) > 0.8,0,1)}    }
R_U7_R5         U7_N16808677 U7_N16808630  1  
X_U7_U627         PAUSE PWM U7_N16786454 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U7_C77         U7_N16818924 0  20n  
X_U7_U8         0 U7_N16808630 LDRV U7_NMOS_CTRL MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.8
X_U7_U626         PWM U7_N16818924 U7_N16803234 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_H2    U7_N16796761 0 ISENSE_LS 0 Driver_U7_H2 
E_U7_ABM5         U7_N16808677 0 VALUE { 1m*((296.576/(V(VIN)
+  -13.462))+843.558)    }
X_U7_U630         U7_N16803234 U7_N16803765 HDRV AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U7_C3         0 U7_N16808630  1n  
E_U7_ABM170         U7_N16831622 0 VALUE { {IF(V(LDRV) > 0.8,0,1)}    }
X_U7_S31    U7_NMOS_CTRL 0 SW U7_N16796761 Driver_U7_S31 
C_U7_C78         U7_N16818544 0  20n  
X_U7_U628         U7_N16786454 U7_N16818544 LDRV AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U629         PAUSE U7_N16803765 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_S32    U7_PMOS_CTRL 0 U7_N16795596 SW Driver_U7_S32 
R_U7_R143         U7_N16831622 U7_N16818924  1  
C_C1         GND PG_DLY  1.443n IC=0 
E_U3_ABM2         U3_N16777727 0 VALUE { LIMIT(V(U3_N16639490), 0, 0.6)    }
V_U3_V70         U3_N16775689 0 3
R_U3_R10         U3_N16777727 INT_REF  1  
E_U3_ABM180         U3_N16779208 0 VALUE { IF(V(SDWN) > 0.5,1,0)    }
X_U3_D63         0 SS_TR d_d1 PARAMS: 
C_U3_C5         0 INT_REF  1n IC={0.6*SS} 
C_U3_C16         0 U3_N16779211  1n  
R_U3_R15         U3_N16779208 U3_N16779211  1  
X_U3_S68    U3_N16779211 0 SS_TR 0 SoftStart_U3_S68 
C_U3_C15         0 SS_TR  1n IC=0 
X_U3_D64         SS_TR U3_N16775689 d_d1 PARAMS: 
E_U3_ABM174         U3_N16639490 0 VALUE { IF(V(SS_TR) < 500m, V(SS_TR),  
+ IF(V(SS_TR) > 800m, 0.6,  
+ (-0.8279*V(SS_TR)*V(SS_TR)) +(1.4279*V(SS_TR)) -0.007))  }
G_U3_ABMII1         U3_N16775689 SS_TR VALUE { {IF(V(SDWN) > 0.5,0,1.1u)}    }
C_U30_C11         0 U30_EN_LOGIC_IN  1n  
X_U30_U33         U30_SDWN_N SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U30_D1         U30_EN_LOGIC_IN EN_LOGIC d_d1 PARAMS: 
X_U30_U34         UVLO_OUT U30_EN_LOGIC_IN U30_SDWN_N AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U30_ABM1         U30_N16625613 0 VALUE { ((V(UVLO_OUT) * -100m) + 2.45)    }
E_U30_ABM4         U30_N16626311 0 VALUE { (V(U30_EN_LOGIC_IN) * -0.1) + 0.9   
+  }
C_U30_C10         0 U30_N16625631  1n  
R_U30_R4         U30_N16626311 U30_N16626295  1  
X_U30_U30         VIN U30_N16625631 UVLO_OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U30_U5         EN U30_N16626295 EN_LOGIC COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U30_C5         0 U30_N16626295  1n  
R_U30_R10         U30_N16625613 U30_N16625631  1  
R_U30_R11         EN_LOGIC U30_EN_LOGIC_IN  273.6k  
X_U5_U12         0 ISENSE_LS U5_N16788510 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U5_C146         0 U5_N16489275  1n  
E_U5_ABM155         U5_ICTRL 0 VALUE { LIMIT(((V(COMP)-0.61)/2.5k)*10000,0,2)  
+   }
E_U5_ABM152         U5_ISWF 0 VALUE { {IF(V(U5_N16489275) > 0.5,  
+ V(ISW),-1)}   }
X_U5_U600         U5_ISWF U5_ICTRL ISENSE_COMP COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U5_ABM151         U5_N16489395 0 VALUE { {IF(V(HDRV) > 0.5, 1,0)}    }
R_U5_R255         U5_N16489395 U5_N16489275  28.8  
X_U5_D58         U5_N16489275 U5_N16489395 d_d1 PARAMS: 
X_U5_U14         U5_N16788570 HDRV ZERO_COMP N16788580 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U13         LDRV U5_N16788510 U5_N16788570 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_S5    U10_LS_ON_Z 0 U10_TOFF_CAP 0 MinToff_U10_S5 
E_U10_ABM3         U10_TOFF_REF 0 VALUE {
+  (V(U10_I_VIN)-(0.5*V(U10_I_VOUT)))*648.68k    }
R_U10_R5         0 U10_N16782235  519.2k  
X_U10_U20         U10_N16863003 LDRV TOFF_COMP AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U10_R2         U10_VIN_DIV VIN  1.038MEG  
X_U10_U13         U10_TOFF_CAP U10_TOFF_REF U10_N16863003 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U10_ABM2         U10_I_VIN 0 VALUE { V(U10_VIN_DIV)  / 648.68k    }
E_U10_ABM4         U10_IMAX 0 VALUE { max((0.5129*V(VIN)-0.0214)*1e-6,0)    }
G_U10_ABM2I4         U10_N16839301 U10_TOFF_CAP VALUE { min(V(U10_IMAX),
+  max((8.7002*V(U10_I_VOUT)-1e-7),0))    }
R_U10_R3         U10_N16782235 U10_SW_REPLICA  2.076MEG  
E_U10_ABM5         U10_SW_REPLICA 0 VALUE { V(SW)    }
R_U10_R6         U10_SW_REP_RC U10_N16782235  623k  
E_U10_ABM1         U10_I_VOUT 0 VALUE { V(U10_SW_REP_RC)  / 324.36k    }
X_U10_U17         LDRV U10_LS_ON_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U10_S4    CLIM 0 U10_N16782235 U10_SW_REP_RC MinToff_U10_S4 
V_U10_V2         U10_N16839301 0 3
V_U10_V3         U10_N16839338 0 3
X_U10_U15         U10_TOFF_CAP U10_N16839338 d_d1 PARAMS:
C_U10_C6         0 U10_SW_REP_RC  2.5p  
C_U10_C7         0 U10_VIN_DIV  70f  
R_U10_R7         0 U10_VIN_DIV  259.68k  
C_U10_C8         0 U10_TOFF_CAP  1.46p  
X_U10_U19         U10_LS_ON_Z LDRV INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U35         N16737739 VIN VIN_LOW COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U37         N16783732 SS_END N16794820 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U36         PG_DLY UVLO_OUT EN_LOGIC N16783732 AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_ABM1         SS_END 0 VALUE { IF(V(INT_REF)>0.595,1,0)    }
V_V50         N16737739 GND 1.4
X_U34         N16794820 VIN_LOW N16787860 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_D15         GND PG d_d1 PARAMS: 
V_V53         N16781349 GND 30m
X_U11_U16         U11_N16601414 TOFF_COMP U11_N16601970 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U27         U11_N16603849 U11_S1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_U11_U14         U11_S0_Z U11_S1_Z U11_RESET_Z U11_SKIP_REQUEST_Z
+  U11_N16601049 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U6         TOFF_COMP U11_TOFF_COMP_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U11_U17         U11_N16599687 U11_N16599900 U11_N16603042 U11_N16601049
+  U11_N16603460 OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U7         SDWN U11_RESET_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U11_U18         U11_N16603460 U11_N16601970 U11_N16603849 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U26         U11_N16627508 U11_S0 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_U11_U11         U11_S1 U11_S0_Z U11_RESET_Z ISENSE_COMP U11_N16599687
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U10         COMP_HIGH U11_SKIP_REQUEST_Z INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U11_U20         U11_S1 U11_S0_Z PWM AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U11_U13         U11_S0_Z U11_S1 U11_RESET_Z U11_SKIP_TIMER_Z U11_N16603042
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U5         U11_S0 U11_S0_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U11_C147         0 U11_N16608196  1n  
X_U11_U19         U11_S1 U11_S0_Z U11_RESET_Z ISENSE_COMP U11_N16598498
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U15         U11_S0 U11_S1 U11_RESET_Z U11_SKIP_REQUEST_Z U11_N16601414
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U11_R256         COMP_HIGH U11_N16608196  5.76k  
X_U11_U8         U11_S1 U11_S1_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U11_U21         U11_S1_Z PAUSE BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U11_U24         U11_S0 U11_S1 U11_RESET_Z U11_TOFF_COMP_Z U11_N16598475
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U22         COMP_HIGH U11_N16608196 U11_SKIP_TIMER_Z NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U23         U11_N16598498 U11_N16598475 U11_N16597961 U11_N16627508
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U11_U25         U11_S1 U11_S0 COMP_HIGH U11_N16597961 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U11_D59         U11_N16608196 COMP_HIGH d_d1 PARAMS: 
X_U11_U9         ZERO_COMP U11_ZERO_COMP_Z INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U11_U12         U11_S0 U11_S1 U11_RESET_Z U11_ZERO_COMP_Z U11_N16599900
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_E4         N16781315 GND INT_REF GND .95
.IC         V(SS_TR )=3
.IC         V(PAUSE )=0
.ENDS TLV62568P_TRANS
*$
.subckt TLV62568P_TOP_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=100meg Ron=70 Voff=.8 Von=.2
.ends TLV62568P_TOP_S1
*$
.subckt ErrorAmp_U4_S68 1 2 3 4  
S_U4_S68         3 4 1 2 _U4_S68
RS_U4_S68         1 2 1G
.MODEL         _U4_S68 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends ErrorAmp_U4_S68
*$
.subckt Driver_U7_H1 1 2 3 4  
H_U7_H1         3 4 VH_U7_H1 1
VH_U7_H1         1 2 0V
.ends Driver_U7_H1
*$
.subckt Driver_U7_H2 1 2 3 4  
H_U7_H2         3 4 VH_U7_H2 -1
VH_U7_H2         1 2 0V
.ends Driver_U7_H2
*$
.subckt Driver_U7_S31 1 2 3 4  
S_U7_S31         3 4 1 2 _U7_S31
RS_U7_S31         1 2 1G
.MODEL         _U7_S31 VSWITCH Roff=1e6 Ron=10m Voff=0.2 Von=0.8
.ends Driver_U7_S31
*$
.subckt Driver_U7_S32 1 2 3 4  
S_U7_S32         3 4 1 2 _U7_S32
RS_U7_S32         1 2 1G
.MODEL         _U7_S32 VSWITCH Roff=1e6 Ron=10m Voff=0.2 Von=0.8
.ends Driver_U7_S32
*$
.subckt SoftStart_U3_S68 1 2 3 4  
S_U3_S68         3 4 1 2 _U3_S68
RS_U3_S68         1 2 1G
.MODEL         _U3_S68 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends SoftStart_U3_S68
*$
.subckt MinToff_U10_S5 1 2 3 4  
S_U10_S5         3 4 1 2 _U10_S5
RS_U10_S5         1 2 1G
.MODEL         _U10_S5 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends MinToff_U10_S5
*$
.subckt MinToff_U10_S4 1 2 3 4  
S_U10_S4         3 4 1 2 _U10_S4
RS_U10_S4         1 2 1G
.MODEL         _U10_S4 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends MinToff_U10_S4
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends d_d1
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
