#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Mar 27 14:10:13 2024
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
C: SDC-2025: Clock source 'n:rd_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'fifo_test'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance cnt[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: the_instance_name/U_ipml_fifo_fifo1/U_ipml_fifo_ctrl/N2_1/gateop, insts:9.
Device mapping done.
Total device mapping takes 0.02 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 20            | 0                  
| IOCKDLY               | 0        | 16            | 0                  
| FF                    | 14       | 15600         | 1                  
| LUT                   | 18       | 10400         | 1                  
| Distributed RAM       | 0        | 2640          | 0                  
| DLL                   | 0        | 4             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0.5      | 30            | 2                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 65       | 103           | 64                 
| IOCKDIV               | 0        | 8             | 0                  
| IOCKGATE              | 0        | 8             | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 4             | 0                  
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 20            | 5                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'fifo_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Wed Mar 27 14:10:15 2024
Action dev_map: Peak memory pool usage is 192 MB
