{"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"tokens":[{"text":"init","kind":"keyword"},{"text":"?(","kind":"text"},{"text":"rawValue","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"String","kind":"typeIdentifier","preciseIdentifier":"s:SS"},{"text":")","kind":"text"}],"languages":["swift"]}],"kind":"declarations"},{"kind":"parameters","parameters":[{"name":"rawValue","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" code defining the architecture head. This code should simply be lines"},{"type":"text","text":" "},{"type":"text","text":"of signal definitions. The architecture keyword should not be present."}]}]}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead\/init(rawValue:)"},"schemaVersion":{"patch":0,"minor":3,"major":0},"abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"ArchitectureHead"},{"type":"text","text":" from it’s "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" representation."}],"kind":"symbol","sections":[],"metadata":{"symbolKind":"init","modules":[{"name":"VHDLParsing"}],"role":"symbol","roleHeading":"Initializer","title":"init(rawValue:)","externalID":"s:11VHDLParsing16ArchitectureHeadV8rawValueACSgSS_tcfc","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"},{"kind":"text","text":")"}]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/architecturehead\/init(rawvalue:)"]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead"]]},"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead/init(rawValue:)":{"kind":"symbol","title":"init(rawValue:)","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead\/init(rawValue:)","type":"topic","abstract":[{"text":"Creates a new ","type":"text"},{"code":"ArchitectureHead","type":"codeVoice"},{"text":" from it’s ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" representation.","type":"text"}],"fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"rawValue","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"String","preciseIdentifier":"s:SS","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlparsing\/architecturehead\/init(rawvalue:)"}}}