# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1090 0.001024 4096 150 1120 17088 3.25837 84.7338 104.672 192.718 192.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 2000 0.001024 512 480 620 17280 0.378752 0.362688 4.96342 13.2263 19.0011 19.0729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1200 0.000256 2048 290 2080 63744 9.24653 7.03165 285.991 209.007 511.377 511.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 850 0.000512 1024 250 1020 26880 2.37587 1.66931 31.3802 52.4146 87.9377 88.0326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 850 0.000512 4096 280 8560 25600 6.61299 773.755 209.41 989.823 989.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1730 0.000512 4096 290 700 35520 6.61997 91.5774 209.348 307.594 307.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 960 0.001024 1024 100 490 17600 0.695424 7.76253 29.5185 38.019 38.0824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1590 6.4e-05 1024 240 660 286208 21.4202 13.4984 237.067 419.115 691.233 691.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 350 3.2e-05 2048 85 2030 243712 178.13 56.0352 1364.74 1675.31 3274.4 3274.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1800 0.000256 4096 380 1660 70144 13.981 431.653 418.996 864.674 864.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1090 0.001024 4096 150 1120 17064 3.2623 97.966 104.592 205.874 205.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 2000 0.001024 512 480 620 17280 0.38 0.362496 5.83658 13.2197 19.8683 19.9416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1200 0.000256 2048 290 2080 63936 9.30611 7.1352 332.622 209.642 558.806 558.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 850 0.000512 1024 250 1020 26784 2.38387 1.66266 36.4719 52.3835 93.0024 93.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 850 0.000512 4096 280 8560 25560 6.60762 926.097 209.254 1142 1142.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1730 0.000512 4096 290 700 35568 6.6249 104.235 209.599 320.503 320.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 960 0.001024 1024 100 490 17568 0.696512 9.00864 28.1476 37.8945 37.9556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1590 6.4e-05 1024 240 660 285696 21.4986 13.5282 268.449 419.036 722.645 722.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 350 3.2e-05 2048 85 2030 241920 178.559 56.1772 1546.49 1674.74 3456.16 3456.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1800 0.000256 4096 380 1660 70128 13.9837 489.592 419.007 922.626 922.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1090 0.001024 4096 150 1120 17040 3.25296 100.516 104.505 208.327 208.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 2000 0.001024 512 480 620 17280 0.376832 0.366592 6.07283 13.1737 20.0619 20.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1200 0.000256 2048 290 2080 63680 9.24442 7.04102 344.067 208.952 569.407 569.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 850 0.000512 1024 250 1020 26560 2.3704 1.64864 37.8268 52.1759 94.1243 94.2162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 850 0.000512 4096 280 8560 25600 6.62528 963.445 209.594 1179.71 1179.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1730 0.000512 4096 290 700 35520 6.62083 108.866 209.381 324.912 324.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 960 0.001024 1024 100 490 17600 0.700384 9.45357 28.0801 38.2768 38.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1590 6.4e-05 1024 240 660 286080 21.4293 13.6045 282.099 419.143 736.409 736.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 350 3.2e-05 2048 85 2030 243200 177.846 56.1247 1625.88 1675.93 3535.98 3536.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1800 0.000256 4096 380 1660 70160 13.9995 514.563 419.127 947.734 947.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1090 0.001024 4096 150 1120 17088 3.26467 93.7709 104.851 201.939 201.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 2000 0.001024 512 480 620 17280 0.377472 0.364416 5.6641 13.2049 19.6827 19.7566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1200 0.000256 2048 290 2080 63744 9.24554 7.08054 322.33 209.445 548.208 548.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 850 0.000512 1024 250 1020 26496 2.3745 1.66288 35.1235 52.2828 91.5399 91.6314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 850 0.000512 4096 280 8560 25536 6.61226 894.585 209.262 1110.5 1110.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1730 0.000512 4096 290 700 35520 6.61021 101.909 209.511 318.074 318.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 960 0.001024 1024 100 490 17568 0.69696 8.76755 28.1626 37.6709 37.7344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1590 6.4e-05 1024 240 660 285696 21.3893 13.4943 262.787 418.494 716.299 716.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 350 3.2e-05 2048 85 2030 242688 177.499 55.9795 1515.47 1672.75 3421.89 3422.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1800 0.000256 4096 380 1660 70080 13.9896 478.011 418.883 910.927 910.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1090 0.001024 4096 150 1120 17000 3.25302 95.0488 104.373 202.731 202.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 2000 0.001024 512 480 620 17200 0.378976 0.364864 5.72122 13.2108 19.7467 19.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1200 0.000256 2048 290 2080 64000 9.31971 7.07498 328.622 209.601 554.72 554.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 850 0.000512 1024 250 1020 26400 2.3935 1.65898 35.4911 52.299 91.942 92.0317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 850 0.000512 4096 280 8560 25600 6.61334 908.991 209.663 1125.31 1125.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1730 0.000512 4096 290 700 35500 6.62118 103.094 209.343 319.104 319.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 960 0.001024 1024 100 490 17500 0.692224 8.91795 28.1073 37.7601 37.8243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1590 6.4e-05 1024 240 660 285600 21.5452 13.5396 266.72 418.744 720.686 720.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 350 3.2e-05 2048 85 2030 243200 177.956 56.382 1537.1 1673.59 3445.23 3445.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1800 0.000256 4096 380 1660 70100 13.9884 486.456 418.843 919.335 919.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1090 0.001024 4096 150 1120 17024 3.25632 98.0469 104.608 205.962 206.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 2000 0.001024 512 480 620 17024 0.374784 0.360448 5.85562 13.1368 19.7963 19.8703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1200 0.000256 2048 290 2080 63616 9.27056 7.0592 335.026 209.681 561.135 561.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 850 0.000512 1024 250 1020 26432 2.36288 1.64454 36.7667 51.9663 92.8381 92.9313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 850 0.000512 4096 280 8560 25536 6.62131 929.54 209.462 1145.67 1145.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1730 0.000512 4096 290 700 35504 6.6143 105.921 209.508 322.087 322.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 960 0.001024 1024 100 490 17472 0.695424 9.17488 27.9876 37.8995 37.9609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1590 6.4e-05 1024 240 660 285824 21.4043 13.5186 273.866 418.642 727.56 727.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 350 3.2e-05 2048 85 2030 240128 178.416 56.0451 1556.78 1673.07 3464.5 3464.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1800 0.000256 4096 380 1660 70112 13.9824 496.081 419.215 929.324 929.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1090 0.001024 4096 150 1120 17040 3.26042 99.7518 104.807 207.871 207.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 2000 0.001024 512 480 620 17040 0.374848 0.36016 5.92685 13.101 19.8332 19.9066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1200 0.000256 2048 290 2080 63840 9.2713 7.03882 337.518 209.234 563.162 563.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 850 0.000512 1024 250 1020 26400 2.39677 1.66298 36.8098 52.4882 93.458 93.5486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 850 0.000512 4096 280 8560 25560 6.6233 937.079 209.863 1153.61 1153.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1730 0.000512 4096 290 700 35520 6.62115 105.932 209.77 322.366 322.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 960 0.001024 1024 100 490 17520 0.695712 9.21395 28.0934 38.0439 38.1069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1590 6.4e-05 1024 240 660 285120 21.51 13.5209 273.744 419.219 728.122 728.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 350 3.2e-05 2048 85 2030 238080 178.698 56.1425 1552.27 1670.69 3457.99 3458.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1800 0.000256 4096 380 1660 70080 13.9833 499.266 419.349 932.644 932.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1090 0.001024 4096 150 1120 17024 3.25632 95.4961 104.69 203.495 203.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 2000 0.001024 512 480 620 16896 0.375808 0.359008 5.62864 13.1012 19.5365 19.6116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1200 0.000256 2048 290 2080 63488 9.26074 7.28698 325.079 209.278 551.015 551.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 850 0.000512 1024 250 1020 26624 2.38592 1.67322 35.8904 52.5038 92.5557 92.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 850 0.000512 4096 280 8560 25472 6.60083 903.32 209.197 1119.17 1119.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1730 0.000512 4096 290 700 35456 6.62323 102.758 209.318 318.745 318.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 960 0.001024 1024 100 490 17536 0.69808 8.90957 28.0934 37.7439 37.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1590 6.4e-05 1024 240 660 285696 21.4632 13.502 266.241 419.35 720.695 720.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 350 3.2e-05 2048 85 2030 241664 177.56 56.0987 1523.32 1670.6 3427.79 3427.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1800 0.000256 4096 380 1660 70016 13.9941 483.09 418.754 915.888 915.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1090 0.001024 4096 150 1120 16896 3.25018 95.7995 104.335 203.437 203.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 2000 0.001024 512 480 620 16896 0.377856 0.36112 5.75725 13.1404 19.7108 19.7891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1200 0.000256 2048 290 2080 62976 9.23853 7.0129 324.631 208.679 549.667 549.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 850 0.000512 1024 250 1020 26112 2.36371 1.64726 35.5512 51.894 91.5583 91.6476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 850 0.000512 4096 280 8560 25344 6.58301 909.61 208.746 1124.99 1125.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1730 0.000512 4096 290 700 35328 6.60173 103.345 209.038 319.026 319.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 960 0.001024 1024 100 490 17472 0.696096 8.95562 27.9531 37.6479 37.6934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1590 6.4e-05 1024 240 660 285696 21.4012 13.5125 267.113 418.613 720.777 720.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 350 3.2e-05 2048 85 2030 239616 176.972 55.6728 1521.02 1664.79 3418.65 3418.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1800 0.000256 4096 380 1660 69888 13.9776 486.267 418.351 918.641 918.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1090 0.001024 4096 150 1120 16800 3.23424 101.94 103.864 209.087 209.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 2000 0.001024 512 480 620 16800 0.376768 0.360096 6.16682 13.1454 20.117 20.1911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1200 0.000256 2048 290 2080 63200 9.26026 7.04659 349.638 208.841 574.885 574.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 850 0.000512 1024 250 1020 25600 2.38576 1.64435 37.4589 51.9072 93.4956 93.5847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 850 0.000512 4096 280 8560 25400 6.6007 974.266 209.167 1190.08 1190.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1730 0.000512 4096 290 700 35400 6.61914 110.115 209.381 326.157 326.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 960 0.001024 1024 100 490 17400 0.694336 9.58298 26.7743 37.0965 37.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1590 6.4e-05 1024 240 660 284800 21.525 13.5777 284.315 418.877 738.426 738.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 350 3.2e-05 2048 85 2030 236800 178.251 55.8674 1602.74 1665.45 3502.5 3502.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1800 0.000256 4096 380 1660 70000 13.9838 518.236 420.508 952.774 952.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1090 0.001024 4096 150 1120 16896 3.25686 115.444 104.76 223.515 223.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 2000 0.001024 512 480 620 16384 0.374112 0.358176 6.98192 13.0177 20.8046 20.8768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1200 0.000256 2048 290 2080 63488 9.26227 7.06797 409.838 209.788 636.062 636.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 850 0.000512 1024 250 1020 25600 2.3471 1.61792 43.5911 51.3364 98.9929 99.0822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 850 0.000512 4096 280 8560 25344 6.60685 1134.86 209.262 1350.78 1350.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1730 0.000512 4096 290 700 35328 6.61626 129.414 209.473 345.546 345.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 960 0.001024 1024 100 490 17408 0.69632 11.2866 27.8271 39.8531 39.9135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1590 6.4e-05 1024 240 660 284672 21.3947 14.0001 335.428 418.335 789.286 789.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 350 3.2e-05 2048 85 2030 237568 178.575 55.885 1885.34 1671.83 3791.82 3791.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1800 0.000256 4096 380 1660 69888 13.9839 606.595 419.081 1039.7 1039.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1090 0.001024 4096 150 1125 17152 3.2727 84.347 104.911 192.583 192.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 2000 0.001024 512 480 615 17344 0.37888 0.363936 4.91696 13.206 18.9353 19.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1200 0.000256 2048 290 2085 64000 9.26278 7.08198 285.447 209.688 511.58 511.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 850 0.000512 1024 250 1020 26752 2.37024 1.6648 30.5123 52.4457 87.0947 87.1869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 850 0.000512 4096 280 8565 25632 6.61299 796.31 209.471 1012.44 1012.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1730 0.000512 4096 290 705 35584 6.63296 89.7331 209.599 306.009 306.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 960 0.001024 1024 100 495 17632 0.695648 7.6128 27.8544 36.2056 36.2682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1590 6.4e-05 1024 240 660 285952 21.4552 13.494 387.038 418.971 841.093 841.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 350 3.2e-05 2048 85 2040 241664 179.036 56.1397 2185.43 1675.33 4096.14 4096.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1800 0.000256 4096 380 1665 70176 13.9908 424.645 419.099 857.776 857.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1090 0.001024 4096 150 1125 17120 3.26166 85.8378 104.758 193.913 193.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 2000 0.001024 512 480 615 17280 0.378464 0.36256 4.98086 13.1973 18.9924 19.0645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1200 0.000256 2048 290 2085 64000 9.32029 7.08662 288.122 209.606 514.238 514.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 850 0.000512 1024 250 1020 26720 2.38387 1.65898 31.0415 52.3308 87.5186 87.6106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 850 0.000512 4096 280 8565 25640 6.62515 800.172 209.519 1016.36 1016.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1730 0.000512 4096 290 705 35560 6.62323 90.6385 209.466 306.774 306.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 960 0.001024 1024 100 495 17600 0.698368 7.78723 28.5286 37.0577 37.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1590 6.4e-05 1024 240 660 286080 21.5094 13.5247 233.607 419.018 687.791 687.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 350 3.2e-05 2048 85 2040 241920 179.299 56.4343 2299.79 1675.16 4210.87 4211.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1800 0.000256 4096 380 1665 70160 13.988 427.97 418.969 860.971 861.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1090 0.001024 4096 150 1125 17136 3.26954 86.1204 105.007 194.452 194.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 2000 0.001024 512 480 615 17280 0.376832 0.361952 4.96886 13.184 18.9621 19.0381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1200 0.000256 2048 290 2085 63744 9.27027 7.10861 285.046 209.521 511.048 511.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 850 0.000512 1024 250 1020 26688 2.38285 1.67037 30.8309 52.5304 87.5146 87.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 850 0.000512 4096 280 8565 25632 6.62125 798.608 209.76 1015.04 1015.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1730 0.000512 4096 290 705 35568 6.62288 90.534 209.795 306.997 307.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 960 0.001024 1024 100 495 17616 0.69632 7.72998 28.6537 37.1218 37.1848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1590 6.4e-05 1024 240 660 285696 21.6474 13.8739 231.947 419.334 686.941 687.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 350 3.2e-05 2048 85 2040 241152 178.562 56.0046 1329.79 1674.22 3238.77 3238.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1800 0.000256 4096 380 1665 70128 13.9796 425.085 420.661 859.771 859.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1090 0.001024 4096 150 1125 17080 3.25427 85.7692 104.758 193.836 193.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 2000 0.001024 512 480 615 17248 0.37744 0.363776 5.1097 13.1808 19.1021 19.1754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1200 0.000256 2048 290 2085 63840 9.29853 7.06688 293.126 209.597 519.19 519.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 850 0.000512 1024 250 1020 26656 2.3951 1.66912 31.6505 52.5421 88.3569 88.4498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 850 0.000512 4096 280 8565 25592 6.61501 812.081 209.578 1028.32 1028.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1730 0.000512 4096 290 705 35560 6.62134 92.4919 209.791 308.951 309.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 960 0.001024 1024 100 495 17584 0.69616 7.94403 27.5377 36.2203 36.2803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1590 6.4e-05 1024 240 660 285824 21.5219 13.7667 237.765 419.419 692.602 692.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 350 3.2e-05 2048 85 2040 240128 179.14 56.064 1366.3 1674.35 3276.05 3276.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1800 0.000256 4096 380 1665 70112 13.9796 434.478 419.335 867.84 867.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1090 0.001024 4096 150 1125 17088 3.25914 88.4635 104.75 196.525 196.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 2000 0.001024 512 480 615 17280 0.380384 0.365696 5.17632 13.2281 19.2191 19.2942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1200 0.000256 2048 290 2085 63744 9.23248 7.03078 296.008 209.25 521.623 521.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 850 0.000512 1024 250 1020 26624 2.38477 1.66576 32.236 52.4292 88.8182 88.9119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 850 0.000512 4096 280 8565 25600 6.60707 797.659 209.497 1013.81 1013.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1730 0.000512 4096 290 705 35520 6.62688 94.8261 209.455 310.949 311.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 960 0.001024 1024 100 495 17600 0.696096 8.07184 27.2246 36.0347 36.0956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1590 6.4e-05 1024 240 660 285696 21.4568 13.4997 244.116 419.082 698.282 698.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 350 3.2e-05 2048 85 2040 241664 178.641 56.1192 1403.34 1675.67 3313.96 3314.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1800 0.000256 4096 380 1665 70144 13.9885 445.237 419.314 878.582 878.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1090 0.001024 4096 150 1125 17064 3.26099 98.1941 104.726 206.232 206.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 2000 0.001024 512 480 615 17280 0.378112 0.362176 5.99744 13.2321 20.0408 20.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1200 0.000256 2048 290 2085 63936 9.29542 7.14957 340.6 209.839 566.988 567.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 850 0.000512 1024 250 1020 26496 2.38922 1.66298 37.2532 52.4133 93.8164 93.9069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 850 0.000512 4096 280 8565 25560 6.61459 939.488 209.713 1155.86 1155.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1730 0.000512 4096 290 705 35496 6.61094 106.943 209.484 323.08 323.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 960 0.001024 1024 100 495 17568 0.696 9.36182 27.9324 38.033 38.0949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1590 6.4e-05 1024 240 660 285696 21.5028 13.5188 275.551 419.33 730.028 730.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 350 3.2e-05 2048 85 2040 241920 178.343 56.1417 1588.08 1676.52 3499.27 3499.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1800 0.000256 4096 380 1665 70128 13.9899 501.863 419.425 935.323 935.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1090 0.001024 4096 150 1125 17040 3.26038 97.5316 104.646 205.491 205.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 2000 0.001024 512 480 615 17120 0.378624 0.362336 5.83923 13.1788 19.8304 19.9026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1200 0.000256 2048 290 2085 63680 9.2201 7.03754 331.846 209.049 557.255 557.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 850 0.000512 1024 250 1020 26560 2.36954 1.65152 36.5601 52.2104 92.8928 92.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 850 0.000512 4096 280 8565 25600 6.62093 918.682 209.715 1135.06 1135.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1730 0.000512 4096 290 705 35520 6.61709 104.756 209.667 321.082 321.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 960 0.001024 1024 100 495 17520 0.694272 9.1607 28.003 37.9013 37.9641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1590 6.4e-05 1024 240 660 286080 21.4389 13.5127 269.414 419.542 724.044 724.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 350 3.2e-05 2048 85 2040 240640 178.64 56.0763 1541.17 1676.71 3452.79 3452.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1800 0.000256 4096 380 1665 70080 13.9882 489.735 419.205 922.979 923.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1090 0.001024 4096 150 1125 17088 3.2737 102.746 104.907 210.98 211.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 2000 0.001024 512 480 615 17280 0.378656 0.363552 6.27293 13.2075 20.2928 20.3694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1200 0.000256 2048 290 2085 63744 9.24166 7.08253 354.072 209.505 580.006 580.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 850 0.000512 1024 250 1020 26496 2.37514 1.66474 38.947 52.2799 95.3685 95.4646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 850 0.000512 4096 280 8565 25536 6.6089 974.219 209.388 1190.26 1190.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1730 0.000512 4096 290 705 35520 6.62528 111.89 209.597 328.154 328.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 960 0.001024 1024 100 495 17568 0.69632 9.75853 27.9818 38.4775 38.5385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1590 6.4e-05 1024 240 660 284928 21.3987 13.4922 286.52 418.489 740.027 740.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 350 3.2e-05 2048 85 2040 239616 178.175 55.9394 1637.2 1673.3 3544.81 3544.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1800 0.000256 4096 380 1665 70080 13.9793 521.477 419.141 954.642 954.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1090 0.001024 4096 150 1125 17000 3.25734 101.115 104.554 208.979 209.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 2000 0.001024 512 480 615 17200 0.377408 0.361376 6.20682 13.2325 20.2509 20.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1200 0.000256 2048 290 2085 63600 9.32125 7.12909 350.6 209.847 577.001 577.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 850 0.000512 1024 250 1020 26400 2.3904 1.65859 38.5137 52.3614 95.021 95.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 850 0.000512 4096 280 8565 25500 6.60538 966.471 209.332 1182.46 1182.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1730 0.000512 4096 290 705 35500 6.62192 111.233 209.715 327.612 327.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 960 0.001024 1024 100 495 17500 0.693888 9.64694 26.8336 37.2176 37.2835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1590 6.4e-05 1024 240 660 285600 21.5016 13.5344 286.425 419.126 740.719 740.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 350 3.2e-05 2048 85 2040 240000 178.798 56.1163 1625.97 1675.39 3536.46 3536.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1800 0.000256 4096 380 1665 70100 13.9796 517.671 419.725 951.421 951.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1090 0.001024 4096 150 1125 17024 3.25773 101.677 104.656 209.645 209.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 2000 0.001024 512 480 615 17024 0.376128 0.358912 6.16634 13.1287 20.0996 20.1745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1200 0.000256 2048 290 2085 63616 9.25306 7.07379 352.494 209.492 578.416 578.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 850 0.000512 1024 250 1020 25984 2.36842 1.6423 38.0553 51.9619 94.1276 94.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 850 0.000512 4096 280 8565 25536 6.61187 975.463 209.393 1191.52 1191.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1730 0.000512 4096 290 705 35504 6.6223 112.204 209.604 328.474 328.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 960 0.001024 1024 100 495 17472 0.693728 9.70547 26.8211 37.2621 37.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1590 6.4e-05 1024 240 660 284928 21.4418 13.5105 286.064 418.494 739.64 739.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 350 3.2e-05 2048 85 2040 240128 178.259 56.0751 1642.14 1672.84 3549.51 3549.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1800 0.000256 4096 380 1665 70000 13.9817 522.268 418.685 954.979 955.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1090 0.001024 4096 150 1125 17040 3.26666 102.014 104.777 210.108 210.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 2000 0.001024 512 480 615 17040 0.376096 0.359648 6.09859 13.0924 19.9959 20.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1200 0.000256 2048 290 2085 63360 9.28154 7.0551 344.609 208.996 570.044 570.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 850 0.000512 1024 250 1020 26400 2.39136 1.66502 38.1747 52.4433 94.7763 94.8662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 850 0.000512 4096 280 8565 25560 6.62832 964.499 209.646 1180.82 1180.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1730 0.000512 4096 290 705 35400 6.61709 109.965 209.079 325.707 325.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 960 0.001024 1024 100 495 17520 0.694272 9.56416 27.9141 38.2142 38.2749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1590 6.4e-05 1024 240 660 285120 21.4956 13.5232 280.535 419.12 734.804 734.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 350 3.2e-05 2048 85 2040 238080 178.495 56.0045 1601.15 1668.67 3504.51 3504.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1800 0.000256 4096 380 1665 70080 13.9817 515.5 419.047 948.571 948.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1090 0.001024 4096 150 1125 17024 3.26288 98.3185 104.736 206.371 206.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 2000 0.001024 512 480 615 16896 0.37504 0.360448 5.74419 13.0945 19.647 19.7206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1200 0.000256 2048 290 2085 63488 9.25264 7.06413 331.289 209.254 556.962 557.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 850 0.000512 1024 250 1020 26624 2.38762 1.67117 36.7656 52.4988 93.4215 93.5178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 850 0.000512 4096 280 8565 25472 6.6055 919.745 209.209 1135.61 1135.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1730 0.000512 4096 290 705 35456 6.61814 105.601 209.428 321.689 321.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 960 0.001024 1024 100 495 17536 0.69632 9.23859 27.9435 37.9225 37.9856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1590 6.4e-05 1024 240 660 285696 21.4463 13.5004 270.051 419.321 724.454 724.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 350 3.2e-05 2048 85 2040 237568 178.794 56.0432 1529.34 1670.11 3434.48 3434.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1800 0.000256 4096 380 1665 70016 13.9876 493.189 418.757 925.978 926.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1090 0.001024 4096 150 1125 16896 3.25414 106.883 104.49 214.677 214.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 2000 0.001024 512 480 615 16896 0.37552 0.362304 6.84448 13.1496 20.8024 20.8748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1200 0.000256 2048 290 2085 62976 9.23155 7.01878 384.594 208.955 609.901 609.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 850 0.000512 1024 250 1020 26112 2.36426 1.63968 42.3295 51.9426 98.3793 98.4678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 850 0.000512 4096 280 8565 25344 6.58394 1066.38 208.984 1281.99 1282.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1730 0.000512 4096 290 705 35328 6.61299 122.651 209.283 338.59 338.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 960 0.001024 1024 100 495 17472 0.695584 10.8125 27.9661 39.5201 39.5644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1590 6.4e-05 1024 240 660 284160 21.4828 15.2823 315.803 418.896 771.592 771.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 350 3.2e-05 2048 85 2040 233472 178.531 55.7478 1752.66 1666.99 3654.12 3654.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1800 0.000256 4096 380 1665 69888 13.9875 572.012 418.806 1004.85 1004.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1090 0.001024 4096 150 1125 16800 3.24198 111.106 103.926 218.327 218.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 2000 0.001024 512 480 615 16800 0.377696 0.36064 6.85146 13.142 20.8042 20.8794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1200 0.000256 2048 290 2085 63200 9.26317 7.05101 387.998 208.873 613.287 613.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 850 0.000512 1024 250 1020 25600 2.38461 1.64182 41.8637 51.9029 97.8894 97.9823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 850 0.000512 4096 280 8565 25400 6.6016 1084.75 209.131 1300.53 1300.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1730 0.000512 4096 290 705 35400 6.6209 123.111 209.517 339.292 339.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 960 0.001024 1024 100 495 17400 0.692448 10.8216 27.8565 39.4121 39.4733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1590 6.4e-05 1024 240 660 284800 21.5085 13.5188 316.304 418.763 770.224 770.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 350 3.2e-05 2048 85 2040 236800 178.101 55.9662 1781.02 1665.77 3681.04 3681.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1800 0.000256 4096 380 1665 70000 13.9756 576.762 419.056 1009.84 1009.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1090 0.001024 4096 150 1125 16896 3.26432 101.595 104.838 209.752 209.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 2000 0.001024 512 480 615 16384 0.374016 0.35808 5.98765 13.0236 19.8146 19.8881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1200 0.000256 2048 290 2085 63488 9.27117 7.08768 355.017 209.808 581.29 581.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 850 0.000512 1024 250 1020 25600 2.34662 1.61594 37.7879 51.3415 93.1962 93.2885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 850 0.000512 4096 280 8565 25344 6.60685 979.556 209.328 1195.53 1195.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1730 0.000512 4096 290 705 35328 6.61875 112.769 209.622 329.053 329.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 960 0.001024 1024 100 495 17408 0.695264 9.7488 26.9128 37.4012 37.4521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1590 6.4e-05 1024 240 660 284672 21.3875 13.484 286.923 418.408 740.335 740.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 350 3.2e-05 2048 85 2040 237568 178.637 55.9422 1634.26 1672.01 3541.05 3541.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1800 0.000256 4096 380 1665 69888 13.9831 526.225 419.151 959.407 959.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1090 0.001024 4096 150 1120 17152 3.26224 79.4885 104.946 187.75 187.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 2000 0.001024 512 480 620 17280 0.380224 0.363264 4.68154 13.22 18.7158 18.7887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1200 0.000256 2048 290 2080 64000 9.25677 7.09923 269.377 209.814 495.649 495.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 850 0.000512 1024 250 1020 26752 2.37981 1.66323 29.2379 52.4188 85.8015 85.8967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 850 0.000512 4096 280 8560 25664 6.61709 748.992 209.798 965.452 965.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1730 0.000512 4096 290 700 35584 6.61494 84.4698 209.66 300.788 300.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 960 0.001024 1024 100 500 17600 0.695808 7.28704 28.7265 36.752 36.8125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1590 6.4e-05 1024 240 660 285952 21.4301 13.4984 220.884 419.367 675.312 675.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 350 3.2e-05 2048 85 2040 242688 178.53 56.0605 2179.47 1676.89 4091.14 4091.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1800 0.000256 4096 380 1660 70208 13.9941 400.109 419.537 833.685 833.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1090 0.001024 4096 150 1120 17120 3.26246 88.9214 104.721 196.955 197.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 2000 0.001024 512 480 620 17280 0.376832 0.362464 5.30365 13.1987 19.3124 19.3875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1200 0.000256 2048 290 2080 64000 9.30246 7.17392 303.188 209.647 529.413 529.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 850 0.000512 1024 250 1020 26720 2.37971 1.6616 33.0636 52.3366 89.5422 89.6329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 850 0.000512 4096 280 8560 25640 6.62938 840.055 209.517 1056.24 1056.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1730 0.000512 4096 290 700 35600 6.62733 95.1625 209.623 311.455 311.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 960 0.001024 1024 100 500 17600 0.69696 8.35165 28.455 37.5459 37.6095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1590 6.4e-05 1024 240 660 286080 21.4975 13.5244 246.874 419.106 701.133 701.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 350 3.2e-05 2048 85 2040 241920 178.817 56.1234 1422.71 1675.92 3333.76 3333.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1800 0.000256 4096 380 1660 70200 13.9936 448.221 419.138 881.398 881.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1090 0.001024 4096 150 1120 17136 3.26438 85.2591 104.947 193.524 193.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 2000 0.001024 512 480 620 17184 0.378112 0.361312 4.94403 13.1831 18.9375 19.0117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1200 0.000256 2048 290 2080 63936 9.28048 7.05126 283.046 209.517 508.998 509.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 850 0.000512 1024 250 1020 26880 2.38349 1.66909 30.9703 52.5269 87.6519 87.7424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 850 0.000512 4096 280 8560 25632 6.6313 783.696 209.71 1000.08 1000.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1730 0.000512 4096 290 700 35568 6.60813 88.4202 209.667 304.739 304.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 960 0.001024 1024 100 500 17568 0.696416 7.76397 28.4019 36.9049 36.9684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1590 6.4e-05 1024 240 660 285696 21.4322 13.5086 230.26 419.443 684.773 684.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 350 3.2e-05 2048 85 2040 241152 178.269 56.019 1316.88 1674.21 3225.57 3225.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1800 0.000256 4096 380 1660 70176 13.9926 416.716 419.531 850.285 850.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1090 0.001024 4096 150 1120 17136 3.26653 85.914 104.978 194.213 194.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 2000 0.001024 512 480 620 17248 0.378048 0.360384 5.08723 13.1769 19.0739 19.1466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1200 0.000256 2048 290 2080 63840 9.28429 7.0591 287.112 209.516 513.071 513.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 850 0.000512 1024 250 1020 26880 2.3921 1.66362 31.8182 52.533 88.5081 88.5986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 850 0.000512 4096 280 8560 25592 6.61709 793.266 209.511 1009.44 1009.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1730 0.000512 4096 290 700 35560 6.61328 90.2129 209.641 306.512 306.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 960 0.001024 1024 100 500 17584 0.69872 7.95888 27.2926 35.9951 36.0586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1590 6.4e-05 1024 240 660 285824 21.4964 13.5209 234.517 419.391 689.054 689.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 350 3.2e-05 2048 85 2040 240128 178.964 56.121 1337.39 1674.03 3246.71 3246.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1800 0.000256 4096 380 1660 70168 13.9863 422.893 419.452 856.376 856.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1090 0.001024 4096 150 1120 17088 3.25859 84.2711 104.775 192.357 192.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 2000 0.001024 512 480 620 17280 0.37888 0.362496 5.02512 13.2369 19.0742 19.1488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1200 0.000256 2048 290 2080 63744 9.248 7.03315 285.265 209.217 510.864 510.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 850 0.000512 1024 250 1020 26624 2.38182 1.67014 31.524 52.4657 88.1413 88.2344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 850 0.000512 4096 280 8560 25600 6.61133 766.008 209.623 982.289 982.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1730 0.000512 4096 290 700 35520 6.62458 91.6445 209.553 307.867 307.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 960 0.001024 1024 100 500 17536 0.693472 7.95942 28.1883 36.8837 36.9448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1590 6.4e-05 1024 240 660 285696 21.4491 13.4966 237.051 419.526 691.656 691.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 350 3.2e-05 2048 85 2040 241664 178.465 56.091 1362.85 1677 3274.61 3274.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1800 0.000256 4096 380 1660 70144 13.9776 429.876 419.393 863.292 863.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1090 0.001024 4096 150 1120 17064 3.25782 102.429 104.591 210.33 210.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 2000 0.001024 512 480 620 17280 0.377824 0.362144 6.37558 13.2214 20.4072 20.4804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1200 0.000256 2048 290 2080 63936 9.3055 7.07174 358.391 209.701 584.569 584.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 850 0.000512 1024 250 1020 26784 2.38381 1.66864 39.7888 52.3836 96.3234 96.4116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 850 0.000512 4096 280 8560 25560 6.60406 984.682 209.254 1200.58 1200.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1730 0.000512 4096 290 700 35568 6.62406 112.496 209.599 328.764 328.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 960 0.001024 1024 100 500 17568 0.694272 9.96416 27.9779 38.6785 38.7406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1590 6.4e-05 1024 240 660 285696 21.4872 13.523 290.239 418.966 744.346 744.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 350 3.2e-05 2048 85 2040 241920 178.231 56.1562 1666.69 1674.74 3576.01 3576.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1800 0.000256 4096 380 1660 70128 13.9871 523.856 418.913 956.798 956.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1090 0.001024 4096 150 1120 16992 3.25632 77.3852 104.692 185.384 185.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 2000 0.001024 512 480 620 16992 0.376928 0.35936 4.45002 13.1914 18.4481 18.5223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1200 0.000256 2048 290 2080 63360 9.24928 7.03898 247.904 209.256 473.547 473.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 850 0.000512 1024 250 1020 26496 2.36739 1.64662 27.6243 52.1377 83.8751 83.9639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 850 0.000512 4096 280 8560 25488 6.60755 682.076 209.461 898.187 898.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1730 0.000512 4096 290 700 35424 6.60938 77.7748 209.408 293.834 293.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 960 0.001024 1024 100 500 17424 0.689952 6.94886 26.6751 34.3565 34.4188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1590 6.4e-05 1024 240 660 285696 21.4171 13.7233 202.916 419.407 657.594 657.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 350 3.2e-05 2048 85 2040 239616 177.5 55.981 1147.48 1670.8 3051.94 3052.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1800 0.000256 4096 380 1660 69984 13.9755 363.472 418.999 796.491 796.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1090 0.001024 4096 150 1120 17040 3.2511 101.478 104.606 209.39 209.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 2000 0.001024 512 480 620 17120 0.376832 0.360256 6.0559 13.1827 20.0454 20.1193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1200 0.000256 2048 290 2080 63680 9.22934 7.06765 342.024 209.146 567.566 567.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 850 0.000512 1024 250 1020 26560 2.37082 1.64864 37.8921 52.2228 94.2333 94.3225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 850 0.000512 4096 280 8560 25600 6.62528 948.661 209.793 1165.12 1165.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1730 0.000512 4096 290 700 35520 6.61994 108.14 209.582 324.385 324.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 960 0.001024 1024 100 500 17520 0.694272 9.54163 26.8548 37.1316 37.1913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1590 6.4e-05 1024 240 660 286080 21.4236 13.513 279.433 419.531 734.03 734.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 350 3.2e-05 2048 85 2040 240640 178.559 56.1111 1596.2 1677.32 3508.39 3508.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1800 0.000256 4096 380 1660 70160 13.9903 506.937 419.537 940.51 940.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1090 0.001024 4096 150 1120 16960 3.25018 73.8939 105.532 182.729 182.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 2000 0.001024 512 480 620 16960 0.374944 0.360864 4.3337 13.2419 18.3875 18.4577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1200 0.000256 2048 290 2080 63360 9.19514 6.99802 239.297 210.288 465.878 465.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 850 0.000512 1024 250 1020 26240 2.35882 1.64051 26.5476 52.3578 83.0056 83.0956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 850 0.000512 4096 280 8560 25440 6.61299 659.653 211.131 877.44 877.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1730 0.000512 4096 290 700 35360 6.59658 75.2632 211 292.901 292.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 960 0.001024 1024 100 500 17440 0.690176 6.744 26.9453 34.4209 34.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1590 6.4e-05 1024 240 660 285440 21.4182 13.4978 196.47 423.281 654.795 654.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 350 3.2e-05 2048 85 2040 240640 178.204 56.0149 1115.43 1692.26 3042.1 3042.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1800 0.000256 4096 380 1660 70080 13.9932 354.263 423.285 791.584 791.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1090 0.001024 4096 150 1120 17088 3.2657 95.2075 104.936 203.464 203.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 2000 0.001024 512 480 620 17088 0.379328 0.366592 5.66787 13.2145 19.7069 19.7837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1200 0.000256 2048 290 2080 63744 9.2496 7.05126 320.132 209.618 546.157 546.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 850 0.000512 1024 250 1020 26496 2.37165 1.66579 35.5117 52.3338 91.9829 92.0759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 850 0.000512 4096 280 8560 25536 6.60928 888.149 209.512 1104.32 1104.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1730 0.000512 4096 290 700 35520 6.62938 101.48 209.669 317.822 317.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 960 0.001024 1024 100 500 17472 0.693472 8.90566 27.8928 37.5345 37.5973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1590 6.4e-05 1024 240 660 284928 21.4018 13.5479 261.137 418.842 715.058 715.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 350 3.2e-05 2048 85 2040 239616 178.242 56.0089 1493.64 1674.14 3402.23 3402.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1800 0.000256 4096 380 1660 70080 13.9962 476.271 420.362 910.675 910.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1090 0.001024 4096 150 1120 16896 3.2464 72.051 104.35 179.7 179.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 2000 0.001024 512 480 620 16896 0.376832 0.360768 4.09213 13.1404 18.0433 18.1178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1200 0.000256 2048 290 2080 62976 9.23757 7.06339 227.903 208.709 453.016 453.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 850 0.000512 1024 250 1020 26112 2.36618 1.64438 25.3296 51.9045 81.3467 81.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 850 0.000512 4096 280 8560 25344 6.58198 629.326 208.78 844.732 844.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1730 0.000512 4096 290 700 35328 6.59456 72.6619 209.071 288.371 288.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 960 0.001024 1024 100 500 17280 0.689376 6.41498 27.6211 34.7679 34.8283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1590 6.4e-05 1024 240 660 284160 21.4637 13.4965 187.019 418.562 640.67 640.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 350 3.2e-05 2048 85 2040 233472 178.547 55.714 1036.53 1665.05 2936.03 2936.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1800 0.000256 4096 380 1660 69888 13.9837 338.297 418.446 770.769 770.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1090 0.001024 4096 150 1120 17000 3.25434 96.9562 104.372 204.635 204.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 2000 0.001024 512 480 620 17200 0.380064 0.362368 5.9689 13.2079 19.9915 20.0684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1200 0.000256 2048 290 2080 64000 9.31661 7.09632 337.667 209.598 563.778 563.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 850 0.000512 1024 250 1020 26400 2.39206 1.65747 37.1209 52.2933 93.564 93.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 850 0.000512 4096 280 8560 25600 6.62323 930.386 209.658 1146.71 1146.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1730 0.000512 4096 290 700 35500 6.61571 105.952 209.333 321.944 322.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 960 0.001024 1024 100 500 17500 0.694528 9.41453 27.8785 38.0302 38.0889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1590 6.4e-05 1024 240 660 285600 21.5026 13.5332 273.445 418.754 727.363 727.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 350 3.2e-05 2048 85 2040 240000 178.786 56.1676 1560.47 1674 3469.61 3469.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1800 0.000256 4096 380 1660 70100 13.9837 496.785 418.886 929.701 929.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1090 0.001024 4096 150 1120 16800 3.23981 73.9879 103.961 181.241 181.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 2000 0.001024 512 480 620 16800 0.378144 0.361056 4.20803 13.1548 18.1718 18.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1200 0.000256 2048 290 2080 63200 9.26362 7.04173 235.991 208.98 461.379 461.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 850 0.000512 1024 250 1020 25600 2.37773 1.64198 25.4601 51.958 81.5379 81.6292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 850 0.000512 4096 280 8560 25400 6.60288 649.257 209.289 865.193 865.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1730 0.000512 4096 290 700 35400 6.61914 74.7044 209.662 291.028 291.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 960 0.001024 1024 100 500 17400 0.693696 6.57856 26.7756 34.0884 34.1506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1590 6.4e-05 1024 240 660 284800 21.5246 13.5212 192.985 419.167 647.33 647.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 350 3.2e-05 2048 85 2040 236800 178.105 55.8373 1083.27 1667.38 2984.78 2984.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1800 0.000256 4096 380 1660 70000 13.9899 347.881 419.491 781.405 781.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1090 0.001024 4096 150 1120 17024 3.25581 119.208 104.678 227.195 227.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 2000 0.001024 512 480 620 17024 0.374784 0.360448 7.6407 13.1374 21.5828 21.6556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1200 0.000256 2048 290 2080 63616 9.26813 7.05958 428.689 209.739 654.86 654.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 850 0.000512 1024 250 1020 26432 2.35981 1.64288 47.3411 52.0028 103.449 103.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 850 0.000512 4096 280 8560 25536 6.61091 1182.27 209.52 1398.45 1398.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1730 0.000512 4096 290 700 35504 6.61101 134.744 209.643 351.043 351.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 960 0.001024 1024 100 500 17472 0.692192 11.9567 27.7751 40.4667 40.5297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1590 6.4e-05 1024 240 660 284928 21.4398 13.5074 348.933 418.733 802.742 802.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 350 3.2e-05 2048 85 2040 240128 178.129 56.0947 1985.23 1674.41 3894.05 3894.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1800 0.000256 4096 380 1660 70112 13.9945 630.155 419.501 1063.7 1063.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1090 0.001024 4096 150 1120 16800 3.23683 82.4269 104.075 189.789 189.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 2000 0.001024 512 480 620 17024 0.37888 0.362496 5.0609 13.214 19.0874 19.1613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1200 0.000256 2048 290 2080 62720 9.18042 6.97139 275.942 207.557 499.75 499.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 850 0.000512 1024 250 1020 25984 2.37574 1.65107 30.6094 52.1523 86.8888 86.9765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 850 0.000512 4096 280 8560 25312 6.58118 769.946 208.914 985.489 985.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1730 0.000512 4096 290 700 35392 6.61418 88.251 209.696 304.608 304.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 960 0.001024 1024 100 500 17248 0.690176 7.79389 27.595 36.1201 36.1818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1590 6.4e-05 1024 240 660 284928 21.4095 13.4947 227.962 418.89 681.883 681.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 350 3.2e-05 2048 85 2040 236544 178.989 55.9452 1280.12 1674.47 3189.72 3189.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1800 0.000256 4096 380 1660 69888 13.9842 416.938 418.858 849.822 849.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1090 0.001024 4096 150 1120 17040 3.26042 115.87 104.815 223.998 224.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 2000 0.001024 512 480 620 17040 0.376128 0.360064 7.36454 13.1014 21.2735 21.3466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1200 0.000256 2048 290 2080 63360 9.26352 7.05402 408.414 209.259 634.093 634.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 850 0.000512 1024 250 1020 26400 2.39363 1.67117 45.4328 52.4883 102.085 102.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 850 0.000512 4096 280 8560 25560 6.62931 1141.55 209.695 1357.91 1357.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1730 0.000512 4096 290 700 35520 6.62323 129.585 209.777 346.027 346.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 960 0.001024 1024 100 500 17520 0.6976 11.4727 26.9434 39.1532 39.2155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1590 6.4e-05 1024 240 660 285120 21.4915 13.5283 335.52 419.006 789.671 789.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 350 3.2e-05 2048 85 2040 238080 178.439 55.9862 1889.35 1670.1 3794.07 3794.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1800 0.000256 4096 380 1660 70080 13.9877 607.409 419.344 1040.78 1040.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1090 0.001024 4096 150 1120 16800 3.24541 83.5163 104.071 190.888 190.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 2000 0.001024 512 480 620 16800 0.37856 0.360512 4.95251 13.1748 18.9355 19.0098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1200 0.000256 2048 290 2080 63360 9.25277 7.09834 277.581 209.314 503.347 503.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 850 0.000512 1024 250 1020 25920 2.37302 1.64435 30.1914 51.9659 86.272 86.3642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 850 0.000512 4096 280 8560 25440 6.62934 766.484 209.511 982.673 982.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1730 0.000512 4096 290 700 35280 6.59661 87.4448 208.944 303.03 303.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 960 0.001024 1024 100 500 17280 0.688704 7.76154 27.6382 36.1313 36.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1590 6.4e-05 1024 240 660 284160 21.4137 13.5018 226.081 417.589 678.713 678.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 350 3.2e-05 2048 85 2040 238080 178.154 55.925 1278.55 1669.28 3182.1 3182.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1800 0.000256 4096 380 1660 69840 13.979 410.661 418.331 843.015 843.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1090 0.001024 4096 150 1120 17024 3.25782 112.749 104.689 220.75 220.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 2000 0.001024 512 480 620 16896 0.377056 0.36 7.02835 13.097 20.9352 21.0145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1200 0.000256 2048 290 2080 63488 9.26512 7.04448 396.924 209.301 622.643 622.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 850 0.000512 1024 250 1020 26624 2.39024 1.67117 44.446 52.5063 101.12 101.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 850 0.000512 4096 280 8560 25472 6.60624 1109.19 209.111 1324.96 1325.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1730 0.000512 4096 290 700 35456 6.61709 125.892 209.327 341.882 341.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 960 0.001024 1024 100 500 17408 0.690176 11.1743 27.8005 39.71 39.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1590 6.4e-05 1024 240 660 285696 21.4398 13.4988 326.354 419.154 780.581 780.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 350 3.2e-05 2048 85 2040 237568 178.72 55.9494 1834.58 1670.3 3739.75 3739.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1800 0.000256 4096 380 1660 70016 13.9837 591.802 418.74 1024.57 1024.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1090 0.001024 4096 150 1120 16896 3.25978 81.619 104.677 189.609 189.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 2000 0.001024 512 480 620 16384 0.374848 0.356352 4.70179 13.009 18.5116 18.5815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1200 0.000256 2048 290 2080 63488 9.28128 7.05952 268.136 209.532 494.111 494.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 850 0.000512 1024 250 1020 25600 2.3449 1.61542 28.6499 51.2953 84.0079 84.0946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 850 0.000512 4096 280 8560 25344 6.61059 738.048 209.083 953.787 953.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1730 0.000512 4096 290 700 35328 6.61443 85.3317 209.291 301.282 301.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 960 0.001024 1024 100 500 17152 0.685216 7.41603 26.489 34.634 34.6806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1590 6.4e-05 1024 240 660 284672 21.3846 13.5086 217.414 417.897 670.337 670.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 350 3.2e-05 2048 85 2040 237568 178.651 55.8797 1226.26 1670.62 3131.6 3131.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1800 0.000256 4096 380 1660 69888 13.9873 396.11 418.633 828.775 828.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1090 0.001024 4096 150 1120 16896 3.25018 100.26 104.43 207.993 208.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 2000 0.001024 512 480 620 16896 0.376832 0.360416 6.14963 13.1498 20.1062 20.1789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1200 0.000256 2048 290 2080 62976 9.2303 7.02538 343.999 208.947 569.298 569.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 850 0.000512 1024 250 1020 26112 2.36749 1.64454 37.7016 51.9476 93.7588 93.8484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 850 0.000512 4096 280 8560 25344 6.58378 963.856 208.937 1179.42 1179.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1730 0.000512 4096 290 700 35328 6.59456 109.641 209.148 325.428 325.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 960 0.001024 1024 100 500 17280 0.690752 9.70755 27.7392 38.1808 38.2259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1590 6.4e-05 1024 240 660 284160 21.4603 13.4947 280.311 418.992 734.386 734.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 350 3.2e-05 2048 85 2040 233472 178.458 55.6581 1573.31 1666.32 3473.93 3474.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1800 0.000256 4096 380 1660 69888 13.9782 515.91 418.673 948.606 948.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1090 0.001024 4096 150 1120 16512 3.21866 74.6967 103.302 181.272 181.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 2000 0.001024 512 480 620 16128 0.36864 0.352256 4.17152 12.7526 17.7143 17.7874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1200 0.000256 2048 290 2080 61440 9.18733 6.98832 237.155 207.13 460.563 460.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 850 0.000512 1024 250 1020 26112 2.37974 1.6568 26.7152 52.1528 83.0111 83.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 850 0.000512 4096 280 8560 24960 6.54758 659.856 207.71 874.161 874.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1730 0.000512 4096 290 700 34944 6.54483 75.9195 208 290.511 290.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 960 0.001024 1024 100 500 16896 0.682752 6.81021 27.2528 34.7894 34.8358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1590 6.4e-05 1024 240 660 282624 21.4294 13.4595 197.94 416.686 649.65 649.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 350 3.2e-05 2048 85 2040 221184 179.207 55.0502 1044.94 1648.78 2928.17 2928.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1800 0.000256 4096 380 1660 69504 13.9653 356.846 417.967 788.823 788.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1090 0.001024 4096 150 1120 16800 3.23635 104.681 103.864 211.835 211.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 2000 0.001024 512 480 620 16800 0.377408 0.360928 6.39251 13.1404 20.3436 20.4186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1200 0.000256 2048 290 2080 63200 9.25626 7.03981 359.683 208.856 584.945 585.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 850 0.000512 1024 250 1020 25600 2.38512 1.64234 38.5386 51.9023 94.5684 94.6552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 850 0.000512 4096 280 8560 25400 6.60278 992.747 209.09 1208.48 1208.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1730 0.000512 4096 290 700 35400 6.61898 113.549 209.388 329.599 329.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 960 0.001024 1024 100 500 17400 0.690432 10.0228 27.8831 38.6377 38.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1590 6.4e-05 1024 240 660 284800 21.5283 14.2336 293.379 418.883 748.156 748.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 350 3.2e-05 2048 85 2040 236800 178.129 55.9671 1645.31 1665.55 3545.15 3545.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1800 0.000256 4096 380 1660 70000 13.9756 528.444 418.926 961.389 961.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1090 0.001024 4096 150 1120 16400 3.19853 76.7621 102.877 182.887 182.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 2000 0.001024 512 480 620 16000 0.36864 0.352128 4.43882 12.7532 17.9847 18.0581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1200 0.000256 2048 290 2080 62400 9.18694 6.99802 254.63 207.346 478.261 478.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 850 0.000512 1024 250 1020 25600 2.39101 1.64973 27.6461 52.2178 84.0036 84.0979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 850 0.000512 4096 280 8560 25200 6.61027 710.154 209.259 926.067 926.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1730 0.000512 4096 290 700 35200 6.62067 79.7225 209.555 295.942 295.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 960 0.001024 1024 100 500 17200 0.693472 7.0295 26.7581 34.5233 34.5664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1590 6.4e-05 1024 240 660 281600 21.4774 13.482 206.271 417.238 658.604 658.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 350 3.2e-05 2048 85 2040 230400 176.834 55.1691 1140.37 1650.88 3023.44 3023.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1800 0.000256 4096 380 1660 69600 13.9674 376.134 418.282 808.429 808.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1090 0.001024 4096 150 1128 17120 3.26272 81.1261 104.771 189.211 189.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 2000 0.001024 512 480 624 17216 0.378592 0.367616 4.74006 13.2057 18.7612 18.8349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1200 0.000256 2048 290 2088 64000 9.25258 7.19277 266.159 209.617 492.323 492.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 850 0.000512 1024 250 1032 26752 2.37245 1.66707 29.008 52.3664 85.5125 85.6048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 850 0.000512 4096 280 8568 25632 6.61779 743.478 209.497 959.638 959.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1730 0.000512 4096 290 696 35616 6.6287 82.344 209.533 298.55 298.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 960 0.001024 1024 100 504 17568 0.69472 7.26832 27.4632 35.4672 35.5226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1590 6.4e-05 1024 240 672 285696 21.4241 13.496 221.35 418.974 675.381 675.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 350 3.2e-05 2048 85 2040 241664 178.769 56.2993 2107.18 1675.63 4018.06 4018.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1800 0.000256 4096 380 1680 70112 13.9842 398.895 419.135 832.059 832.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1090 0.001024 4096 150 1128 17120 3.26861 85.6064 104.897 193.826 193.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 2000 0.001024 512 480 624 17200 0.37888 0.363872 5.05357 13.2137 19.0819 19.1562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1200 0.000256 2048 290 2088 64000 9.2967 7.0919 282.818 209.818 509.134 509.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 850 0.000512 1024 250 1032 26720 2.38733 1.66099 30.822 52.3821 87.3542 87.4527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 850 0.000512 4096 280 8568 25640 6.62685 782.558 209.762 998.993 999.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1730 0.000512 4096 290 696 35600 6.62118 87.9258 209.682 304.274 304.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 960 0.001024 1024 100 504 17560 0.695904 7.79638 29.4465 37.9837 38.0378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1590 6.4e-05 1024 240 672 285760 21.5228 13.5954 232.223 419.45 686.932 687.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 350 3.2e-05 2048 85 2040 241920 178.897 56.1341 1320.97 1676.76 3232.96 3233.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1800 0.000256 4096 380 1680 70080 13.9833 420.027 419.363 853.417 853.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1090 0.001024 4096 150 1128 17088 3.25866 83.7834 104.685 191.779 191.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 2000 0.001024 512 480 624 17184 0.37728 0.362688 4.96243 13.1709 18.9464 19.0201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1200 0.000256 2048 290 2088 63936 9.27315 7.15725 278.785 209.4 504.723 504.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 850 0.000512 1024 250 1032 26880 2.3848 1.66733 30.9217 52.5584 87.6345 87.7291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 850 0.000512 4096 280 8568 25632 6.62701 771.424 209.576 987.675 987.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1730 0.000512 4096 290 696 35616 6.62323 86.8536 209.736 303.258 303.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 960 0.001024 1024 100 504 17568 0.694496 7.75149 28.2848 36.7754 36.8298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1590 6.4e-05 1024 240 672 285696 21.438 13.5816 229.94 418.899 683.992 684.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 350 3.2e-05 2048 85 2040 241152 178.103 56.0601 1296.71 1672.59 3203.66 3203.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1800 0.000256 4096 380 1680 70080 13.9767 413.557 419.172 846.751 846.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1090 0.001024 4096 150 1128 16992 3.25453 61.366 104.423 169.095 169.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 2000 0.001024 512 480 624 17088 0.378432 0.363296 3.31955 13.206 17.339 17.4121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1200 0.000256 2048 290 2088 63744 9.25398 7.07206 179.214 209.448 405.088 405.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 850 0.000512 1024 250 1032 26496 2.37827 1.66342 19.9352 52.2813 76.3581 76.4506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 850 0.000512 4096 280 8568 25536 6.6129 496.179 209.328 712.162 712.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1730 0.000512 4096 290 696 35520 6.61504 55.5626 209.369 271.59 271.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 960 0.001024 1024 100 504 17472 0.690176 5.06128 26.9887 32.7836 32.8409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1590 6.4e-05 1024 240 672 284928 21.4079 13.5153 148.539 418.371 601.962 602.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 350 3.2e-05 2048 85 2040 239616 178.341 55.9169 831.722 1673.2 2739.36 2739.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1800 0.000256 4096 380 1680 69984 13.9746 267.045 418.988 700.051 700.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1090 0.001024 4096 150 1128 17080 3.25824 93.5807 104.769 201.662 201.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 2000 0.001024 512 480 624 17136 0.378688 0.362496 5.80003 13.176 19.7882 19.8619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1200 0.000256 2048 290 2088 63840 9.30387 7.06768 320.966 209.571 547.01 547.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 850 0.000512 1024 250 1032 26880 2.38986 1.66781 35.9311 52.5292 92.6239 92.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 850 0.000512 4096 280 8568 25592 6.61482 895.328 209.645 1111.63 1111.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1730 0.000512 4096 290 696 35560 6.61722 101.032 209.539 317.234 317.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 960 0.001024 1024 100 504 17528 0.692576 8.96278 27.9051 37.6032 37.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1590 6.4e-05 1024 240 672 285376 21.5088 13.5199 265.251 419.363 719.776 719.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 350 3.2e-05 2048 85 2040 240128 178.575 56.0911 1494.74 1674.02 3403.61 3403.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1800 0.000256 4096 380 1680 70056 13.9735 481.855 419.309 915.184 915.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1090 0.001024 4096 150 1128 17024 3.25648 66.2791 104.771 174.359 174.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 2000 0.001024 512 480 624 17024 0.3744 0.36032 3.7135 13.1371 17.6574 17.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1200 0.000256 2048 290 2088 63616 9.26858 7.12851 202.759 209.672 428.93 429.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 850 0.000512 1024 250 1032 26432 2.36154 1.64698 22.5032 52.003 78.617 78.7046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 850 0.000512 4096 280 8568 25536 6.6233 560.99 209.593 777.251 777.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1730 0.000512 4096 290 696 35504 6.6255 63.4171 209.539 279.625 279.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 960 0.001024 1024 100 504 17472 0.692416 5.77379 26.2761 32.7865 32.8447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1590 6.4e-05 1024 240 672 284928 21.4406 13.511 169.03 418.749 622.861 622.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 350 3.2e-05 2048 85 2040 240128 178.188 56.0323 951.983 1674.39 2860.79 2860.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1800 0.000256 4096 380 1680 70000 13.9703 301.231 419.463 734.708 734.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1090 0.001024 4096 150 1128 17088 3.26509 90.6114 104.763 198.689 198.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 2000 0.001024 512 480 624 17152 0.377344 0.36224 5.49181 13.2239 19.5291 19.6014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1200 0.000256 2048 290 2088 63744 9.24035 7.03392 307.044 209.085 532.51 532.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 850 0.000512 1024 250 1032 26624 2.38224 1.67104 34.0145 52.4292 90.5979 90.6879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 850 0.000512 4096 280 8568 25600 6.61392 821.672 209.475 1037.8 1037.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1730 0.000512 4096 290 696 35584 6.62099 97.8227 209.51 313.996 314.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 960 0.001024 1024 100 504 17536 0.69632 8.69581 26.8841 36.3174 36.3729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1590 6.4e-05 1024 240 672 285696 21.4205 13.4966 257.613 419.154 711.814 711.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 350 3.2e-05 2048 85 2040 241664 178.157 56.0244 1462.05 1675.25 3371.67 3371.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1800 0.000256 4096 380 1680 70080 13.9925 467.035 420.676 901.749 901.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1090 0.001024 4096 150 1128 17024 3.2664 65.2943 104.761 173.377 173.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 2000 0.001024 512 480 624 16896 0.374784 0.35888 3.64858 13.0951 17.5493 17.6189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1200 0.000256 2048 290 2088 63488 9.24566 7.04035 200.881 209.169 426.441 426.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 850 0.000512 1024 250 1032 26624 2.38339 1.67526 22.7356 52.4925 79.3895 79.4771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 850 0.000512 4096 280 8568 25472 6.60733 523.653 209.137 739.443 739.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1730 0.000512 4096 290 696 35456 6.61312 64.981 209.233 280.87 280.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 960 0.001024 1024 100 504 17408 0.692224 5.72003 26.6793 33.1352 33.1879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1590 6.4e-05 1024 240 672 285696 21.4356 13.5004 173.096 419.056 627.219 627.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 350 3.2e-05 2048 85 2040 237568 178.724 55.9989 956.079 1670.77 2861.76 2861.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1800 0.000256 4096 380 1680 70016 13.9852 306.89 419.276 740.194 740.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1090 0.001024 4096 150 1128 17064 3.26099 100.102 104.678 208.092 208.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 2000 0.001024 512 480 624 17136 0.380928 0.362592 6.13203 13.2188 20.1642 20.2384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1200 0.000256 2048 290 2088 63936 9.30928 7.07341 342.789 209.705 568.978 569.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 850 0.000512 1024 250 1032 26784 2.3815 1.66336 38.0496 52.3778 94.5731 94.6643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 850 0.000512 4096 280 8568 25560 6.61702 944.69 209.382 1160.73 1160.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1730 0.000512 4096 290 696 35568 6.61933 107.08 209.487 323.228 323.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 960 0.001024 1024 100 504 17496 0.692992 9.6257 27.8619 38.2255 38.2771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1590 6.4e-05 1024 240 672 285696 21.4902 13.5268 281.124 418.947 735.219 735.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 350 3.2e-05 2048 85 2040 241920 178.189 56.1557 1598.24 1675.23 3508.01 3508.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1800 0.000256 4096 380 1680 70056 13.9877 509.167 419.031 942.23 942.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1090 0.001024 4096 150 1128 16992 3.25805 75.9743 104.687 183.972 184.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 2000 0.001024 512 480 624 16992 0.376832 0.360448 4.36186 13.1696 18.3397 18.4115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1200 0.000256 2048 290 2088 63360 9.24518 7.0688 238.407 209.065 463.888 463.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 850 0.000512 1024 250 1032 26496 2.36915 1.64746 26.6076 52.0899 82.816 82.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 850 0.000512 4096 280 8568 25488 6.62115 661.137 209.324 877.129 877.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1730 0.000512 4096 290 696 35424 6.61914 74.9947 209.18 290.839 290.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 960 0.001024 1024 100 504 17424 0.691648 6.7665 27.775 35.2756 35.3269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1590 6.4e-05 1024 240 672 285696 21.418 13.7299 197.485 418.947 651.712 651.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 350 3.2e-05 2048 85 2040 239616 177.561 55.8961 1108.52 1668.76 3010.94 3011.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1800 0.000256 4096 380 1680 69984 13.9817 354.666 438.095 806.791 806.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1090 0.001024 4096 150 1128 17040 3.26362 96.5345 104.608 204.46 204.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 2000 0.001024 512 480 624 17120 0.377952 0.363008 5.82272 13.1719 19.8089 19.8854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1200 0.000256 2048 290 2088 63680 9.24061 7.04128 322.332 208.921 547.637 547.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 850 0.000512 1024 250 1032 26560 2.368 1.64934 35.8389 52.1814 92.1422 92.2377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 850 0.000512 4096 280 8568 25600 6.62717 898.433 209.614 1114.72 1114.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1730 0.000512 4096 290 696 35520 6.61914 101.495 209.302 317.459 317.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 960 0.001024 1024 100 504 17520 0.69632 9.10963 26.8556 36.7058 36.7616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1590 6.4e-05 1024 240 672 285440 21.4606 13.5108 267.221 419.207 721.533 721.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 350 3.2e-05 2048 85 2040 240640 178.56 56.2278 1510.58 1675.86 3421.42 3421.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1800 0.000256 4096 380 1680 70000 13.9762 483.581 419.538 917.14 917.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1090 0.001024 4096 150 1128 16960 3.25747 73.6276 104.612 181.551 181.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 2000 0.001024 512 480 624 16960 0.376896 0.36016 4.22634 13.1195 18.1561 18.2307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1200 0.000256 2048 290 2088 63360 9.19741 7.0144 231.536 208.281 456.132 456.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 850 0.000512 1024 250 1032 26240 2.35789 1.64045 25.7053 51.8598 81.6609 81.7526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 850 0.000512 4096 280 8568 25440 6.61171 639.048 209.187 854.893 854.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1730 0.000512 4096 290 696 35360 6.59456 72.811 208.959 288.409 288.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 960 0.001024 1024 100 504 17440 0.693792 6.54512 27.8171 35.0981 35.1529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1590 6.4e-05 1024 240 672 285440 21.4145 13.4984 192.358 419.197 646.601 646.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 350 3.2e-05 2048 85 2040 240640 178.213 56.0693 1079.84 1675.92 2990.23 2990.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1800 0.000256 4096 380 1680 69920 13.9867 345.233 419.019 778.288 778.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1090 0.001024 4096 150 1128 16992 3.25302 115.022 105.425 223.753 223.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 2000 0.001024 512 480 624 17088 0.378016 0.36112 7.49968 13.3331 21.6452 21.7166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1200 0.000256 2048 290 2088 63744 9.24029 7.04723 416.444 211.5 644.336 644.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 850 0.000512 1024 250 1032 26496 2.37402 1.66528 46.311 52.7809 103.229 103.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 850 0.000512 4096 280 8568 25536 6.61229 1147.59 211.338 1365.58 1365.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1730 0.000512 4096 290 696 35520 6.6232 130.101 211.37 348.139 348.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 960 0.001024 1024 100 504 17472 0.69376 11.7397 27.0575 39.5337 39.5881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1590 6.4e-05 1024 240 672 284928 21.4066 13.4921 343.4 422.382 800.81 800.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 350 3.2e-05 2048 85 2040 239616 178.063 55.9355 1925.96 1688.81 3848.96 3849.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1800 0.000256 4096 380 1680 69984 13.9754 617.999 422.842 1054.86 1054.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1090 0.001024 4096 150 1128 16896 3.25498 81.1192 104.509 188.937 188.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 2000 0.001024 512 480 624 16896 0.376992 0.360832 4.83984 13.1477 18.7974 18.8724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1200 0.000256 2048 290 2088 62976 9.23648 7.07184 262.077 208.846 487.332 487.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 850 0.000512 1024 250 1032 26112 2.36947 1.644 29.1139 51.9396 85.166 85.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 850 0.000512 4096 280 8568 25344 6.59251 732.66 208.984 948.28 948.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1730 0.000512 4096 290 696 35328 6.60829 82.9253 209.014 298.592 298.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 960 0.001024 1024 100 504 17280 0.690176 7.42781 27.6642 35.8233 35.8788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1590 6.4e-05 1024 240 672 284160 21.451 13.4963 219.369 418.847 673.294 673.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 350 3.2e-05 2048 85 2040 233472 178.558 55.7515 1202.55 1666.14 3103.19 3103.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1800 0.000256 4096 380 1680 69888 13.9815 400.367 419.139 833.532 833.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1090 0.001024 4096 150 1128 17000 3.25558 115.933 104.487 223.73 223.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 2000 0.001024 512 480 624 17200 0.37888 0.364544 7.43267 13.2116 21.4588 21.5342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1200 0.000256 2048 290 2088 64000 9.3159 7.08403 411.23 209.677 637.407 637.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 850 0.000512 1024 250 1032 26400 2.38765 1.65805 45.3969 52.314 101.859 101.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 850 0.000512 4096 280 8568 25500 6.61472 1132.89 209.16 1348.71 1348.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1730 0.000512 4096 290 696 35500 6.61542 128.461 209.276 344.397 344.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 960 0.001024 1024 100 504 17500 0.696544 11.518 27.9057 40.163 40.2166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1590 6.4e-05 1024 240 672 284800 21.538 13.5633 338.308 418.627 792.164 792.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 350 3.2e-05 2048 85 2040 240000 178.754 56.2659 1897.74 1674.46 3807.42 3807.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1800 0.000256 4096 380 1680 70000 13.9387 0 418.956 432.904 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1090 0.001024 4096 150 1128 16800 3.24208 83.2315 103.955 190.484 190.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 2000 0.001024 512 480 624 16800 0.380576 0.361856 4.99626 13.1422 18.952 19.0261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1200 0.000256 2048 290 2088 63200 9.26358 7.06694 275.926 208.778 501.14 501.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 850 0.000512 1024 250 1032 25600 2.38224 1.63994 29.9754 51.9078 86.0051 86.0957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 850 0.000512 4096 280 8568 25400 6.61952 762.796 209.154 978.617 978.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1730 0.000512 4096 290 696 35400 6.61299 86.9789 209.332 302.966 303.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 960 0.001024 1024 100 504 17400 0.693632 7.73693 26.7103 35.1853 35.2399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1590 6.4e-05 1024 240 672 284800 21.5159 13.5414 228.594 418.756 682.534 682.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 350 3.2e-05 2048 85 2040 236800 178.038 55.8138 1269.18 1665.64 3168.87 3169.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1800 0.000256 4096 380 1680 69800 13.968 413.018 418.355 845.388 845.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1090 0.001024 4096 150 1128 17024 3.25709 112.349 104.781 220.44 220.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 2000 0.001024 512 480 624 17024 0.380928 0.362496 7.25434 13.1384 21.2111 21.2878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1200 0.000256 2048 290 2088 63616 9.27235 7.21699 399.859 209.69 626.143 626.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 850 0.000512 1024 250 1032 26432 2.36141 1.64486 44.4241 52.0075 100.542 100.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 850 0.000512 4096 280 8568 25536 6.61952 1114.96 209.61 1331.23 1331.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1730 0.000512 4096 290 696 35504 6.61094 125.879 209.565 342.097 342.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 960 0.001024 1024 100 504 17472 0.694048 11.3502 26.8533 38.9432 38.9959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1590 6.4e-05 1024 240 672 284928 21.4331 13.6499 332.734 418.785 786.734 786.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 350 3.2e-05 2048 85 2040 240128 178.125 56.1725 1869.51 1674.39 3778.39 3778.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1800 0.000256 4096 380 1680 70000 13.9674 599.134 419.36 1032.51 1032.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1090 0.001024 4096 150 1128 16800 3.24954 78.9729 104.175 186.452 186.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 2000 0.001024 512 480 624 17024 0.37952 0.360928 4.88221 13.2163 18.911 18.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1200 0.000256 2048 290 2088 62720 9.17597 6.9888 261.811 207.585 485.662 485.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 850 0.000512 1024 250 1032 25984 2.37744 1.64944 28.9535 52.1585 85.2392 85.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 850 0.000512 4096 280 8568 25312 6.59478 724.599 209.011 940.256 940.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1730 0.000512 4096 290 696 35392 6.61683 82.8723 209.555 299.089 299.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 960 0.001024 1024 100 504 17248 0.69248 7.38064 26.6055 34.722 34.7773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1590 6.4e-05 1024 240 672 284928 21.3947 13.5431 219.085 418.937 673.09 673.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 350 3.2e-05 2048 85 2040 236544 178.975 56.1516 1212.45 1675.2 3122.96 3123.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1800 0.000256 4096 380 1680 69888 13.9796 394.345 419.373 827.741 827.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1090 0.001024 4096 150 1128 17040 3.26579 107.97 104.793 216.081 216.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 2000 0.001024 512 480 624 16800 0.376832 0.3584 6.97344 13.0929 20.8716 20.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1200 0.000256 2048 290 2088 63360 9.27331 7.04502 386.002 209.05 611.472 611.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 850 0.000512 1024 250 1032 26400 2.39443 1.66502 43.0787 52.433 99.6714 99.7609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 850 0.000512 4096 280 8568 25560 6.62381 1075.61 209.551 1291.83 1291.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1730 0.000512 4096 290 696 35520 6.62038 121.557 209.453 337.673 337.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 960 0.001024 1024 100 504 17400 0.692224 10.8646 27.791 39.3895 39.4425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1590 6.4e-05 1024 240 672 285120 21.5034 13.5249 323.291 418.58 777.025 777.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 350 3.2e-05 2048 85 2040 238080 178.408 55.9291 1791.39 1668.97 3694.88 3695.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1800 0.000256 4096 380 1680 69960 13.9708 577.762 418.709 1010.49 1010.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1090 0.001024 4096 150 1128 16800 3.24986 78.0218 104.263 185.591 185.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 2000 0.001024 512 480 624 16800 0.375456 0.360608 4.57379 13.1822 18.5643 18.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1200 0.000256 2048 290 2088 63360 9.26422 7.04717 250.774 209.516 476.705 476.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 850 0.000512 1024 250 1032 25920 2.37462 1.64314 27.6877 52.0096 83.8168 83.9097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 850 0.000512 4096 280 8568 25440 6.62323 688.538 209.79 904.996 905.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1730 0.000512 4096 290 696 35280 6.60275 77.8751 209.048 293.568 293.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 960 0.001024 1024 100 504 17280 0.691232 7.1336 26.6296 34.4951 34.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1590 6.4e-05 1024 240 672 284160 21.4127 13.5004 207.667 418.017 660.731 660.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 350 3.2e-05 2048 85 2040 238080 178.218 55.9299 1154.22 1670.59 3059.15 3059.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1800 0.000256 4096 380 1680 69840 13.9768 371.677 420.026 805.723 805.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1090 0.001024 4096 150 1128 17024 3.27046 104.577 104.768 212.668 212.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 2000 0.001024 512 480 624 16896 0.374784 0.358656 6.64794 13.0928 20.5453 20.6193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1200 0.000256 2048 290 2088 63488 9.2527 7.09347 370.569 209.277 596.294 596.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 850 0.000512 1024 250 1032 26624 2.39094 1.67226 41.6941 52.4984 98.3536 98.4454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 850 0.000512 4096 280 8568 25472 6.61286 1025.03 209.156 1240.85 1240.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1730 0.000512 4096 290 696 35456 6.60944 116.148 209.187 331.996 332.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 960 0.001024 1024 100 504 17408 0.692224 10.343 27.8138 38.8918 38.9475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1590 6.4e-05 1024 240 672 285696 21.4302 13.5012 309.282 419.097 763.441 763.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 350 3.2e-05 2048 85 2040 237568 178.687 55.9451 1708.86 1670.13 3613.82 3613.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1800 0.000256 4096 380 1680 70016 13.9868 552.976 419.132 986.14 986.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1090 0.001024 4096 150 1128 16896 3.26656 76.7162 104.846 184.882 184.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 2000 0.001024 512 480 624 16384 0.373504 0.356352 4.45734 13.0179 18.2772 18.3475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1200 0.000256 2048 290 2088 63488 9.26557 7.13866 249.862 209.68 476.047 476.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 850 0.000512 1024 250 1032 25600 2.34707 1.61968 26.8332 51.3353 82.2338 82.3235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 850 0.000512 4096 280 8568 25344 6.60982 688.536 209.302 904.493 904.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1730 0.000512 4096 290 696 35328 6.6169 77.4386 209.34 293.437 293.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 960 0.001024 1024 100 504 17152 0.689696 6.90586 27.5274 35.1639 35.2185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1590 6.4e-05 1024 240 672 284672 21.3828 13.484 207.095 418.601 660.687 660.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 350 3.2e-05 2048 85 2040 237568 178.644 56.0076 1151.14 1671.62 3057.61 3057.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1800 0.000256 4096 380 1680 69888 13.9959 373.011 421.003 808.055 808.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1090 0.001024 4096 150 1125 17152 3.27021 89.0209 104.985 197.329 197.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 2000 0.001024 512 480 625 17344 0.37888 0.361984 5.27146 13.2151 19.2944 19.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1200 0.000256 2048 290 2075 64000 9.2544 7.08403 300.475 209.773 526.687 526.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 850 0.000512 1024 250 1025 26496 2.38182 1.66298 32.8535 52.4083 89.4068 89.5005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 850 0.000512 4096 280 8575 25632 6.61862 835.915 209.713 1052.29 1052.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1730 0.000512 4096 290 700 35584 6.61395 94.6611 209.62 310.94 310.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 960 0.001024 1024 100 500 17600 0.695488 8.29606 27.2789 36.3132 36.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1590 6.4e-05 1024 240 675 285952 21.4105 13.4943 252.426 419.383 706.845 706.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 350 3.2e-05 2048 85 2050 240640 178.912 56.0198 2290.36 1676.55 4202.04 4202.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1800 0.000256 4096 380 1675 70112 13.9907 450.094 419.312 883.441 883.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1090 0.001024 4096 150 1125 17120 3.26099 81.6046 104.879 189.798 189.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 2000 0.001024 512 480 625 17280 0.378464 0.365696 4.77581 13.2109 18.7996 18.8734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1200 0.000256 2048 290 2075 64000 9.30237 7.07123 270.924 209.834 497.231 497.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 850 0.000512 1024 250 1025 26400 2.3904 1.66093 29.4359 52.3864 85.974 86.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 850 0.000512 4096 280 8575 25600 6.61382 752.016 209.627 968.309 968.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1730 0.000512 4096 290 700 35600 6.62877 84.7755 209.788 301.234 301.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 960 0.001024 1024 100 500 17600 0.695936 7.42074 27.4228 35.5819 35.6355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1590 6.4e-05 1024 240 675 285760 21.5168 13.6302 226.231 419.376 680.885 680.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 350 3.2e-05 2048 85 2050 240640 179.037 56.1668 1268.79 1677.56 3181.74 3181.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1800 0.000256 4096 380 1675 70120 13.9889 403.397 419.49 836.919 836.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1090 0.001024 4096 150 1125 17040 3.26198 58.6144 104.65 166.581 166.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 2000 0.001024 512 480 625 17120 0.375456 0.36272 3.16346 13.1833 17.1559 17.2298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1200 0.000256 2048 290 2075 63680 9.24877 7.16186 174.299 209.064 399.879 399.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 850 0.000512 1024 250 1025 26240 2.37533 1.64877 19.2955 52.2466 75.665 75.7601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 850 0.000512 4096 280 8575 25520 6.60557 484 209.396 700.046 700.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1730 0.000512 4096 290 700 35520 6.61386 54.6386 209.56 270.855 270.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 960 0.001024 1024 100 500 17520 0.6944 4.89472 28.2223 33.8525 33.9074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1590 6.4e-05 1024 240 675 285440 21.4716 13.8629 146.718 419.381 601.56 601.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 350 3.2e-05 2048 85 2050 240640 179.207 56.0931 1858.99 1677.07 3771.56 3771.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1800 0.000256 4096 380 1675 70080 13.994 260.157 419.799 693.994 694.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1090 0.001024 4096 150 1125 17136 3.26861 87.0603 104.983 195.366 195.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 2000 0.001024 512 480 625 17280 0.374816 0.361792 5.09248 13.1823 19.0822 19.1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1200 0.000256 2048 290 2075 63744 9.26941 7.05814 287.423 209.474 513.327 513.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 850 0.000512 1024 250 1025 26496 2.39373 1.66397 31.626 52.5148 88.299 88.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 850 0.000512 4096 280 8575 25584 6.6135 799.144 209.539 1015.34 1015.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1730 0.000512 4096 290 700 35568 6.62118 90.6636 209.622 306.953 307.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 960 0.001024 1024 100 500 17568 0.698144 7.96282 29.3483 38.0554 38.1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1590 6.4e-05 1024 240 675 285696 21.426 13.6602 240.939 419.423 695.58 695.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 350 3.2e-05 2048 85 2050 239616 178.845 56.0108 1338.55 1674.04 3247.63 3247.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1800 0.000256 4096 380 1675 70080 13.9898 428.304 419.226 861.561 861.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1090 0.001024 4096 150 1125 17088 3.27094 62.6119 104.888 170.826 170.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 2000 0.001024 512 480 625 17280 0.37888 0.362496 3.40166 13.205 17.4187 17.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1200 0.000256 2048 290 2075 63744 9.25376 7.05331 185.265 209.402 411.079 411.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 850 0.000512 1024 250 1025 26112 2.38186 1.66502 20.2861 52.2715 76.7076 76.8027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 850 0.000512 4096 280 8575 25536 6.6128 515.514 209.346 731.518 731.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1730 0.000512 4096 290 700 35520 6.61299 58.243 209.494 274.393 274.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 960 0.001024 1024 100 500 17472 0.692704 5.17885 27.9349 33.8514 33.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1590 6.4e-05 1024 240 675 284928 21.4181 14.2227 155.62 418.28 609.672 609.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 350 3.2e-05 2048 85 2050 239616 178.349 55.9391 866.037 1672.44 2772.97 2773.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1800 0.000256 4096 380 1675 69984 13.9752 276.272 418.766 709.06 709.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1090 0.001024 4096 150 1125 17080 3.26278 89.8526 104.746 197.915 197.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 2000 0.001024 512 480 625 17248 0.377312 0.361088 5.54694 13.1748 19.5313 19.6035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1200 0.000256 2048 290 2075 63840 9.28621 7.06397 306.941 209.535 532.929 533.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 850 0.000512 1024 250 1025 26432 2.3968 1.67005 33.9419 52.5363 90.6473 90.7387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 850 0.000512 4096 280 8575 25592 6.61421 859.798 209.666 1076.12 1076.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1730 0.000512 4096 290 700 35560 6.61478 97.6688 209.658 313.984 314.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 960 0.001024 1024 100 500 17584 0.697984 8.64806 28.0154 37.4044 37.4579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1590 6.4e-05 1024 240 675 285824 21.4875 13.5222 258.185 419.424 712.749 712.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 350 3.2e-05 2048 85 2050 240128 178.589 56.0361 1450.97 1674.44 3360.24 3360.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1800 0.000256 4096 380 1675 70112 13.9985 461.396 419.528 894.969 895.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1090 0.001024 4096 150 1125 17024 3.25814 64.1235 104.73 172.164 172.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 2000 0.001024 512 480 625 17024 0.37616 0.359296 3.52832 13.1424 17.4753 17.5494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1200 0.000256 2048 290 2075 63616 9.2576 7.06208 194.361 209.642 420.428 420.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 850 0.000512 1024 250 1025 25984 2.37334 1.64381 21.4206 51.9979 77.5334 77.6233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 850 0.000512 4096 280 8575 25536 6.61299 539.866 209.625 756.148 756.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1730 0.000512 4096 290 700 35504 6.62275 61.3724 209.676 277.715 277.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 960 0.001024 1024 100 500 17472 0.692224 5.45382 27.7995 33.9886 34.0444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1590 6.4e-05 1024 240 675 284928 21.4362 13.5087 164.678 418.69 618.443 618.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 350 3.2e-05 2048 85 2050 240128 178.171 56.1295 920.405 1674 2828.89 2829.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1800 0.000256 4096 380 1675 70000 13.9878 288.804 419.302 722.136 722.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1090 0.001024 4096 150 1125 17088 3.26086 92.864 104.735 200.91 200.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 2000 0.001024 512 480 625 17280 0.379456 0.36272 5.67949 13.2243 19.7188 19.7928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1200 0.000256 2048 290 2075 63744 9.2465 7.03814 319.068 209.099 544.554 544.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 850 0.000512 1024 250 1025 26368 2.38474 1.66877 35.5284 52.4117 92.094 92.1858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 850 0.000512 4096 280 8575 25600 6.61914 865.61 209.612 1081.88 1081.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1730 0.000512 4096 290 700 35520 6.60566 101.257 209.294 317.201 317.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 960 0.001024 1024 100 500 17536 0.692224 8.94976 27.8847 37.5673 37.6244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1590 6.4e-05 1024 240 675 285696 21.4226 13.4943 269.76 419.131 723.939 724.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 350 3.2e-05 2048 85 2050 239616 178.872 56.0883 1499.96 1675.84 3410.95 3411.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1800 0.000256 4096 380 1675 70080 13.9996 478.332 419.003 911.382 911.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1090 0.001024 4096 150 1125 17024 3.26451 67.4852 104.813 175.616 175.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 2000 0.001024 512 480 625 16896 0.374784 0.360032 3.70653 13.1067 17.6194 17.6919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1200 0.000256 2048 290 2075 63488 9.24432 7.09549 208.145 209.34 433.923 434.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 850 0.000512 1024 250 1025 26112 2.39606 1.67098 23.1422 52.5386 79.8493 79.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 850 0.000512 4096 280 8575 25472 6.61504 547.029 209.367 763.052 763.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1730 0.000512 4096 290 700 35456 6.62102 67.3182 209.453 283.435 283.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 960 0.001024 1024 100 500 17408 0.690176 5.86131 27.6772 34.2705 34.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1590 6.4e-05 1024 240 675 285696 21.4334 13.5004 180.436 419.459 634.957 635.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 350 3.2e-05 2048 85 2050 237568 178.696 55.888 986.758 1671.31 2892.84 2893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1800 0.000256 4096 380 1675 70016 13.9899 315.721 419.414 749.168 749.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1090 0.001024 4096 150 1125 17064 3.26246 101.722 104.749 209.784 209.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 2000 0.001024 512 480 625 17280 0.379904 0.360448 6.11162 13.2327 20.1603 20.2301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1200 0.000256 2048 290 2075 63936 9.29411 7.06765 340.252 209.839 566.555 566.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 850 0.000512 1024 250 1025 26496 2.39213 1.66848 37.7279 52.431 94.32 94.4108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 850 0.000512 4096 280 8575 25560 6.60982 946.397 209.583 1162.64 1162.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1730 0.000512 4096 290 700 35568 6.62733 107.244 209.796 323.71 323.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 960 0.001024 1024 100 500 17568 0.69568 9.50541 28.0034 38.2476 38.2997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1590 6.4e-05 1024 240 675 285696 21.4926 13.5229 283.711 419.357 738.214 738.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 350 3.2e-05 2048 85 2050 239616 179.143 56.2927 1584.91 1676.31 3496.84 3496.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1800 0.000256 4096 380 1675 70056 13.9877 506.685 421.081 941.798 941.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1090 0.001024 4096 150 1125 16992 3.26451 76.7488 104.739 184.806 184.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 2000 0.001024 512 480 625 16992 0.376832 0.359584 4.38182 13.1808 18.3713 18.4471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1200 0.000256 2048 290 2075 63360 9.24611 7.0569 243.673 209.236 469.319 469.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 850 0.000512 1024 250 1025 25920 2.37978 1.64333 26.8444 52.1325 83.1019 83.1974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 850 0.000512 4096 280 8575 25488 6.61709 677.779 209.563 894.005 894.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1730 0.000512 4096 290 700 35424 6.61709 76.7508 209.385 292.795 292.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 960 0.001024 1024 100 500 17424 0.69136 6.81174 27.7237 35.2698 35.3274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1590 6.4e-05 1024 240 675 285696 21.4178 13.5086 204.656 419.357 659.07 659.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 350 3.2e-05 2048 85 2050 235008 178.954 55.8981 1114.77 1670.16 3019.98 3020.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1800 0.000256 4096 380 1675 69984 13.9823 362.684 419.359 796.072 796.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1090 0.001024 4096 150 1125 17040 3.26042 97.7396 104.579 205.633 205.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 2000 0.001024 512 480 625 17120 0.376832 0.362336 5.88803 13.172 19.874 19.9455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1200 0.000256 2048 290 2075 63680 9.23267 7.09222 329.788 208.925 555.14 555.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 850 0.000512 1024 250 1025 26240 2.37952 1.64733 36.4754 52.182 92.7839 92.8788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 850 0.000512 4096 280 8575 25520 6.6121 917.462 209.243 1133.36 1133.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1730 0.000512 4096 290 700 35520 6.62234 104.694 209.415 320.774 320.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 960 0.001024 1024 100 500 17520 0.692928 9.28755 27.8865 37.9112 37.9701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1590 6.4e-05 1024 240 675 285440 21.4466 13.5126 276.509 419.317 730.918 731.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 350 3.2e-05 2048 85 2050 240640 178.492 56.1482 1545.97 1676.39 3457.2 3457.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1800 0.000256 4096 380 1675 70080 13.9834 494.318 419.233 927.579 927.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1090 0.001024 4096 150 1125 16960 3.25667 73.5379 104.637 181.485 181.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 2000 0.001024 512 480 625 16960 0.374944 0.361696 4.17043 13.1276 18.1073 18.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1200 0.000256 2048 290 2075 63360 9.20144 7.05331 231.786 208.391 456.534 456.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 850 0.000512 1024 250 1025 25600 2.37056 1.64307 25.315 51.8911 81.3212 81.4156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 850 0.000512 4096 280 8575 25440 6.61165 642.086 209.365 858.112 858.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1730 0.000512 4096 290 700 35360 6.59795 73.6271 209.174 289.443 289.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 960 0.001024 1024 100 500 17440 0.695616 6.62733 27.8098 35.1758 35.2312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1590 6.4e-05 1024 240 675 285440 21.412 15.4222 195.415 419.427 651.811 651.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 350 3.2e-05 2048 85 2050 240640 178.188 56.0456 1087.45 1677.28 2999.16 2999.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1800 0.000256 4096 380 1675 69920 13.9827 345.376 419.127 778.532 778.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1090 0.001024 4096 150 1125 17088 3.27059 114.278 104.968 222.569 222.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 2000 0.001024 512 480 625 17280 0.377504 0.362528 7.31066 13.2025 21.3258 21.3996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1200 0.000256 2048 290 2075 63744 9.24042 7.06976 403.003 209.527 628.946 629.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 850 0.000512 1024 250 1025 26112 2.38509 1.66298 44.4446 52.4334 101.033 101.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 850 0.000512 4096 280 8575 25536 6.61667 1122.5 209.386 1338.55 1338.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1730 0.000512 4096 290 700 35520 6.61299 127.522 209.46 343.64 343.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 960 0.001024 1024 100 500 17472 0.69392 11.2474 27.8385 39.8213 39.8786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1590 6.4e-05 1024 240 675 284928 21.4084 13.4903 338.61 418.344 791.983 792.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 350 3.2e-05 2048 85 2050 239616 178.078 55.9391 1877.96 1673.04 3785.21 3785.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1800 0.000256 4096 380 1675 69984 13.9877 600.562 418.66 1033.25 1033.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1090 0.001024 4096 150 1125 16896 3.25568 80.6556 104.41 188.374 188.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 2000 0.001024 512 480 625 16896 0.376992 0.360448 4.88704 13.1389 18.8361 18.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1200 0.000256 2048 290 2075 62976 9.23261 7.02982 266.865 208.703 491.936 492.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 850 0.000512 1024 250 1025 25344 2.38346 1.64435 28.8874 51.9072 84.9242 85.0148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 850 0.000512 4096 280 8575 25344 6.59472 743.85 208.903 959.394 959.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1730 0.000512 4096 290 700 35328 6.6008 85.2726 208.981 300.902 300.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 960 0.001024 1024 100 500 17280 0.690464 7.4912 26.5628 34.7873 34.8426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1590 6.4e-05 1024 240 675 284160 21.474 13.4969 225.347 418.565 679.013 679.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 350 3.2e-05 2048 85 2050 233472 178.489 55.6258 1226.46 1665.01 3125.78 3125.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1800 0.000256 4096 380 1675 69888 13.9851 404.551 418.788 837.369 837.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1090 0.001024 4096 150 1125 17000 3.2529 113.518 104.537 221.361 221.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 2000 0.001024 512 480 625 17200 0.37936 0.362592 7.28125 13.2194 21.3133 21.3863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1200 0.000256 2048 290 2075 63600 9.32134 7.10442 401.929 209.823 628.279 628.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 850 0.000512 1024 250 1025 26400 2.38989 1.65683 45.0994 52.3535 101.598 101.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 850 0.000512 4096 280 8575 25500 6.60934 1128.44 209.369 1344.47 1344.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1730 0.000512 4096 290 700 35500 6.61805 128.053 209.541 344.257 344.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 960 0.001024 1024 100 500 17500 0.695296 11.3228 26.8509 38.9082 38.9647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1590 6.4e-05 1024 240 675 285600 21.5135 13.5393 338.924 418.942 793.051 793.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 350 3.2e-05 2048 85 2050 240000 178.758 56.2156 1884.48 1675.65 3795.3 3795.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1800 0.000256 4096 380 1675 70000 13.9876 602.644 419.144 1035.82 1035.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1090 0.001024 4096 150 1125 16800 3.24246 82.1619 103.933 189.392 189.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 2000 0.001024 512 480 625 16800 0.37712 0.359968 4.8999 13.1456 18.8516 18.9235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1200 0.000256 2048 290 2075 63200 9.26032 7.04717 269.47 208.808 494.685 494.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 850 0.000512 1024 250 1025 25600 2.38378 1.6384 29.5336 51.9126 85.5665 85.6617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 850 0.000512 4096 280 8575 25400 6.6089 750.934 209.238 966.828 966.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1730 0.000512 4096 290 700 35400 6.62118 85.7988 209.409 301.873 301.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 960 0.001024 1024 100 500 17400 0.690496 7.69638 27.7484 36.1792 36.2336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1590 6.4e-05 1024 240 675 284800 21.5196 13.5373 225.965 418.88 680.034 680.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 350 3.2e-05 2048 85 2050 236800 178.108 55.8158 1243.51 1665.71 3143.35 3143.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1800 0.000256 4096 380 1675 69800 13.9756 403.875 418.303 836.199 836.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1090 0.001024 4096 150 1125 17024 3.25994 108.517 104.737 216.568 216.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 2000 0.001024 512 480 625 17024 0.373632 0.359712 6.98464 13.1358 20.9257 20.9981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1200 0.000256 2048 290 2075 63616 9.26531 7.06106 390.035 209.744 616.206 616.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 850 0.000512 1024 250 1025 25984 2.37117 1.64454 43.0899 52.0025 99.2074 99.2972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 850 0.000512 4096 280 8575 25536 6.61504 1087.17 209.65 1303.48 1303.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1730 0.000512 4096 290 700 35504 6.61706 123.638 209.644 339.941 339.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 960 0.001024 1024 100 500 17472 0.693696 10.9211 27.8856 39.5425 39.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1590 6.4e-05 1024 240 675 284928 21.4419 13.5086 330.115 418.741 783.933 784.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 350 3.2e-05 2048 85 2050 240128 178.137 56.0927 1830.26 1674.19 3738.87 3739.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1800 0.000256 4096 380 1675 70000 13.9823 582.744 419.244 1016.02 1016.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1090 0.001024 4096 150 1125 16800 3.25034 77.0375 104.145 184.488 184.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 2000 0.001024 512 480 625 17024 0.37888 0.364544 4.65718 13.2162 18.6881 18.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1200 0.000256 2048 290 2075 62720 9.17008 6.98138 253.758 207.582 477.598 477.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 850 0.000512 1024 250 1025 25984 2.37814 1.65072 28.2169 52.16 84.5084 84.6005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 850 0.000512 4096 280 8575 25312 6.59456 704.887 209.071 920.599 920.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1730 0.000512 4096 290 700 35392 6.61904 81.2219 209.67 297.557 297.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 960 0.001024 1024 100 500 17248 0.691072 7.1368 26.5861 34.4595 34.5085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1590 6.4e-05 1024 240 675 284928 21.4059 13.4986 215.386 418.934 669.362 669.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 350 3.2e-05 2048 85 2050 236544 178.951 56.0988 1179.33 1674.89 3089.46 3089.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1800 0.000256 4096 380 1675 69888 13.9854 380.242 419.238 813.512 813.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1090 0.001024 4096 150 1125 17040 3.25917 106.918 104.78 215.012 215.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 2000 0.001024 512 480 625 17040 0.376768 0.360032 6.85328 13.0878 20.7508 20.8226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1200 0.000256 2048 290 2075 63360 9.28682 7.04755 376.84 209.076 602.361 602.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 850 0.000512 1024 250 1025 26400 2.39395 1.66371 42.2355 52.4409 98.8338 98.9239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 850 0.000512 4096 280 8575 25440 6.60154 1046.53 208.998 1262.18 1262.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1730 0.000512 4096 290 700 35520 6.62176 119.258 209.597 335.521 335.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 960 0.001024 1024 100 500 17520 0.69632 10.5698 26.9227 38.232 38.2844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1590 6.4e-05 1024 240 675 285120 21.4991 13.5285 319.253 418.655 773.066 773.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 350 3.2e-05 2048 85 2050 238080 178.419 55.948 1755.1 1668.75 3658.41 3658.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1800 0.000256 4096 380 1675 69960 13.9878 562.543 418.661 995.242 995.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1090 0.001024 4096 150 1125 16800 3.24438 77.0277 105.133 185.458 185.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 2000 0.001024 512 480 625 16800 0.378688 0.363296 4.5569 13.2939 18.6633 18.7407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1200 0.000256 2048 290 2075 63360 9.25984 7.05126 249.888 211.324 477.624 477.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 850 0.000512 1024 250 1025 25920 2.37251 1.6425 27.6672 52.4546 84.2399 84.3318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 850 0.000512 4096 280 8575 25200 6.55725 687.096 210.353 904.052 904.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1730 0.000512 4096 290 700 35280 6.5952 78.3852 210.952 295.976 296.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 960 0.001024 1024 100 500 17280 0.692224 7.0825 26.8348 34.6528 34.7077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1590 6.4e-05 1024 240 675 284160 21.4089 13.5004 210.323 421.579 666.939 667.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 350 3.2e-05 2048 85 2050 238080 178.206 56.0128 1163.71 1685.01 3083.13 3083.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1800 0.000256 4096 380 1675 69840 13.9802 372.157 422.729 808.911 808.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1090 0.001024 4096 150 1125 17024 3.26384 104.331 104.822 212.471 212.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 2000 0.001024 512 480 625 16896 0.37664 0.359552 6.43277 13.1053 20.3425 20.4149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1200 0.000256 2048 290 2075 63488 9.27421 7.08618 361.065 209.363 586.891 586.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 850 0.000512 1024 250 1025 26112 2.40064 1.67526 39.9087 52.5392 96.6205 96.7091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 850 0.000512 4096 280 8575 25472 6.60893 1005 209.385 1221.04 1221.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1730 0.000512 4096 290 700 35456 6.61373 114.026 209.465 330.15 330.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 960 0.001024 1024 100 500 17408 0.690752 10.0979 27.8143 38.6464 38.7003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1590 6.4e-05 1024 240 675 285696 21.4559 13.5148 304.557 419.498 759.153 759.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 350 3.2e-05 2048 85 2050 237568 178.676 55.8872 1669.03 1671.47 3575.25 3575.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1800 0.000256 4096 380 1675 70016 13.994 538.606 419.357 972 972.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1090 0.001024 4096 150 1125 16896 3.26288 77.1812 104.822 185.32 185.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 2000 0.001024 512 480 625 16384 0.374464 0.356352 4.38266 13.0201 18.2039 18.2764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1200 0.000256 2048 290 2075 63488 9.27123 7.05411 254.628 209.711 480.762 480.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 850 0.000512 1024 250 1025 24576 2.36496 1.62208 26.5162 51.3371 81.9418 82.0339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 850 0.000512 4096 280 8575 25344 6.61504 712.671 209.387 928.717 928.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1730 0.000512 4096 290 700 35328 6.61299 79.4173 209.556 295.633 295.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 960 0.001024 1024 100 500 17152 0.688128 7.01466 27.5493 35.296 35.3482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1590 6.4e-05 1024 240 675 284672 21.3907 13.4861 213.509 418.249 666.765 666.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 350 3.2e-05 2048 85 2050 237568 178.618 56.0127 1183.71 1672.24 3090.78 3090.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1800 0.000256 4096 380 1675 69888 13.9972 385.411 419.368 818.821 818.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1090 0.001024 4096 150 1120 17152 3.26253 79.2474 104.851 187.413 187.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 2000 0.001024 512 480 640 17216 0.37728 0.364864 4.74698 13.2052 18.7647 18.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1200 0.000256 2048 290 2080 63744 9.25661 7.10381 264.976 209.619 491.051 491.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 850 0.000512 1024 250 1024 26752 2.37504 1.6657 28.6836 52.3695 85.1946 85.2856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 850 0.000512 4096 280 8576 25632 6.62733 734.174 209.562 950.406 950.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1730 0.000512 4096 290 704 35584 6.62918 83.1192 209.568 299.356 299.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 960 0.001024 1024 100 512 17568 0.696896 7.38349 28.4979 36.6224 36.6859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1590 6.4e-05 1024 240 672 285696 21.4072 13.4984 218.799 418.973 672.81 672.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 350 3.2e-05 2048 85 2048 237568 179.874 55.9983 1933.29 1676.08 3845.43 3845.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1800 0.000256 4096 380 1664 70176 13.9402 392.337 419.07 825.389 825.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1090 0.001024 4096 150 1120 17088 3.25862 57.0636 104.767 165.14 165.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 2000 0.001024 512 480 640 17152 0.37808 0.3632 3.14685 13.2388 17.1995 17.2708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1200 0.000256 2048 290 2080 63488 9.24877 7.08614 170.136 209.195 395.766 395.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 850 0.000512 1024 250 1024 26624 2.3817 1.66845 18.8439 52.4563 75.4499 75.5384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 850 0.000512 4096 280 8576 25600 6.62333 471.447 209.745 687.858 687.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1730 0.000512 4096 290 704 35520 6.61731 53.5297 209.581 269.771 269.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 960 0.001024 1024 100 512 17536 0.69632 4.88627 27.0885 32.7148 32.7598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1590 6.4e-05 1024 240 672 285696 21.5099 13.5004 327.626 419.363 782.128 782.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 350 3.2e-05 2048 85 2048 237568 179.819 55.9661 1786.66 1676.83 3699.46 3699.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1800 0.000256 4096 380 1664 70144 13.9456 250.765 419.508 684.263 684.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1090 0.001024 4096 150 1120 17120 3.26579 82.1669 104.796 190.28 190.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 2000 0.001024 512 480 640 17200 0.38 0.362304 4.91603 13.2116 18.9398 19.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1200 0.000256 2048 290 2080 63680 9.30368 7.13174 270.444 209.791 496.773 496.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 850 0.000512 1024 250 1024 26720 2.37978 1.66128 29.533 52.3752 86.0499 86.1409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 850 0.000512 4096 280 8576 25600 6.61491 748.388 209.587 964.634 964.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1730 0.000512 4096 290 704 35560 6.6183 84.9121 209.631 301.202 301.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 960 0.001024 1024 100 512 17560 0.695904 7.60445 27.2211 35.5653 35.6269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1590 6.4e-05 1024 240 672 285760 21.4948 13.521 221.853 419.284 676.284 676.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 350 3.2e-05 2048 85 2048 238080 179.631 56.1555 1250.36 1676.58 3162.91 3163.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1800 0.000256 4096 380 1664 70160 13.9722 399.635 419.341 832.994 833.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1090 0.001024 4096 150 1120 17040 3.25107 59.6832 104.503 167.492 167.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 2000 0.001024 512 480 640 17120 0.376608 0.361984 3.26022 13.177 17.2463 17.3193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1200 0.000256 2048 290 2080 63360 9.23747 7.02829 173.146 208.887 398.399 398.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 850 0.000512 1024 250 1024 26560 2.37258 1.64653 19.2466 52.1737 75.5413 75.6296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 850 0.000512 4096 280 8576 25520 6.6089 481.233 209.218 697.103 697.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1730 0.000512 4096 290 704 35520 6.62016 54.3235 209.485 270.471 270.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 960 0.001024 1024 100 512 17520 0.694784 4.98762 26.9801 32.7059 32.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1590 6.4e-05 1024 240 672 285440 21.4666 13.5143 143.773 419.026 597.906 598.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 350 3.2e-05 2048 85 2048 238080 179.83 56.0758 1842.41 1675.44 3753.94 3754.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1800 0.000256 4096 380 1664 70080 13.9547 258.275 418.806 691.083 691.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1090 0.001024 4096 150 1120 17136 3.26656 89.4528 104.938 197.71 197.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 2000 0.001024 512 480 640 17184 0.376832 0.361728 5.37978 13.1828 19.3716 19.4451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1200 0.000256 2048 290 2080 63552 9.26304 7.07174 292.732 209.499 518.667 518.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 850 0.000512 1024 250 1024 26880 2.38189 1.66912 32.4658 52.5231 89.1397 89.2314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 850 0.000512 4096 280 8576 25584 6.61776 809.727 209.572 1025.97 1026.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1730 0.000512 4096 290 704 35568 6.62938 92.3566 209.752 308.781 308.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 960 0.001024 1024 100 512 17520 0.694464 8.31898 28.1305 37.1864 37.2477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1590 6.4e-05 1024 240 672 285312 21.4314 13.5163 240.151 419.343 694.57 694.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 350 3.2e-05 2048 85 2048 236544 179.33 56.1499 1346.94 1674.6 3257.21 3257.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1800 0.000256 4096 380 1664 70128 13.9384 0 419.339 433.287 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1090 0.001024 4096 150 1120 17088 3.26576 61.706 104.936 169.961 170.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 2000 0.001024 512 480 640 17088 0.378624 0.362016 3.55139 13.2147 17.5784 17.6476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1200 0.000256 2048 290 2080 63360 9.25798 7.04925 187.665 209.617 413.697 413.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 850 0.000512 1024 250 1024 26496 2.3743 1.66099 20.9508 52.3241 77.4064 77.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 850 0.000512 4096 280 8576 25536 6.61709 516.81 209.567 733.039 733.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1730 0.000512 4096 290 704 35520 6.6232 59.3504 210.005 276.023 276.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 960 0.001024 1024 100 512 17472 0.694176 5.39149 27.8653 33.9924 34.0536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1590 6.4e-05 1024 240 672 284928 21.3876 14.9385 155.103 418.722 610.279 610.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 350 3.2e-05 2048 85 2048 236544 178.882 55.9694 861.404 1674.12 2770.57 2770.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1800 0.000256 4096 380 1664 70080 13.9389 0 419.35 433.3 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1090 0.001024 4096 150 1120 17136 3.26451 84.6658 104.979 192.963 193.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 2000 0.001024 512 480 640 17136 0.37888 0.361792 5.26509 13.1767 19.2516 19.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1200 0.000256 2048 290 2080 63616 9.30115 7.25718 289.014 209.595 515.268 515.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 850 0.000512 1024 250 1024 26880 2.39005 1.66694 32.2323 52.541 88.9269 89.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 850 0.000512 4096 280 8576 25592 6.62134 797.374 209.646 1013.69 1013.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1730 0.000512 4096 290 704 35560 6.62698 91.3257 209.746 307.74 307.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 960 0.001024 1024 100 512 17528 0.69632 8.22291 28.1454 37.1059 37.1672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1590 6.4e-05 1024 240 672 285376 21.5268 13.891 238.708 419.385 693.638 693.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 350 3.2e-05 2048 85 2048 236544 179.635 56.1212 1326.94 1674.04 3236.93 3237.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1800 0.000256 4096 380 1664 70112 13.9641 423.735 419.28 857.033 857.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1090 0.001024 4096 150 1120 17024 3.25402 60.674 104.668 168.647 168.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 2000 0.001024 512 480 640 17024 0.375424 0.361824 3.47107 13.1406 17.4197 17.4899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1200 0.000256 2048 290 2080 63616 9.27296 7.2151 185.208 209.638 411.431 411.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 850 0.000512 1024 250 1024 26432 2.3617 1.64243 20.3887 51.9964 76.4866 76.5775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 850 0.000512 4096 280 8576 25536 6.62266 508.418 209.626 724.709 724.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1730 0.000512 4096 290 704 35504 6.61946 58.3004 209.778 274.74 274.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 960 0.001024 1024 100 512 17472 0.694272 5.30432 27.8961 33.938 33.9823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1590 6.4e-05 1024 240 672 284928 21.4282 13.5183 152.884 418.687 606.645 606.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 350 3.2e-05 2048 85 2048 236544 179.265 56.0497 856.013 1673.99 2765.5 2765.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1800 0.000256 4096 380 1664 70000 13.9366 271.212 418.978 704.168 704.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1090 0.001024 4096 150 1120 16968 3.25837 51.926 104.689 159.932 159.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 2000 0.001024 512 480 640 16800 0.377888 0.358912 2.86429 13.1106 16.7818 16.8551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1200 0.000256 2048 290 2080 63168 9.32691 7.10272 149.837 209.837 376.206 376.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 850 0.000512 1024 250 1024 26208 2.36323 1.63219 16.7641 51.7871 72.6468 72.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 850 0.000512 4096 280 8576 25368 6.6032 414.863 209.075 630.587 630.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1730 0.000512 4096 290 704 35448 6.62938 47.9089 209.775 264.355 264.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 960 0.001024 1024 100 512 17304 0.693824 4.40925 27.6955 32.8396 32.8864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1590 6.4e-05 1024 240 672 284928 21.5185 13.5293 126.748 418.853 580.776 580.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 350 3.2e-05 2048 85 2048 236544 179.326 56.1234 703.888 1674.53 2614.06 2614.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1800 0.000256 4096 380 1664 69888 13.9569 222.396 418.705 655.104 655.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1090 0.001024 4096 150 1120 17088 3.25821 86.5626 104.677 194.548 194.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 2000 0.001024 512 480 640 17152 0.379136 0.361312 5.25462 13.228 19.2929 19.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1200 0.000256 2048 290 2080 63488 9.24307 7.03386 288.792 209.023 514.193 514.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 850 0.000512 1024 250 1024 26624 2.38266 1.66717 32.0788 52.411 88.643 88.7349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 850 0.000512 4096 280 8576 25600 6.62173 777.109 209.566 993.344 993.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1730 0.000512 4096 290 704 35520 6.61709 92.4733 209.4 308.533 308.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 960 0.001024 1024 100 512 17536 0.698368 8.33126 27.0748 36.1493 36.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1590 6.4e-05 1024 240 672 285696 21.4444 13.4984 242.944 419.132 697.155 697.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 350 3.2e-05 2048 85 2048 237568 179.337 56.0988 1354.61 1675.4 3265.63 3265.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1800 0.000256 4096 380 1664 70144 13.9457 432.894 419.121 866.005 866.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1090 0.001024 4096 150 1120 17024 3.26154 62.7281 104.768 170.813 170.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 2000 0.001024 512 480 640 16896 0.373696 0.361536 3.51654 13.1067 17.4309 17.5028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1200 0.000256 2048 290 2080 63488 9.24934 7.08198 192.096 209.364 417.893 417.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 850 0.000512 1024 250 1024 26624 2.38752 1.67344 21.6782 52.5392 78.3788 78.4684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 850 0.000512 4096 280 8576 25472 6.61696 500.025 209.393 716.079 716.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1730 0.000512 4096 290 704 35456 6.61834 62.7041 209.639 279.003 279.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 960 0.001024 1024 100 512 17408 0.693984 5.56851 26.714 33.0196 33.0631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1590 6.4e-05 1024 240 672 285696 21.4115 13.5004 164.487 419.439 618.97 619.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 350 3.2e-05 2048 85 2048 233472 179.67 55.9173 896.783 1671.66 2804.22 2804.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1800 0.000256 4096 380 1664 70016 13.9387 290.941 419.182 724.113 724.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1090 0.001024 4096 150 1120 16896 3.24874 53.4965 104.337 161.135 161.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 2000 0.001024 512 480 640 16896 0.377856 0.363328 3.0216 13.1391 16.9732 17.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1200 0.000256 2048 290 2080 62976 9.2359 7.02874 158.852 208.678 383.894 383.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 850 0.000512 1024 250 1024 26112 2.368 1.65008 17.8303 51.8967 73.8454 73.9372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 850 0.000512 4096 280 8576 25344 6.59322 413.635 208.881 629.152 629.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1730 0.000512 4096 290 704 35328 6.6089 51.902 209.066 267.62 267.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 960 0.001024 1024 100 512 17280 0.69136 4.71091 27.6375 33.0816 33.1284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1590 6.4e-05 1024 240 672 284160 21.4713 13.9203 136.372 418.492 590.386 590.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 350 3.2e-05 2048 85 2048 233472 178.389 55.658 743.442 1664.78 2642.45 2642.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1800 0.000256 4096 380 1664 69888 13.9324 240.588 418.467 673.031 673.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1090 0.001024 4096 150 1120 17064 3.25837 115.756 104.612 223.682 223.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 2000 0.001024 512 480 640 17136 0.37952 0.36272 7.65158 13.2212 21.6872 21.7599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1200 0.000256 2048 290 2080 63648 9.30541 7.07117 418.794 209.759 645.037 645.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 850 0.000512 1024 250 1024 26784 2.38499 1.66374 46.6473 52.386 103.183 103.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 850 0.000512 4096 280 8576 25560 6.61856 1151.27 209.42 1367.35 1367.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1730 0.000512 4096 290 704 35496 6.61709 131.417 209.346 347.425 347.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 960 0.001024 1024 100 512 17496 0.695072 11.9722 26.8513 39.5602 39.6224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1590 6.4e-05 1024 240 672 285120 21.5189 13.5232 342.675 418.911 796.765 796.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 350 3.2e-05 2048 85 2048 237312 179.462 56.2849 1917.22 1674.99 3828.15 3828.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1800 0.000256 4096 380 1664 70128 13.9715 613.151 419.158 1046.32 1046.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1090 0.001024 4096 150 1120 16992 3.26042 80.0219 104.59 187.927 187.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 2000 0.001024 512 480 640 16992 0.376832 0.361664 4.94598 13.1718 18.9267 18.9996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1200 0.000256 2048 290 2080 63360 9.25091 7.04112 262.378 209.057 487.832 487.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 850 0.000512 1024 250 1024 26496 2.36749 1.64675 29.385 52.0896 85.59 85.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 850 0.000512 4096 280 8576 25488 6.61299 736.997 209.385 953.041 953.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1730 0.000512 4096 290 704 35424 6.61885 82.6101 209.308 298.582 298.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 960 0.001024 1024 100 512 17424 0.69632 7.58579 27.8109 36.1359 36.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1590 6.4e-05 1024 240 672 284544 21.4915 13.5107 216.439 418.941 670.516 670.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 350 3.2e-05 2048 85 2048 235008 178.897 55.9575 1200.26 1669.1 3104.4 3104.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1800 0.000256 4096 380 1664 69984 13.9448 394.336 418.701 827.027 827.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1090 0.001024 4096 150 1120 16848 3.25245 69.588 104.292 177.183 177.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 2000 0.001024 512 480 640 16416 0.373632 0.358176 4.0752 13.0335 17.9146 17.9896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1200 0.000256 2048 290 2080 63072 9.28819 7.06016 215.571 209.434 441.456 441.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 850 0.000512 1024 250 1024 25920 2.3553 1.61322 23.8925 51.4571 79.4176 79.5099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 850 0.000512 4096 280 8576 25272 6.57587 594.969 208.797 810.385 810.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1730 0.000512 4096 290 704 35208 6.57514 67.6878 208.717 283.021 283.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 960 0.001024 1024 100 512 17280 0.690176 6.15254 27.6147 34.5008 34.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1590 6.4e-05 1024 240 672 283392 21.507 13.5183 178.936 417.847 631.941 632.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 350 3.2e-05 2048 85 2048 235008 179.111 56.038 989.633 1670.58 2895.56 2895.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1800 0.000256 4096 380 1664 69984 13.9787 323.969 419.572 757.566 757.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1090 0.001024 4096 150 1120 17040 3.25306 109.685 104.5 217.489 217.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 2000 0.001024 512 480 640 17120 0.377248 0.3608 7.25018 13.1698 21.2283 21.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1200 0.000256 2048 290 2080 63360 9.23939 7.04922 387.126 208.975 612.489 612.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 850 0.000512 1024 250 1024 26560 2.37606 1.64864 43.252 52.1754 99.5497 99.6434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 850 0.000512 4096 280 8576 25520 6.6071 1081.25 209.215 1297.12 1297.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1730 0.000512 4096 290 704 35520 6.61504 123.058 209.481 339.198 339.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 960 0.001024 1024 100 512 17520 0.697056 11.1718 28.0348 39.9493 39.9946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1590 6.4e-05 1024 240 672 285440 21.4467 14.18 321.741 419.025 776.527 776.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 350 3.2e-05 2048 85 2048 238080 179.029 56.0655 1797.88 1675.93 3709.1 3709.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1800 0.000256 4096 380 1664 70080 13.9502 577.669 418.862 1010.52 1010.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1090 0.001024 4096 150 1120 16960 3.25562 81.0496 104.578 188.938 188.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 2000 0.001024 512 480 640 16960 0.376928 0.360448 4.88317 13.1248 18.8161 18.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1200 0.000256 2048 290 2080 62720 9.21498 7.00211 259.953 208.4 484.669 484.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 850 0.000512 1024 250 1024 26240 2.35789 1.64186 28.9464 51.8914 84.9361 85.0268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 850 0.000512 4096 280 8576 25440 6.61517 726.212 209.378 942.252 942.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1730 0.000512 4096 290 704 35360 6.60682 83.1508 209.206 299.008 299.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 960 0.001024 1024 100 512 17440 0.695328 7.52982 26.8184 35.0837 35.1307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1590 6.4e-05 1024 240 672 285440 21.4076 13.4977 215.17 419.641 669.849 669.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 350 3.2e-05 2048 85 2048 235520 179.469 56.0408 1190.99 1676.89 3103.59 3103.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1800 0.000256 4096 380 1664 69920 13.9396 387.483 418.697 820.163 820.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1090 0.001024 4096 150 1120 16800 3.24544 67.5824 104.079 174.961 175.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 2000 0.001024 512 480 640 16800 0.37808 0.361312 4.17469 13.1688 18.1567 18.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1200 0.000256 2048 290 2080 63360 9.2713 7.15773 218.34 209.322 444.192 444.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 850 0.000512 1024 250 1024 25920 2.37027 1.6408 23.7644 51.9621 79.8366 79.9304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 850 0.000512 4096 280 8576 25200 6.56982 603.32 208.364 818.301 818.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1730 0.000512 4096 290 704 35280 6.59866 70.098 209.059 285.797 285.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 960 0.001024 1024 100 512 17280 0.689824 6.1529 26.6443 33.5301 33.5933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1590 6.4e-05 1024 240 672 284160 21.4121 13.5004 179.841 417.543 632.428 632.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 350 3.2e-05 2048 85 2048 230400 179.968 55.9165 975.246 1669.03 2880.35 2880.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1800 0.000256 4096 380 1664 69840 13.9266 326.404 418.451 758.826 758.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1090 0.001024 4096 150 1120 17088 3.26691 101.941 104.856 210.12 210.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 2000 0.001024 512 480 640 17088 0.376832 0.362816 6.8159 13.2017 20.8334 20.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1200 0.000256 2048 290 2080 63360 9.26458 7.05126 367.331 209.448 593.194 593.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 850 0.000512 1024 250 1024 26496 2.37408 1.66387 40.9244 52.2786 97.3446 97.4371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 850 0.000512 4096 280 8576 25536 6.61914 1018.8 209.396 1234.87 1234.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1730 0.000512 4096 290 704 35520 6.62307 116.765 209.57 333.004 333.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 960 0.001024 1024 100 512 17472 0.694496 10.4878 27.9364 39.1647 39.2252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1590 6.4e-05 1024 240 672 284928 21.3987 14.0158 306.069 418.369 759.993 760.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 350 3.2e-05 2048 85 2048 236544 178.877 55.948 1694.58 1672.75 3602.35 3602.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1800 0.000256 4096 380 1664 70080 13.9384 0 418.9 432.847 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1090 0.001024 4096 150 1120 16896 3.2511 75.6377 104.412 183.353 183.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 2000 0.001024 512 480 640 16896 0.37888 0.362496 4.5025 13.1444 18.4604 18.5311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1200 0.000256 2048 290 2080 62976 9.23158 7.02874 237.616 208.831 462.805 462.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 850 0.000512 1024 250 1024 26112 2.37206 1.6431 26.1028 51.933 82.1522 82.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 850 0.000512 4096 280 8576 25344 6.59341 653.718 209.033 869.389 869.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1730 0.000512 4096 290 704 35328 6.60458 75.3172 209.207 291.173 291.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 960 0.001024 1024 100 512 17280 0.688544 6.91706 26.6039 34.2537 34.2994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1590 6.4e-05 1024 240 672 284160 21.479 13.4925 197.903 418.883 651.886 651.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 350 3.2e-05 2048 85 2048 233472 178.443 55.6849 1083.97 1666 2984.29 2984.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1800 0.000256 4096 380 1664 69888 13.9305 353.732 418.705 786.41 786.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1090 0.001024 4096 150 1120 16704 3.23987 68.6018 103.918 175.811 175.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 2000 0.001024 512 480 640 16704 0.376992 0.360576 3.88646 13.086 17.7793 17.8522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1200 0.000256 2048 290 2080 62208 9.21523 6.98736 205.259 208.107 429.671 429.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 850 0.000512 1024 250 1024 25344 2.36518 1.62531 22.2745 51.5564 77.9173 78.0087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 850 0.000512 4096 280 8576 25344 6.6167 569.883 209.594 786.138 786.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1730 0.000512 4096 290 704 35136 6.57958 65.6655 208.745 281.034 281.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 960 0.001024 1024 100 512 17280 0.695552 6.13021 27.7116 34.5781 34.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1590 6.4e-05 1024 240 672 283392 21.4052 13.5049 171.387 417.997 624.425 624.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 350 3.2e-05 2048 85 2048 230400 177.964 55.4332 930.5 1658.38 2829.06 2829.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1800 0.000256 4096 380 1664 69696 13.9264 305.152 422.448 741.57 741.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1090 0.001024 4096 150 1120 17000 3.25501 103.229 105.398 211.94 211.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 2000 0.001024 512 480 640 17200 0.379424 0.362144 6.78803 13.3386 20.9398 21.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1200 0.000256 2048 290 2080 63600 9.33091 7.07334 364.301 211.647 592.454 592.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 850 0.000512 1024 250 1024 26400 2.39072 1.65549 40.1414 52.8083 97.1 97.1892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 850 0.000512 4096 280 8576 25500 6.60576 1004.89 211.227 1222.77 1222.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1730 0.000512 4096 290 704 35500 6.61805 114.326 211.495 332.483 332.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 960 0.001024 1024 100 512 17500 0.696448 10.4819 28.1934 39.4162 39.4788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1590 6.4e-05 1024 240 672 284800 21.5434 13.5392 299.417 422.65 757.282 757.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 350 3.2e-05 2048 85 2048 236800 179.508 56.1775 1665.91 1690.05 3591.85 3591.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1800 0.000256 4096 380 1664 70100 13.9701 535.345 423.047 972.407 972.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1090 0.001024 4096 150 1120 16800 3.24301 77.5946 103.946 184.837 184.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 2000 0.001024 512 480 640 16800 0.378976 0.361888 4.69997 13.1526 18.6677 18.7412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1200 0.000256 2048 290 2080 63200 9.26013 7.0591 250.506 208.953 475.883 475.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 850 0.000512 1024 250 1024 25600 2.38838 1.64253 27.1537 51.9485 83.2317 83.3225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 850 0.000512 4096 280 8576 25400 6.60634 699.287 209.392 915.333 915.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1730 0.000512 4096 290 704 35400 6.62301 79.3451 209.653 295.665 295.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 960 0.001024 1024 100 512 17400 0.694784 7.29994 26.3373 34.3757 34.4233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1590 6.4e-05 1024 240 672 284800 21.5092 13.5496 207.461 419.111 661.763 661.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 350 3.2e-05 2048 85 2048 230400 179.844 55.8384 1129.34 1666.85 3032.06 3032.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1800 0.000256 4096 380 1664 70000 13.9778 378.53 419.443 811.999 812.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1090 0.001024 4096 150 1120 16800 3.25725 66.548 104.473 174.33 174.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 2000 0.001024 512 480 640 16800 0.38112 0.364544 3.90714 13.2207 17.9432 18.0166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1200 0.000256 2048 290 2080 62400 9.21555 6.97728 206.405 207.053 429.752 429.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 850 0.000512 1024 250 1024 25200 2.40314 1.64387 22.4846 52.0783 78.7103 78.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 850 0.000512 4096 280 8576 25200 6.58806 573.086 208.831 788.547 788.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1730 0.000512 4096 290 704 35100 6.56589 65.4868 208.56 280.654 280.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 960 0.001024 1024 100 512 17100 0.689664 6.0649 27.4824 34.2786 34.3245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1590 6.4e-05 1024 240 672 283200 21.6532 13.5421 172.39 419.195 626.908 627.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 350 3.2e-05 2048 85 2048 230400 180.948 56.1207 937.038 1675.89 2850.18 2850.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1800 0.000256 4096 380 1664 69900 13.9708 309.335 419.368 742.716 742.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1090 0.001024 4096 150 1120 17024 3.2561 100.205 104.672 208.184 208.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 2000 0.001024 512 480 640 17024 0.375136 0.358496 6.53606 13.1375 20.4768 20.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1200 0.000256 2048 290 2080 63616 9.2655 7.20077 351.626 209.645 577.84 577.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 850 0.000512 1024 250 1024 26432 2.36192 1.6425 39.1744 51.9973 95.2771 95.3648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 850 0.000512 4096 280 8576 25536 6.62125 986.995 209.641 1203.3 1203.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1730 0.000512 4096 290 704 35504 6.62768 112.017 209.73 328.417 328.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 960 0.001024 1024 100 512 17472 0.696064 10.1274 27.9813 38.8457 38.8914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1590 6.4e-05 1024 240 672 284928 21.4454 13.5066 293.18 418.781 747.043 747.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 350 3.2e-05 2048 85 2048 236544 179.21 56.1252 1630.12 1674.61 3540.26 3540.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1800 0.000256 4096 380 1664 70000 13.9285 522.596 418.875 955.443 955.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1090 0.001024 4096 150 1120 16800 3.24134 74.8133 103.989 182.095 182.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 2000 0.001024 512 480 640 17024 0.375456 0.361184 4.6696 13.1997 18.6792 18.7597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1200 0.000256 2048 290 2080 62720 9.1705 6.96934 242.877 207.379 466.496 466.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 850 0.000512 1024 250 1024 25984 2.37904 1.64979 26.8318 52.1056 83.0623 83.1552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 850 0.000512 4096 280 8576 25312 6.5969 676.749 208.865 892.257 892.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1730 0.000512 4096 290 704 35392 6.62285 77.3872 209.564 293.616 293.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 960 0.001024 1024 100 512 17248 0.687616 7.05571 27.6724 35.4562 35.5058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1590 6.4e-05 1024 240 672 284928 21.4067 13.5703 202.952 418.581 656.642 656.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 350 3.2e-05 2048 85 2048 236544 178.967 55.9666 1131.46 1673.01 3039.59 3039.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1800 0.000256 4096 380 1664 69888 13.934 361.797 418.642 794.417 794.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1090 0.001024 4096 150 1120 16800 3.25837 65.9626 104.67 173.944 174.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 2000 0.001024 512 480 640 16128 0.373984 0.354976 3.75942 12.9884 17.5471 17.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1200 0.000256 2048 290 2080 61824 9.1687 6.96989 198.239 206.785 421.267 421.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 850 0.000512 1024 250 1024 25536 2.33466 1.5977 22.0322 51.0956 77.1602 77.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 850 0.000512 4096 280 8576 25200 6.59293 552.961 209.027 768.626 768.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1730 0.000512 4096 290 704 35280 6.63347 63.8365 209.723 280.236 280.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 960 0.001024 1024 100 512 17136 0.690176 5.78298 26.6369 33.1532 33.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1590 6.4e-05 1024 240 672 284928 21.4449 13.546 168.31 419.046 622.476 622.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 350 3.2e-05 2048 85 2048 236544 179.24 56.0517 928.711 1674.63 2838.82 2838.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1800 0.000256 4096 380 1664 69552 13.9136 295.77 417.65 727.378 727.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1090 0.001024 4096 150 1120 17040 3.26042 99.8871 104.702 207.903 207.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 2000 0.001024 512 480 640 16800 0.378048 0.359168 6.43165 13.0869 20.3294 20.4021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1200 0.000256 2048 290 2080 63360 9.2881 7.04512 344.785 209.046 570.265 570.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 850 0.000512 1024 250 1024 26400 2.39683 1.66502 37.7698 52.4327 94.3641 94.4538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 850 0.000512 4096 280 8576 25440 6.61098 962.652 208.966 1178.27 1178.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1730 0.000512 4096 290 704 35400 6.61094 109.77 209.023 325.447 325.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 960 0.001024 1024 100 512 17400 0.693632 9.94816 26.7803 37.4651 37.5132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1590 6.4e-05 1024 240 672 285120 21.4976 13.5205 281.583 418.703 735.431 735.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 350 3.2e-05 2048 85 2048 234240 179.641 55.9513 1576.93 1668.36 3481.08 3481.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1800 0.000256 4096 380 1664 70080 13.9665 517.669 426.088 957.77 957.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1090 0.001024 4096 150 1120 16800 3.24403 76.3045 104.076 183.681 183.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 2000 0.001024 512 480 640 16800 0.377152 0.360448 4.66534 13.1703 18.6432 18.7166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1200 0.000256 2048 290 2080 63360 9.26365 7.08598 248.089 209.321 473.864 473.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 850 0.000512 1024 250 1024 25920 2.37555 1.64442 26.8924 51.9619 82.9741 83.0647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 850 0.000512 4096 280 8576 25200 6.56989 675.279 208.361 890.255 890.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1730 0.000512 4096 290 704 35280 6.60672 78.1867 209.057 293.893 293.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 960 0.001024 1024 100 512 17280 0.690656 6.98778 27.697 35.4201 35.4653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1590 6.4e-05 1024 240 672 284160 21.4194 13.5017 204.098 417.589 656.734 656.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 350 3.2e-05 2048 85 2048 230400 180.065 56.0069 1108.69 1669 3013.96 3014.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1800 0.000256 4096 380 1664 69840 13.9407 365.049 418.389 797.426 797.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1090 0.001024 4096 150 1120 16560 3.2215 66.126 103.424 172.823 172.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 2000 0.001024 512 480 640 15840 0.375552 0.354304 3.56358 12.9295 17.296 17.3711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1200 0.000256 2048 290 2080 63360 9.30275 7.07789 205.319 209.627 431.429 431.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 850 0.000512 1024 250 1024 24480 2.34982 1.58896 21.4656 50.826 76.3329 76.4232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 850 0.000512 4096 280 8576 25200 6.6007 562.046 208.991 777.68 777.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1730 0.000512 4096 290 704 34920 6.5391 64.1168 207.751 278.451 278.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 960 0.001024 1024 100 512 16920 0.684032 5.95619 27.2648 33.9473 33.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1590 6.4e-05 1024 240 672 282240 21.597 13.5129 168.002 417.921 621.162 621.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 350 3.2e-05 2048 85 2048 230400 180.309 56.0556 917.338 1669.81 2823.7 2823.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1800 0.000256 4096 380 1664 69840 13.9695 304.071 423.544 741.628 741.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1090 0.001024 4096 150 1120 17024 3.25638 99.5308 104.692 207.533 207.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 2000 0.001024 512 480 640 16896 0.376608 0.359936 6.27194 13.098 20.1807 20.2547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1200 0.000256 2048 290 2080 63488 9.25696 7.05126 349.027 209.314 574.753 574.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 850 0.000512 1024 250 1024 26624 2.38749 1.67149 38.7352 52.5046 95.3987 95.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 850 0.000512 4096 280 8576 25472 6.60966 959.008 209.252 1174.92 1174.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1730 0.000512 4096 290 704 35456 6.6152 110.008 209.429 326.096 326.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 960 0.001024 1024 100 512 17408 0.692544 9.86253 27.8663 38.4652 38.5106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1590 6.4e-05 1024 240 672 285696 21.4262 13.7972 287.426 419.288 742.066 742.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 350 3.2e-05 2048 85 2048 233472 179.685 55.9742 1579.01 1670.53 3485.4 3485.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1800 0.000256 4096 380 1664 70016 13.9362 513.419 420.352 947.752 947.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1090 0.001024 4096 150 1120 16896 3.25434 76.1672 104.69 184.164 184.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 2000 0.001024 512 480 640 16384 0.374784 0.358208 4.15731 13.0123 17.9747 18.0449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1200 0.000256 2048 290 2080 63488 9.27008 7.04717 236.8 209.572 462.793 462.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 850 0.000512 1024 250 1024 25600 2.3465 1.61587 25.544 51.302 80.9076 80.9984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 850 0.000512 4096 280 8576 25344 6.60986 644.596 209.255 860.506 860.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1730 0.000512 4096 290 704 35328 6.61475 74.0817 209.43 290.169 290.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 960 0.001024 1024 100 512 17152 0.688128 6.6343 27.5529 34.9192 34.9696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1590 6.4e-05 1024 240 672 284672 21.3781 13.6479 195.009 418.046 648.213 648.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 350 3.2e-05 2048 85 2048 229376 180.427 55.8725 1051.17 1670.69 2958.37 2958.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1800 0.000256 4096 380 1664 69888 13.9284 345.303 418.905 778.182 778.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1090 0.001024 4096 150 1120 16512 3.2215 67.3972 103.314 173.985 174.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 2000 0.001024 512 480 640 16128 0.36976 0.351968 3.82886 12.7565 17.3779 17.4492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1200 0.000256 2048 290 2080 61440 9.18909 6.99955 206.863 207.157 430.312 430.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 850 0.000512 1024 250 1024 26112 2.38394 1.65254 23.2758 52.1646 79.5803 79.6699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 850 0.000512 4096 280 8576 24960 6.55104 583.46 207.87 797.924 797.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1730 0.000512 4096 290 704 34944 6.5495 67.3267 208.053 281.971 282.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 960 0.001024 1024 100 512 16896 0.685728 6.00269 27.2691 33.9995 34.0439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1590 6.4e-05 1024 240 672 282624 21.4172 13.4597 173.89 416.933 625.832 625.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 350 3.2e-05 2048 85 2048 221184 179.171 55.2588 915.237 1649.01 2798.86 2799.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1800 0.000256 4096 380 1664 69504 13.9039 317.344 417.463 748.755 748.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1090 0.001024 4096 150 1120 17152 3.26384 82.0347 104.862 190.212 190.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 2000 0.001024 512 480 640 17152 0.376864 0.3624 4.93338 13.2121 18.9567 19.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1200 0.000256 2048 290 2080 63744 9.25923 7.05542 268.972 209.644 495.032 495.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 850 0.000512 1024 250 1040 26368 2.38198 1.66298 29.6981 52.3778 86.2203 86.3089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 850 0.000512 4096 280 8560 25664 6.61504 743.839 209.629 960.127 960.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1730 0.000512 4096 290 720 35488 6.6089 86.126 209.491 302.269 302.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 960 0.001024 1024 100 520 17536 0.696128 7.65936 28.1815 36.5806 36.6326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1590 6.4e-05 1024 240 680 285696 21.4149 13.5812 227.375 419.023 681.526 681.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 350 3.2e-05 2048 85 2040 242688 178.164 56.05 2018.42 1675.53 3928.36 3928.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1800 0.000256 4096 380 1680 70112 13.9796 401.77 419.919 835.712 835.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1090 0.001024 4096 150 1120 17088 3.26246 59.4901 104.764 167.573 167.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 2000 0.001024 512 480 640 17152 0.37936 0.364672 3.24634 13.2374 17.3002 17.3729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1200 0.000256 2048 290 2080 63488 9.24605 7.03523 171.376 209.195 396.956 397.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 850 0.000512 1024 250 1040 26368 2.38637 1.67322 19.4286 52.4564 76.0429 76.1323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 850 0.000512 4096 280 8560 25600 6.6105 477.67 209.605 693.931 693.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1730 0.000512 4096 290 720 35456 6.61472 55.5408 209.651 271.849 271.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 960 0.001024 1024 100 520 17472 0.695776 5.04013 28.0155 33.7953 33.8493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1590 6.4e-05 1024 240 680 285696 21.4347 13.4974 147.84 419.361 602.265 602.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 350 3.2e-05 2048 85 2040 241664 178.638 56.0374 1856.29 1676.81 3767.98 3768.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1800 0.000256 4096 380 1680 70080 13.9887 256.473 419.594 690.101 690.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1090 0.001024 4096 150 1120 17120 3.26432 89.0932 104.808 197.215 197.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 2000 0.001024 512 480 640 17120 0.378528 0.36128 5.65053 13.2092 19.6706 19.7468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1200 0.000256 2048 290 2080 63840 9.30707 7.07878 302.904 209.901 529.29 529.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 850 0.000512 1024 250 1040 26400 2.38656 1.66502 34.066 52.3864 90.6043 90.6957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 850 0.000512 4096 280 8560 25640 6.62938 843.532 209.691 1059.89 1059.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1730 0.000512 4096 290 720 35480 6.60662 98.5858 209.65 314.884 314.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 960 0.001024 1024 100 520 17520 0.698368 8.86355 28.112 37.716 37.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1590 6.4e-05 1024 240 680 285760 21.4864 13.5233 254.784 419.513 709.434 709.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 350 3.2e-05 2048 85 2040 241920 178.362 56.148 1436.92 1677.38 3348.99 3349.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1800 0.000256 4096 380 1680 70080 13.9884 458.408 419.357 891.801 891.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1090 0.001024 4096 150 1120 17040 3.25264 64.2735 104.602 172.178 172.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 2000 0.001024 512 480 640 16960 0.378304 0.362496 3.66387 13.185 17.6599 17.7336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1200 0.000256 2048 290 2080 63360 9.2407 7.04717 193.396 209.086 418.87 418.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 850 0.000512 1024 250 1040 26240 2.37962 1.64618 21.9845 52.2219 78.3286 78.4218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 850 0.000512 4096 280 8560 25600 6.62659 536.681 209.71 753.06 753.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1730 0.000512 4096 290 720 35440 6.60842 62.9921 209.722 279.368 279.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 960 0.001024 1024 100 520 17440 0.694272 5.66912 26.7604 33.1659 33.2206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1590 6.4e-05 1024 240 680 285440 21.4492 13.5153 163.821 419.428 618.339 618.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 350 3.2e-05 2048 85 2040 240640 178.447 56.1145 910.038 1677.39 2822.17 2822.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1800 0.000256 4096 380 1680 70000 13.9777 288.711 419.286 722.02 722.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1090 0.001024 4096 150 1120 17040 3.26058 54.604 104.731 162.652 162.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 2000 0.001024 512 480 640 16800 0.376832 0.361824 3.09722 13.0947 17.0016 17.0762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1200 0.000256 2048 290 2080 63360 9.28083 7.04573 158.501 209.024 383.954 384.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 850 0.000512 1024 250 1040 26400 2.39747 1.65962 18.4381 52.449 75.0444 75.1452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 850 0.000512 4096 280 8560 25560 6.6337 437.932 209.543 654.152 654.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1730 0.000512 4096 290 720 35400 6.6121 51.5564 209.51 267.72 267.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 960 0.001024 1024 100 520 17400 0.69104 4.67354 27.7466 33.1554 33.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1590 6.4e-05 1024 240 680 285120 21.4926 13.5224 134.674 418.707 588.524 588.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 350 3.2e-05 2048 85 2040 238080 178.874 55.9844 1971.82 1669.19 3876.06 3876.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1800 0.000256 4096 380 1680 69960 13.9854 236.255 418.839 669.123 669.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1090 0.001024 4096 150 1120 17136 3.26707 84.0786 104.946 192.349 192.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 2000 0.001024 512 480 640 17088 0.376224 0.36192 5.17216 13.1841 19.1664 19.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1200 0.000256 2048 290 2080 63552 9.26611 7.05325 280.359 209.521 506.304 506.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 850 0.000512 1024 250 1040 26496 2.3912 1.66749 31.4919 52.5263 88.1787 88.2716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 850 0.000512 4096 280 8560 25632 6.62534 778.828 209.711 995.212 995.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1730 0.000512 4096 290 720 35472 6.61245 90.9967 209.664 307.325 307.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 960 0.001024 1024 100 520 17520 0.696544 8.11171 28.1508 37.001 37.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1590 6.4e-05 1024 240 680 285312 21.4579 13.5168 236.359 419.319 690.784 690.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 350 3.2e-05 2048 85 2040 241152 177.957 55.9603 1314.5 1674.17 3222.78 3222.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1800 0.000256 4096 380 1680 70080 13.9762 419.857 419.439 853.319 853.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1090 0.001024 4096 150 1120 17088 3.26845 61.086 104.865 169.269 169.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 2000 0.001024 512 480 640 17088 0.380352 0.362688 3.46144 13.2085 17.4835 17.5559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1200 0.000256 2048 290 2080 63360 9.25274 7.05498 183.868 209.475 409.753 409.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 850 0.000512 1024 250 1040 26112 2.38182 1.66173 20.5012 52.2935 76.9381 77.0276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 850 0.000512 4096 280 8560 25536 6.60461 507.812 209.288 723.749 723.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1730 0.000512 4096 290 720 35424 6.60912 59.6561 209.566 275.873 275.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 960 0.001024 1024 100 520 17472 0.69584 5.36758 26.8125 32.9176 32.9718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1590 6.4e-05 1024 240 680 284928 21.4057 13.4935 154.843 418.423 608.295 608.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 350 3.2e-05 2048 85 2040 239616 178.085 55.9235 855.811 1672.98 2762.99 2763.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1800 0.000256 4096 380 1680 69984 13.9777 273.506 418.959 706.484 706.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1090 0.001024 4096 150 1120 16992 3.25808 50.8792 104.677 158.867 158.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 2000 0.001024 512 480 640 16992 0.377152 0.362336 2.88086 13.1844 16.8752 16.9492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1200 0.000256 2048 290 2080 63360 9.25104 7.04307 150.255 209.234 375.881 375.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 850 0.000512 1024 250 1040 25920 2.3767 1.6432 17.0452 52.1308 73.2988 73.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 850 0.000512 4096 280 8560 25488 6.6088 415.589 209.433 631.674 631.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1730 0.000512 4096 290 720 35280 6.59302 48.6625 209.138 264.436 264.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 960 0.001024 1024 100 520 17424 0.692864 4.51584 26.7723 32.0242 32.0778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1590 6.4e-05 1024 240 680 284544 21.4883 13.64 127.801 419.297 582.355 582.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 350 3.2e-05 2048 85 2040 239616 177.386 55.9329 701.138 1670.15 2604.79 2604.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1800 0.000256 4096 380 1680 69984 13.9762 224.811 419.46 658.292 658.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1090 0.001024 4096 150 1120 17136 3.26848 110.389 104.967 218.676 218.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 2000 0.001024 512 480 640 17024 0.37888 0.360832 7.42992 13.1727 21.4141 21.4876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1200 0.000256 2048 290 2080 63616 9.28368 7.0615 401.464 209.566 627.473 627.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 850 0.000512 1024 250 1040 26432 2.3967 1.67104 45.8074 52.5228 102.495 102.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 850 0.000512 4096 280 8560 25592 6.61923 1105.88 209.483 1322.03 1322.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1730 0.000512 4096 290 720 35448 6.61568 128.887 209.539 345.086 345.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 960 0.001024 1024 100 520 17472 0.694272 11.7391 27.7992 40.2749 40.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1590 6.4e-05 1024 240 680 285376 21.5074 13.5167 345.262 419.201 799.619 799.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 350 3.2e-05 2048 85 2040 240128 178.351 56.1111 1886.95 1673.98 3795.58 3795.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1800 0.000256 4096 380 1680 70056 13.9697 594.88 419.319 1028.22 1028.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1090 0.001024 4096 150 1120 17024 3.25632 75.223 104.689 183.222 183.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 2000 0.001024 512 480 640 16800 0.376832 0.361248 4.80157 13.1397 18.7472 18.8252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1200 0.000256 2048 290 2080 63616 9.25766 7.07581 254.779 209.69 480.905 480.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 850 0.000512 1024 250 1040 25984 2.37142 1.64253 28.3559 52.0079 84.4783 84.5721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 850 0.000512 4096 280 8560 25536 6.61914 696.848 209.542 913.054 913.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1730 0.000512 4096 290 720 35392 6.61094 81.4387 209.584 297.68 297.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 960 0.001024 1024 100 520 17360 0.690432 7.34413 26.6464 34.7227 34.7787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1590 6.4e-05 1024 240 680 284928 21.4477 13.5127 214.757 418.794 668.638 668.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 350 3.2e-05 2048 85 2040 240128 178.2 56.023 1184.47 1674.97 3093.85 3093.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1800 0.000256 4096 380 1680 70000 13.9764 378.053 419.426 811.498 811.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1090 0.001024 4096 150 1120 16968 3.25629 66.1996 104.679 174.188 174.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 2000 0.001024 512 480 640 16800 0.376896 0.360288 3.91891 13.1009 17.8294 17.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1200 0.000256 2048 290 2080 63168 9.32531 7.14512 205.472 209.818 431.861 431.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 850 0.000512 1024 250 1040 25536 2.37968 1.63024 22.9685 51.7774 78.8545 78.9471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 850 0.000512 4096 280 8560 25368 6.5824 563.835 208.918 779.382 779.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1730 0.000512 4096 290 720 35280 6.60275 66.0972 209.269 282.015 282.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 960 0.001024 1024 100 520 17304 0.693408 5.98186 27.6982 34.4149 34.4724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1590 6.4e-05 1024 240 680 284928 21.5201 13.5311 175.667 418.814 629.663 629.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 350 3.2e-05 2048 85 2040 236544 179.308 56.193 952.482 1674.42 2862.6 2862.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1800 0.000256 4096 380 1680 69888 13.9796 306.037 419.144 739.204 739.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1090 0.001024 4096 150 1120 17088 3.25837 105.25 104.777 213.334 213.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 2000 0.001024 512 480 640 17152 0.379648 0.362944 7.05411 13.2388 21.107 21.1816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1200 0.000256 2048 290 2080 63488 9.2407 7.03104 374.237 209.217 599.822 599.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 850 0.000512 1024 250 1040 26368 2.38474 1.66906 42.7123 52.4582 99.3243 99.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 850 0.000512 4096 280 8560 25600 6.61098 1027.32 209.626 1243.6 1243.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1730 0.000512 4096 290 720 35456 6.60906 120.914 209.668 337.236 337.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 960 0.001024 1024 100 520 17472 0.693888 11.0491 27.9219 39.7083 39.7636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1590 6.4e-05 1024 240 680 285696 21.4258 13.4922 321.842 419.399 776.289 776.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 350 3.2e-05 2048 85 2040 241664 178.033 55.9657 1762 1677.06 3673.24 3673.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1800 0.000256 4096 380 1680 70080 13.988 557.558 420.912 992.499 992.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1090 0.001024 4096 150 1120 17024 3.25837 73.1216 104.693 181.124 181.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 2000 0.001024 512 480 640 16896 0.37536 0.359424 4.5113 13.0942 18.4101 18.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1200 0.000256 2048 290 2080 63488 9.24733 7.04474 236.085 209.227 461.706 461.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 850 0.000512 1024 250 1040 26112 2.39562 1.67219 26.5439 52.5064 83.219 83.3065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 850 0.000512 4096 280 8560 25472 6.60784 623.269 209.116 839.039 839.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1730 0.000512 4096 290 720 35328 6.6039 77.2911 209.166 293.103 293.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 960 0.001024 1024 100 520 17408 0.692384 6.85722 26.7153 34.3078 34.3588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1590 6.4e-05 1024 240 680 285696 21.4165 13.5005 205.394 419.239 659.685 659.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 350 3.2e-05 2048 85 2040 237568 178.677 55.957 1104.3 1670.36 3009.48 3009.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1800 0.000256 4096 380 1680 70016 13.9839 357.958 419.212 791.201 791.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1090 0.001024 4096 150 1120 16896 3.2519 60.7027 104.403 168.411 168.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 2000 0.001024 512 480 640 16896 0.374784 0.3608 3.68554 13.1438 17.6362 17.7098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1200 0.000256 2048 290 2080 62976 9.24029 7.03245 190.762 208.818 415.959 416.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 850 0.000512 1024 250 1040 25344 2.38237 1.63958 21.015 51.9318 77.0686 77.1621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 850 0.000512 4096 280 8560 25344 6.58666 511.719 208.886 727.238 727.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1730 0.000512 4096 290 720 35328 6.61299 62.7321 209.623 279.013 279.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 960 0.001024 1024 100 520 17280 0.6912 5.72736 27.692 34.1537 34.2081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1590 6.4e-05 1024 240 680 284160 21.482 13.5002 165.325 418.781 619.226 619.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 350 3.2e-05 2048 85 2040 233472 178.437 55.7633 877.409 1665.9 2777.7 2777.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1800 0.000256 4096 380 1680 69888 13.9809 289.278 419.239 722.544 722.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1090 0.001024 4096 150 1120 17064 3.25811 106.743 104.65 214.704 214.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 2000 0.001024 512 480 640 17136 0.380512 0.36176 7.20195 13.2278 21.2372 21.3124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1200 0.000256 2048 290 2080 63648 9.2993 7.1095 384.845 209.849 611.205 611.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 850 0.000512 1024 250 1040 26208 2.39517 1.66541 43.266 52.4097 99.834 99.9238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 850 0.000512 4096 280 8560 25560 6.6032 1061.92 209.389 1277.96 1278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1730 0.000512 4096 290 720 35424 6.62675 124.142 209.472 340.282 340.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 960 0.001024 1024 100 520 17496 0.698208 11.2557 26.9054 38.9034 38.9571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1590 6.4e-05 1024 240 680 285120 21.5176 13.7095 326.549 419.095 780.999 781.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 350 3.2e-05 2048 85 2040 241920 178.2 56.2163 1806.85 1675.77 3717.22 3717.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1800 0.000256 4096 380 1680 70056 13.9744 572.283 420.557 1006.86 1006.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1090 0.001024 4096 150 1120 16992 3.25779 77.3868 104.609 185.309 185.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 2000 0.001024 512 480 640 16992 0.376832 0.36192 4.68246 13.1704 18.6617 18.7359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1200 0.000256 2048 290 2080 63360 9.2449 7.20307 250.764 209.086 476.403 476.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 850 0.000512 1024 250 1040 25920 2.37824 1.64723 27.8699 52.0938 84.0886 84.1789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 850 0.000512 4096 280 8560 25488 6.60275 688.598 209.287 904.532 904.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1730 0.000512 4096 290 720 35280 6.59274 80.2795 208.986 295.902 295.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 960 0.001024 1024 100 520 17424 0.69616 7.43814 27.8077 35.9848 36.0412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1590 6.4e-05 1024 240 680 284544 21.4867 13.5106 211.08 419.068 665.281 665.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 350 3.2e-05 2048 85 2040 239616 177.593 55.8879 1160.49 1668.99 3063.15 3063.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1800 0.000256 4096 380 1680 69984 13.9796 371.329 419.115 804.467 804.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1090 0.001024 4096 150 1120 16848 3.24637 71.9539 104.218 179.473 179.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 2000 0.001024 512 480 640 16416 0.374752 0.356352 4.12842 13.026 17.9574 18.0301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1200 0.000256 2048 290 2080 63072 9.28522 7.04717 220.489 209.283 446.205 446.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 850 0.000512 1024 250 1040 25056 2.3704 1.61178 24.1703 51.4193 79.6693 79.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 850 0.000512 4096 280 8560 25272 6.57843 603.171 208.52 818.317 818.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1730 0.000512 4096 290 720 35208 6.59046 71.5146 208.988 287.135 287.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 960 0.001024 1024 100 520 17280 0.690176 6.56106 27.7124 35.0072 35.0642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1590 6.4e-05 1024 240 680 283392 21.5148 14.3072 185.035 417.566 638.554 638.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 350 3.2e-05 2048 85 2040 235008 179.097 55.9944 1003.29 1669.21 2907.78 2907.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1800 0.000256 4096 380 1680 69768 13.969 326.84 419.17 760.023 760.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1090 0.001024 4096 150 1120 16704 3.23258 63.2927 103.797 170.374 170.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 2000 0.001024 512 480 640 16704 0.374912 0.3584 3.67654 13.0705 17.5501 17.6231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1200 0.000256 2048 290 2080 62208 9.21014 7.05126 193.608 207.855 417.822 417.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 850 0.000512 1024 250 1040 25344 2.36221 1.62582 21.9169 51.4961 77.5024 77.5914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 850 0.000512 4096 280 8560 25344 6.61072 539.13 209.211 754.995 755.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1730 0.000512 4096 290 720 35136 6.59046 63.4737 208.907 279.014 279.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 960 0.001024 1024 100 520 17280 0.695168 5.82922 27.7997 34.3674 34.4228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1590 6.4e-05 1024 240 680 283392 21.4096 13.4861 164.771 417.49 617.285 617.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 350 3.2e-05 2048 85 2040 230400 177.861 55.3569 874.318 1656.38 2764.11 2764.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1800 0.000256 4096 380 1680 69696 13.9688 289.916 418.247 722.173 722.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1090 0.001024 4096 150 1120 17040 3.25536 97.5872 104.492 205.39 205.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 2000 0.001024 512 480 640 16960 0.378112 0.361376 6.76422 13.1678 20.7419 20.8165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1200 0.000256 2048 290 2080 63360 9.23136 7.03139 360.674 208.947 585.985 586.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 850 0.000512 1024 250 1040 26240 2.37795 1.64864 40.7048 52.1691 97.0019 97.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 850 0.000512 4096 280 8560 25600 6.62698 1000.98 209.491 1217.14 1217.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1730 0.000512 4096 290 720 35440 6.61427 116.782 209.446 332.885 332.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 960 0.001024 1024 100 520 17440 0.694272 10.4502 27.8732 39.0603 39.1168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1590 6.4e-05 1024 240 680 285440 21.449 13.6195 305.046 418.98 759.226 759.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 350 3.2e-05 2048 85 2040 240640 178.451 56.0444 1681.22 1675.21 3591.11 3591.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1800 0.000256 4096 380 1680 70000 13.9746 537.156 418.794 969.968 970.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1090 0.001024 4096 150 1120 16960 3.25222 74.5307 104.59 182.427 182.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 2000 0.001024 512 480 640 16640 0.376832 0.360448 4.6039 13.1271 18.5383 18.6122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1200 0.000256 2048 290 2080 62720 9.21341 7.08042 241.914 208.418 466.729 466.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 850 0.000512 1024 250 1040 25600 2.37488 1.64045 26.9461 51.8964 82.9575 83.0489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 850 0.000512 4096 280 8560 25440 6.60563 674.988 209.255 890.894 890.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1730 0.000512 4096 290 720 35360 6.61184 78.8444 209.647 295.147 295.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 960 0.001024 1024 100 520 17280 0.690976 7.08813 27.6527 35.4748 35.5328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1590 6.4e-05 1024 240 680 285440 21.4212 13.4939 207.274 419.553 661.872 661.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 350 3.2e-05 2048 85 2040 240640 184.185 56.0026 1142.08 1677.22 3059.69 3059.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1800 0.000256 4096 380 1680 69920 13.9773 365.029 432.18 816.417 816.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1090 0.001024 4096 150 1120 16800 3.24608 67.3757 104.101 174.777 174.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 2000 0.001024 512 480 640 16800 0.376832 0.36064 4.01245 13.1639 17.9849 18.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1200 0.000256 2048 290 2080 63360 9.26758 7.09427 205.281 209.264 431.009 431.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 850 0.000512 1024 250 1040 25920 2.37741 1.64013 22.8694 51.947 78.9348 79.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 850 0.000512 4096 280 8560 25440 6.62122 566.411 209.457 782.536 782.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1730 0.000512 4096 290 720 35280 6.6103 66.1955 209.422 282.271 282.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 960 0.001024 1024 100 520 17280 0.690176 5.93306 27.7369 34.4035 34.4584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1590 6.4e-05 1024 240 680 284160 21.4185 13.517 173.641 417.412 626.12 626.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 350 3.2e-05 2048 85 2040 238080 178.108 55.9503 948.407 1668.74 2851.4 2851.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1800 0.000256 4096 380 1680 69840 13.9803 306.878 418.734 739.636 739.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1090 0.001024 4096 150 1120 16640 3.23072 63.404 103.648 170.339 170.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 2000 0.001024 512 480 640 16640 0.37888 0.362496 3.78691 13.228 17.826 17.8971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1200 0.000256 2048 290 2080 61440 9.18355 6.96339 197.057 206.966 420.276 420.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 850 0.000512 1024 250 1040 25600 2.38826 1.64864 22.0699 52.0664 78.2732 78.3633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 850 0.000512 4096 280 8560 25280 6.61734 565.711 209.089 781.463 781.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1730 0.000512 4096 290 720 35200 6.6104 66.8609 209.476 282.991 283.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 960 0.001024 1024 100 520 16960 0.68416 5.9001 28.4723 35.0986 35.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1590 6.4e-05 1024 240 680 281600 21.3735 14.1903 167.505 415.921 619.123 619.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 350 3.2e-05 2048 85 2040 235520 179.65 56.0468 921.023 1676.09 2832.99 2833.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1800 0.000256 4096 380 1680 69760 13.9803 308.294 418.86 741.179 741.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1090 0.001024 4096 150 1120 17088 3.26298 99.1688 104.947 207.43 207.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 2000 0.001024 512 480 640 17088 0.378272 0.362592 6.40867 13.2158 20.4363 20.5083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1200 0.000256 2048 290 2080 63360 9.24867 7.05194 338.713 209.728 564.844 564.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 850 0.000512 1024 250 1040 26112 2.3825 1.66534 37.7089 52.3274 94.1834 94.2715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 850 0.000512 4096 280 8560 25536 6.60346 947.23 209.457 1163.34 1163.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1730 0.000512 4096 290 720 35424 6.60573 110.249 209.672 326.571 326.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 960 0.001024 1024 100 520 17472 0.698368 9.86166 26.9118 37.5149 37.5672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1590 6.4e-05 1024 240 680 284928 21.3952 13.5099 284.155 418.877 738.069 738.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 350 3.2e-05 2048 85 2040 239616 178.086 55.9022 1578.58 1692.81 3505.57 3505.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1800 0.000256 4096 380 1680 69984 13.9718 512.215 419.188 945.418 945.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1090 0.001024 4096 150 1120 16896 3.24928 74.3143 104.334 181.952 182.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 2000 0.001024 512 480 640 16896 0.375392 0.36304 4.6232 13.1373 18.5709 18.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1200 0.000256 2048 290 2080 62976 9.23331 7.02595 240.237 208.673 465.274 465.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 850 0.000512 1024 250 1040 25344 2.38906 1.64054 26.3075 51.8943 82.3313 82.4219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 850 0.000512 4096 280 8560 25344 6.57709 663.776 208.739 879.14 879.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1730 0.000512 4096 290 720 35328 6.60934 77.8691 209.474 293.996 294.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 960 0.001024 1024 100 520 17280 0.691744 7.09254 26.6221 34.4492 34.5047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1590 6.4e-05 1024 240 680 284160 21.4819 13.5104 204.117 418.56 657.798 657.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 350 3.2e-05 2048 85 2040 233472 178.489 55.679 1097.3 1664.82 2996.49 2996.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1800 0.000256 4096 380 1680 69888 13.9734 362.443 418.858 795.32 795.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1090 0.001024 4096 150 1120 16704 3.23686 65.6706 103.817 172.778 172.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 2000 0.001024 512 480 640 16704 0.376384 0.36048 3.70816 13.0733 17.5908 17.6656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1200 0.000256 2048 290 2080 62208 9.21427 6.98819 196.887 207.902 421.094 421.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 850 0.000512 1024 250 1040 25344 2.36688 1.6256 22.2788 51.5113 77.8816 77.9734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 850 0.000512 4096 280 8560 25344 6.60851 547.372 209.256 763.279 763.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1730 0.000512 4096 290 720 35136 6.59379 64.6486 208.963 280.248 280.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 960 0.001024 1024 100 520 17280 0.694528 5.88742 27.8086 34.4342 34.4918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1590 6.4e-05 1024 240 680 283392 21.4212 13.6204 168.111 417.663 620.947 621.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 350 3.2e-05 2048 85 2040 230400 190.027 55.4336 890.503 1656.95 2793.1 2793.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1800 0.000256 4096 380 1680 69696 13.9643 295.844 431.249 741.103 741.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1090 0.001024 4096 150 1120 16512 3.22166 60.6737 103.402 167.349 167.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 2000 0.001024 512 480 640 16128 0.370688 0.351008 3.43219 12.7646 16.9886 17.0625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1200 0.000256 2048 290 2080 61440 9.1895 6.9673 184.118 207.328 407.702 407.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 850 0.000512 1024 250 1040 24576 2.40797 1.65626 20.3218 52.2016 76.6859 76.7772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 850 0.000512 4096 280 8560 24960 6.53638 506.351 207.913 720.841 720.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1730 0.000512 4096 290 720 34944 6.56438 61.186 208.652 276.445 276.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 960 0.001024 1024 100 520 16896 0.68608 5.62381 27.3651 33.7164 33.7703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1590 6.4e-05 1024 240 680 282624 21.4311 13.893 157.413 417.101 609.965 610.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 350 3.2e-05 2048 85 2040 221184 179.113 55.0877 804.775 1650.4 2689.56 2689.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1800 0.000256 4096 380 1680 69504 13.9598 276.589 418.249 708.841 708.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1090 0.001024 4096 150 1120 17000 3.25632 100.493 104.485 208.286 208.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 2000 0.001024 512 480 640 17000 0.378912 0.362752 6.57037 13.2206 20.6069 20.6776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1200 0.000256 2048 290 2080 63600 9.32736 7.07264 352.828 209.762 579.093 579.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 850 0.000512 1024 250 1040 26000 2.40192 1.66298 39.5615 52.3489 96.0751 96.1632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 850 0.000512 4096 280 8560 25600 6.60947 980.222 209.798 1196.68 1196.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1730 0.000512 4096 290 720 35400 6.61683 114.13 209.537 330.327 330.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 960 0.001024 1024 100 520 17400 0.691808 10.3594 27.8713 38.9651 39.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1590 6.4e-05 1024 240 680 284800 21.5402 13.7675 299.741 419.055 754.232 754.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 350 3.2e-05 2048 85 2040 240000 178.742 56.1188 1647.3 1675.18 3557.53 3557.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1800 0.000256 4096 380 1680 70000 13.938 0 419.242 433.191 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1090 0.001024 4096 150 1120 16800 3.24179 77.4201 103.958 184.67 184.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 2000 0.001024 512 480 640 16800 0.378272 0.361888 4.54109 13.1606 18.51 18.5836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1200 0.000256 2048 290 2080 63200 9.26138 7.05373 240.629 208.979 466.022 466.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 850 0.000512 1024 250 1040 25600 2.39002 1.63952 26.4657 51.9548 82.5509 82.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 850 0.000512 4096 280 8560 25400 6.60298 658.357 209.285 874.292 874.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1730 0.000512 4096 290 720 35200 6.6048 0 209.028 215.641 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1090 0.001024 4096 150 1120 16800 3.25802 68.5324 104.475 176.321 176.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 2000 0.001024 512 480 640 16800 0.38016 0.362432 4.00592 13.2229 18.0419 18.1166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1200 0.000256 2048 290 2080 62400 9.21613 6.98147 206.759 207.053 430.122 430.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 850 0.000512 1024 250 1040 25200 2.39821 1.64653 23.4147 52.0748 79.6371 79.7301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 850 0.000512 4096 280 8560 25200 6.57101 582.687 208.698 798.002 798.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1730 0.000512 4096 290 720 35100 6.61011 0 208.978 215.598 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1090 0.001024 4096 150 1120 16400 3.20086 63.2371 102.884 169.376 169.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 2000 0.001024 512 480 640 16000 0.368832 0.350624 3.67283 12.752 17.2164 17.2907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1200 0.000256 2048 290 2080 62400 9.18794 6.97011 189.378 207.366 413.002 413.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 850 0.000512 1024 250 1040 25600 2.39133 1.65261 21.8005 52.22 78.1662 78.2579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 850 0.000512 4096 280 8560 25200 6.60461 520.435 209.284 736.367 736.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1730 0.000512 4096 290 720 34800 6.53466 62.6543 207.954 277.188 277.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 960 0.001024 1024 100 520 16800 0.681984 5.89632 26.1699 32.7913 32.8479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1590 6.4e-05 1024 240 680 281600 21.5019 13.4752 160.67 417.278 613.054 613.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 350 3.2e-05 2048 85 2040 230400 176.832 55.2245 855.449 1650.37 2738.07 2738.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1800 0.000256 4096 380 1680 69600 13.9752 283.165 418.809 715.992 716.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1090 0.001024 4096 150 1152 17088 3.27117 88.9316 104.961 197.216 197.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 2000 0.001024 512 480 624 17088 0.378624 0.362976 5.29136 13.2178 19.3229 19.3966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1200 0.000256 2048 290 2112 63872 9.24234 7.05907 294.773 209.817 520.995 521.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 850 0.000512 1024 250 1056 26624 2.3785 1.66794 32.6923 52.4204 89.2612 89.3522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 850 0.000512 4096 280 8592 25600 6.62323 804.232 209.717 1020.62 1020.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1730 0.000512 4096 290 720 35488 6.6105 93.0898 209.666 309.408 309.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 960 0.001024 1024 100 528 17504 0.696864 8.52173 27.9654 37.2281 37.2843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1590 6.4e-05 1024 240 672 284928 21.4297 13.5014 244.714 419.519 699.295 699.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 350 3.2e-05 2048 85 2064 235520 179.873 56.0079 2121.73 1676.86 4034.68 4034.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1800 0.000256 4096 380 1680 70112 13.9864 432.112 419.52 865.663 865.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1090 0.001024 4096 150 1152 17024 3.26317 63.0538 104.767 171.136 171.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 2000 0.001024 512 480 624 17024 0.378176 0.364352 3.44842 13.2377 17.4996 17.5739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1200 0.000256 2048 290 2112 63488 9.23434 7.03722 188.683 209.166 414.228 414.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 850 0.000512 1024 250 1056 26624 2.38058 1.67139 21.4555 52.4474 78.056 78.1479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 850 0.000512 4096 280 8592 25536 6.61542 514.686 209.5 730.848 730.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1730 0.000512 4096 290 720 35456 6.61466 60.5572 209.678 276.895 276.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 960 0.001024 1024 100 528 17472 0.695136 5.59923 27.8728 34.2116 34.2655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1590 6.4e-05 1024 240 672 284672 21.483 13.5046 158.722 419.303 613.145 613.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 350 3.2e-05 2048 85 2064 235520 180.081 56.0546 1962.15 1677.39 3875.87 3876.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1800 0.000256 4096 380 1680 70080 13.9933 277.792 419.502 711.331 711.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1090 0.001024 4096 150 1152 16992 3.26854 52.7077 104.773 160.803 160.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 2000 0.001024 512 480 624 16896 0.379936 0.36288 2.89178 13.2158 16.9235 16.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1200 0.000256 2048 290 2112 63744 9.2416 7.0519 157.339 209.598 383.331 383.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 850 0.000512 1024 250 1056 26496 2.37702 1.66678 17.8469 52.3181 74.3072 74.4001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 850 0.000512 4096 280 8592 25536 6.62733 426.908 209.679 643.257 643.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1730 0.000512 4096 290 720 35424 6.61504 50.0408 209.629 266.329 266.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 960 0.001024 1024 100 528 17376 0.69216 4.6087 27.7362 33.0794 33.1346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1590 6.4e-05 1024 240 672 284160 21.5014 13.5348 351.501 418.663 805.335 805.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 350 3.2e-05 2048 85 2064 233472 179.943 56.0488 1899.61 1674.11 3809.91 3810.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1800 0.000256 4096 380 1680 69984 13.9757 230.223 419.16 663.403 663.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1090 0.001024 4096 150 1152 17080 3.27056 84.975 104.885 193.184 193.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 2000 0.001024 512 480 624 17120 0.37888 0.362496 5.11194 13.2036 19.1294 19.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1200 0.000256 2048 290 2112 63840 9.30157 7.08611 284.574 209.678 510.746 510.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 850 0.000512 1024 250 1056 26560 2.38563 1.65898 31.5889 52.3455 88.0791 88.1725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 850 0.000512 4096 280 8592 25600 6.62762 778.191 209.608 994.473 994.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1730 0.000512 4096 290 720 35480 6.61712 90.5057 209.511 306.678 306.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 960 0.001024 1024 100 528 17480 0.698208 8.21862 28.1006 37.0627 37.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1590 6.4e-05 1024 240 672 284800 21.5685 13.5269 235.052 419.181 689.464 689.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 350 3.2e-05 2048 85 2064 235520 180.15 56.1224 1297.18 1675.64 3209.29 3209.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1800 0.000256 4096 380 1680 70080 13.981 417.926 419.14 851.095 851.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1090 0.001024 4096 150 1152 17040 3.27021 61.2701 104.883 169.477 169.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 2000 0.001024 512 480 624 16960 0.380128 0.36112 3.45482 13.1738 17.44 17.5145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1200 0.000256 2048 290 2112 63360 9.24192 7.04102 186.092 208.919 411.396 411.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 850 0.000512 1024 250 1056 26240 2.37808 1.64701 20.8202 52.1822 77.1308 77.2313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 850 0.000512 4096 280 8592 25520 6.61075 508.105 209.381 724.143 724.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1730 0.000512 4096 290 720 35440 6.61062 59.6455 209.569 275.872 275.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 960 0.001024 1024 100 528 17440 0.696224 5.4977 26.7715 33.0081 33.0645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1590 6.4e-05 1024 240 672 284800 21.482 13.5148 154.855 419.084 609.069 609.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 350 3.2e-05 2048 85 2064 235520 179.852 56.1029 849.37 1676.75 2762.26 2762.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1800 0.000256 4096 380 1680 70000 13.9803 273.189 418.945 706.16 706.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1090 0.001024 4096 150 1152 16920 3.25632 52.437 104.43 160.179 160.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 2000 0.001024 512 480 624 16800 0.378496 0.360576 2.88694 13.09 16.7842 16.8585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1200 0.000256 2048 290 2112 63360 9.28627 7.04694 151.328 208.991 376.751 376.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 850 0.000512 1024 250 1056 26400 2.39923 1.6681 17.3179 52.4413 73.9267 74.0219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 850 0.000512 4096 280 8592 25440 6.61091 412.427 209.133 628.215 628.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1730 0.000512 4096 290 720 35400 6.61299 48.724 209.472 264.853 264.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 960 0.001024 1024 100 528 17400 0.692064 4.49907 26.728 31.9593 32.0163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1590 6.4e-05 1024 240 672 284160 21.5476 13.5762 126.841 418.637 580.727 580.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 350 3.2e-05 2048 85 2064 230400 180.837 55.9685 1764.53 1669.12 3670.65 3670.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1800 0.000256 4096 380 1680 69960 13.9817 222.408 419.073 655.507 655.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1090 0.001024 4096 150 1152 17040 3.26739 109.406 104.695 217.421 217.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 2000 0.001024 512 480 624 16992 0.376832 0.360448 7.09232 13.167 21.0668 21.1408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1200 0.000256 2048 290 2112 63744 9.2481 7.04701 396.719 209.322 622.44 622.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 850 0.000512 1024 250 1056 26688 2.38461 1.66723 45.072 52.4747 101.697 101.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 850 0.000512 4096 280 8592 25584 6.62528 1078.33 209.529 1294.53 1294.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1730 0.000512 4096 290 720 35472 6.60499 125.858 209.474 341.982 342.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 960 0.001024 1024 100 528 17472 0.693664 11.5465 26.7571 39.042 39.0962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1590 6.4e-05 1024 240 672 284928 21.4521 13.5191 334.872 418.819 788.789 788.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 350 3.2e-05 2048 85 2064 235008 179.617 56.0708 1805.15 1672.71 3713.76 3713.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1800 0.000256 4096 380 1680 70080 13.9727 578.073 420.638 1012.73 1012.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1090 0.001024 4096 150 1152 16992 3.26246 75.4258 104.792 183.53 183.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 2000 0.001024 512 480 624 16896 0.37888 0.3616 4.58058 13.2135 18.6021 18.6757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1200 0.000256 2048 290 2112 63744 9.24269 7.21101 251.072 209.646 477.275 477.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 850 0.000512 1024 250 1056 26496 2.37363 1.66035 28.2977 52.3316 84.7665 84.8554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 850 0.000512 4096 280 8592 25536 6.6223 679.563 209.74 895.966 896.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1730 0.000512 4096 290 720 35424 6.60733 79.3989 209.676 295.724 295.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 960 0.001024 1024 100 528 17376 0.692864 7.32995 26.6875 34.754 34.8062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1590 6.4e-05 1024 240 672 284160 21.4341 13.4892 208.364 418.824 662.24 662.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 350 3.2e-05 2048 85 2064 233472 179.71 55.9375 1127.74 1674.36 3037.94 3038.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1800 0.000256 4096 380 1680 69984 13.9761 366.706 419.192 799.916 799.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1090 0.001024 4096 150 1152 16848 3.25427 66.2982 104.19 173.795 173.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 2000 0.001024 512 480 624 16704 0.378016 0.360448 3.74621 13.1725 17.7283 17.8053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1200 0.000256 2048 290 2112 63360 9.25072 7.04346 200.655 209.094 426.147 426.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 850 0.000512 1024 250 1056 25920 2.38013 1.64624 22.5593 52.0964 78.7838 78.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 850 0.000512 4096 280 8592 25488 6.61981 547.718 209.552 763.934 763.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1730 0.000512 4096 290 720 35280 6.5961 64.2089 208.991 279.839 279.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 960 0.001024 1024 100 528 17280 0.690048 5.91472 27.6582 34.3073 34.3628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1590 6.4e-05 1024 240 672 284544 21.4883 13.5104 168.772 418.998 622.9 623.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 350 3.2e-05 2048 85 2064 230400 179.899 55.9818 897.531 1668.97 2802.57 2802.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1800 0.000256 4096 380 1680 69984 13.9821 294.064 419.098 727.188 727.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1090 0.001024 4096 150 1152 16896 3.26496 58.195 104.79 166.302 166.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 2000 0.001024 512 480 624 16512 0.376704 0.361984 3.21792 13.1493 17.1779 17.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1200 0.000256 2048 290 2112 62976 9.23411 7.01824 168.999 208.87 394.221 394.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 850 0.000512 1024 250 1056 26112 2.37059 1.64378 18.8467 51.9492 74.9087 75.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 850 0.000512 4096 280 8592 25344 6.60611 460.39 209.209 676.248 676.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1730 0.000512 4096 290 720 35328 6.61094 54.0877 209.674 270.417 270.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 960 0.001024 1024 100 528 17280 0.690176 5.00326 28.7906 34.5258 34.5779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1590 6.4e-05 1024 240 672 284160 21.4803 13.5016 142.924 418.882 596.915 597.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 350 3.2e-05 2048 85 2064 227328 179.831 55.6279 748.803 1666.32 2650.78 2650.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1800 0.000256 4096 380 1680 69888 13.9706 248.65 419.896 682.559 682.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1090 0.001024 4096 150 1152 17024 3.25805 105.001 104.644 212.955 213.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 2000 0.001024 512 480 624 17024 0.37888 0.361024 6.67587 13.1646 20.6511 20.7266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1200 0.000256 2048 290 2112 63616 9.29357 7.05904 367.343 209.397 593.198 593.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 850 0.000512 1024 250 1056 26656 2.39488 1.67334 41.554 52.478 98.2044 98.2999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 850 0.000512 4096 280 8592 25592 6.62317 998.245 209.583 1214.5 1214.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1730 0.000512 4096 290 720 35448 6.61504 116.011 209.358 332.029 332.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 960 0.001024 1024 100 528 17472 0.700416 10.7927 27.9267 39.4621 39.5182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1590 6.4e-05 1024 240 672 284928 21.5416 13.5264 311.329 418.85 765.383 765.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 350 3.2e-05 2048 85 2064 234752 180.099 56.0403 1676.69 1673.49 3586.52 3586.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1800 0.000256 4096 380 1680 70056 13.9715 534.582 418.962 967.564 967.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1090 0.001024 4096 150 1152 16912 3.25722 73.5646 104.449 181.322 181.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 2000 0.001024 512 480 624 16800 0.377056 0.36176 4.34192 13.1407 18.2934 18.3685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1200 0.000256 2048 290 2112 63616 9.2696 7.0601 232.164 209.687 458.28 458.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 850 0.000512 1024 250 1056 25984 2.3712 1.64272 25.7536 52.0101 81.873 81.9656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 850 0.000512 4096 280 8592 25536 6.61987 630.949 209.809 847.421 847.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1730 0.000512 4096 290 720 35392 6.6089 73.6666 209.662 289.982 290.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 960 0.001024 1024 100 528 17360 0.692384 6.9152 26.7338 34.3837 34.4351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1590 6.4e-05 1024 240 672 284032 21.4923 13.5096 195.328 418.78 649.236 649.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 350 3.2e-05 2048 85 2064 232960 180.131 56.0976 1052.85 1674.38 2963.64 2963.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1800 0.000256 4096 380 1680 70000 13.9728 338.301 419.456 771.773 771.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1090 0.001024 4096 150 1152 16800 3.24813 63.9148 104.144 171.36 171.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 2000 0.001024 512 480 624 16800 0.378976 0.360448 3.6359 13.103 17.5471 17.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1200 0.000256 2048 290 2112 63168 9.32608 7.07238 190.143 209.833 416.478 416.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 850 0.000512 1024 250 1056 25536 2.37651 1.63226 20.8954 51.78 76.78 76.8713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 850 0.000512 4096 280 8592 25368 6.60835 516.046 209.203 731.903 731.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1730 0.000512 4096 290 720 35280 6.60947 60.6072 209.282 276.542 276.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 960 0.001024 1024 100 528 17304 0.6912 5.55213 27.7408 34.0278 34.0808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1590 6.4e-05 1024 240 672 283584 21.59 13.528 159.872 418.847 613.964 614.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 350 3.2e-05 2048 85 2064 231168 180.529 56.1419 855.707 1674.64 2767.21 2767.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1800 0.000256 4096 380 1680 69888 13.9776 278.558 419.102 711.682 711.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1090 0.001024 4096 150 1152 16800 3.256 56.9139 104.348 164.572 164.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 2000 0.001024 512 480 624 16576 0.379904 0.362816 3.34848 13.2057 17.3678 17.4424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1200 0.000256 2048 290 2112 62720 9.17552 7.00643 170.042 207.388 393.715 393.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 850 0.000512 1024 250 1056 25984 2.38016 1.65069 19.266 52.113 75.5054 75.6011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 850 0.000512 4096 280 8592 25312 6.60698 466.17 209.013 681.835 681.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1730 0.000512 4096 290 720 35168 6.57805 54.2235 208.795 269.64 269.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 960 0.001024 1024 100 528 17248 0.68992 5.09338 27.6428 33.4684 33.5227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1590 6.4e-05 1024 240 672 283136 21.4999 13.4963 144.432 418.732 598.289 598.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 350 3.2e-05 2048 85 2064 229376 180.481 56.1646 770.002 1673.08 2679.91 2680.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1800 0.000256 4096 380 1680 69888 13.9681 252.038 426.747 692.799 692.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1090 0.001024 4096 150 1152 17024 3.26176 101.351 104.699 209.363 209.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 2000 0.001024 512 480 624 17024 0.378688 0.360448 6.41232 13.2261 20.4478 20.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1200 0.000256 2048 290 2112 63488 9.23696 7.03251 350.625 209.106 576.101 576.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 850 0.000512 1024 250 1056 26624 2.38349 1.66733 40.2307 52.409 96.7932 96.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 850 0.000512 4096 280 8592 25536 6.61811 941.647 209.355 1157.66 1157.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1730 0.000512 4096 290 720 35456 6.6089 113.279 209.47 329.4 329.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 960 0.001024 1024 100 528 17472 0.695904 10.4489 26.8893 38.0754 38.1278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1590 6.4e-05 1024 240 672 284672 21.4924 13.4983 300.285 419.007 754.41 754.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 350 3.2e-05 2048 85 2064 235520 179.753 56.0763 1628.79 1676.03 3540.84 3541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1800 0.000256 4096 380 1680 70080 13.9818 520.505 419.137 953.668 953.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1090 0.001024 4096 150 1152 16896 3.25866 71.5304 104.447 179.289 179.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 2000 0.001024 512 480 624 16640 0.376832 0.358528 4.06691 13.1074 17.982 18.0553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1200 0.000256 2048 290 2112 63488 9.24675 7.05357 228.489 209.388 454.282 454.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 850 0.000512 1024 250 1056 26624 2.39194 1.67142 26.3209 52.546 83.0328 83.1235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 850 0.000512 4096 280 8592 25472 6.62227 598.149 209.555 814.372 814.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1730 0.000512 4096 290 720 35328 6.60291 73.0015 209.323 288.973 289.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 960 0.001024 1024 100 528 17408 0.694272 6.66342 27.8752 35.2755 35.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1590 6.4e-05 1024 240 672 284672 21.4858 13.4937 193.438 419.492 648.041 648.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 350 3.2e-05 2048 85 2064 233472 179.777 56.0027 1044.39 1671.66 2952.02 2952.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1800 0.000256 4096 380 1680 70016 13.9819 337.613 419.53 771.171 771.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1090 0.001024 4096 150 1152 16896 3.26451 63.7291 104.791 171.837 171.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 2000 0.001024 512 480 624 16512 0.375552 0.359136 3.56678 13.1516 17.5241 17.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1200 0.000256 2048 290 2112 62976 9.24214 7.02582 188.425 208.865 413.658 413.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 850 0.000512 1024 250 1056 26112 2.37018 1.64608 21.0484 51.9459 77.112 77.2035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 850 0.000512 4096 280 8592 25344 6.60621 488.799 209.203 704.651 704.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1730 0.000512 4096 290 720 35328 6.61376 61.5859 209.679 277.922 277.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 960 0.001024 1024 100 528 17280 0.690272 5.6279 26.691 33.0497 33.1042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1590 6.4e-05 1024 240 672 284160 21.48 13.5004 162.93 418.886 616.928 617.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 350 3.2e-05 2048 85 2064 227328 179.846 55.7775 852.992 1666.31 2755.11 2755.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1800 0.000256 4096 380 1680 69888 13.9796 283.16 419.252 716.439 716.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1090 0.001024 4096 150 1152 16640 3.23798 56.0353 103.634 162.962 163.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 2000 0.001024 512 480 624 16384 0.37392 0.356416 3.0825 13.0065 16.8883 16.9636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1200 0.000256 2048 290 2112 63488 9.26886 7.0615 168.126 209.483 394.04 394.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 850 0.000512 1024 250 1056 25600 2.34502 1.61696 18.4636 51.2837 73.8081 73.9001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 850 0.000512 4096 280 8592 25344 6.60826 433.676 209.303 649.631 649.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1730 0.000512 4096 290 720 35072 6.56163 54.8106 208.393 269.807 269.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 960 0.001024 1024 100 528 17152 0.689376 4.83686 26.4983 32.0655 32.1227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1590 6.4e-05 1024 240 672 282624 21.519 13.4832 142.219 417.974 595.326 595.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 350 3.2e-05 2048 85 2064 229376 180.275 55.9848 757.321 1669.98 2663.75 2663.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1800 0.000256 4096 380 1680 69888 13.987 249.535 419.106 682.671 682.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1090 0.001024 4096 150 1152 16992 3.26099 102.452 104.652 210.416 210.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 2000 0.001024 512 480 624 16992 0.380032 0.362496 6.48797 13.2308 20.5329 20.6034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1200 0.000256 2048 290 2112 63648 9.30749 7.08534 349.208 209.902 575.603 575.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 850 0.000512 1024 250 1056 26496 2.38723 1.66298 39.0074 52.4247 95.5826 95.6718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 850 0.000512 4096 280 8592 25560 6.62323 964.988 209.706 1181.36 1181.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1730 0.000512 4096 290 720 35424 6.61299 111.749 209.52 327.926 327.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 960 0.001024 1024 100 528 17424 0.697696 10.32 26.8537 37.9151 37.9702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1590 6.4e-05 1024 240 672 284544 21.5234 14.0776 286.903 419.327 741.958 742.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 350 3.2e-05 2048 85 2064 235008 180.119 56.1373 1585.87 1676.34 3498.65 3498.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1800 0.000256 4096 380 1680 70056 13.9796 517.097 419.469 950.588 950.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1090 0.001024 4096 150 1152 16848 3.25411 77.1502 104.15 184.608 184.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 2000 0.001024 512 480 624 16704 0.37904 0.362016 4.42806 13.1687 18.4092 18.4791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1200 0.000256 2048 290 2112 63360 9.2535 7.14531 242.064 209.007 467.575 467.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 850 0.000512 1024 250 1056 25920 2.37955 1.64451 26.8987 52.0753 83.0988 83.1905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 850 0.000512 4096 280 8592 25488 6.61987 663.004 209.474 879.144 879.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1730 0.000512 4096 290 720 35280 6.58781 77.4893 208.908 293.028 293.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 960 0.001024 1024 100 528 17280 0.69056 7.11626 27.6474 35.4967 35.5512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1590 6.4e-05 1024 240 672 284544 21.4919 13.5168 201.6 418.904 655.644 655.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 350 3.2e-05 2048 85 2064 230400 180.082 56.015 1078.57 1668.35 2983.21 2983.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1800 0.000256 4096 380 1680 69984 13.9835 356.108 420.005 790.142 790.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1090 0.001024 4096 150 1152 16848 3.25965 66.6214 104.561 174.495 174.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 2000 0.001024 512 480 624 16416 0.376832 0.358048 3.83504 13.022 17.6653 17.7418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1200 0.000256 2048 290 2112 63072 9.30125 7.06643 205.467 209.24 431.182 431.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 850 0.000512 1024 250 1056 25056 2.37155 1.61565 22.163 51.4077 77.6602 77.7512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 850 0.000512 4096 280 8592 25272 6.59402 556.624 208.739 772.002 772.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1730 0.000512 4096 290 720 35208 6.59251 64.7722 208.946 280.357 280.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 960 0.001024 1024 100 528 17280 0.693952 5.95517 26.2595 32.9515 33.0057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1590 6.4e-05 1024 240 672 283392 21.5169 13.5127 170.404 417.462 623.03 623.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 350 3.2e-05 2048 85 2064 228096 180.88 55.9593 904.402 1668.82 2810.26 2810.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1800 0.000256 4096 380 1680 69768 13.9653 300.435 418.304 732.746 732.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1090 0.001024 4096 150 1152 16704 3.25162 65.7818 104.177 173.261 173.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 2000 0.001024 512 480 624 16128 0.376832 0.3584 3.62342 13.0725 17.5031 17.5777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1200 0.000256 2048 290 2112 62208 9.20566 6.98874 203.546 207.901 427.747 427.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 850 0.000512 1024 250 1056 25344 2.36403 1.62202 22.8905 51.5104 78.4863 78.5757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 850 0.000512 4096 280 8592 25344 6.62957 560.484 209.525 776.686 776.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1730 0.000512 4096 290 720 35136 6.59251 65.7019 208.953 281.29 281.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 960 0.001024 1024 100 528 16992 0.686016 6.03738 27.4636 34.2277 34.2829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1590 6.4e-05 1024 240 672 283392 21.4142 13.4862 170.266 417.595 622.891 623.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 350 3.2e-05 2048 85 2064 221184 180.093 55.3156 878.724 1656.75 2771.07 2771.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1800 0.000256 4096 380 1680 69696 13.9653 301.302 418.32 733.631 733.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1090 0.001024 4096 150 1152 17040 3.26982 102.162 104.968 210.451 210.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 2000 0.001024 512 480 624 16960 0.376416 0.360448 6.36819 13.1827 20.3573 20.4326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1200 0.000256 2048 290 2112 63360 9.23485 7.10042 343.556 209.167 569.159 569.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 850 0.000512 1024 250 1056 26240 2.37382 1.64605 38.2926 52.221 94.6352 94.7241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 850 0.000512 4096 280 8592 25520 6.61766 952.87 209.556 1169.09 1169.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1730 0.000512 4096 290 720 35440 6.61114 110.601 209.667 326.922 326.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 960 0.001024 1024 100 528 17440 0.697344 10.1229 27.9409 38.8023 38.8551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1590 6.4e-05 1024 240 672 284800 21.4792 13.5101 284.729 419.515 739.36 739.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 350 3.2e-05 2048 85 2064 235520 179.831 56.202 1570.97 1677.2 3484.39 3484.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1800 0.000256 4096 380 1680 70000 13.9798 512.336 419.24 945.602 945.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1090 0.001024 4096 150 1152 16960 3.27136 75.9542 104.862 184.144 184.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 2000 0.001024 512 480 624 16640 0.376448 0.360352 4.46627 13.1167 18.3905 18.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1200 0.000256 2048 290 2112 62720 9.20467 7.00192 244.584 208.241 469.132 469.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 850 0.000512 1024 250 1056 25600 2.37446 1.64298 26.9173 51.8515 82.8906 82.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 850 0.000512 4096 280 8592 25440 6.61504 672.78 209.346 888.786 888.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1730 0.000512 4096 290 720 35360 6.61299 78.5608 209.467 294.682 294.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 960 0.001024 1024 100 528 17280 0.693728 7.23613 27.6685 35.6401 35.6951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1590 6.4e-05 1024 240 672 284160 21.4856 13.4942 205.569 419.194 659.872 659.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 350 3.2e-05 2048 85 2064 235520 179.474 56.1111 1125.66 1676.09 3037.53 3037.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1800 0.000256 4096 380 1680 69920 13.9818 363.162 418.783 795.975 796.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1090 0.001024 4096 150 1152 16800 3.25837 67.4715 104.45 175.231 175.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 2000 0.001024 512 480 624 16800 0.376416 0.360192 3.95904 13.1709 17.9361 18.0122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1200 0.000256 2048 290 2112 63360 9.2567 7.05357 204.407 209.355 430.177 430.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 850 0.000512 1024 250 1056 25920 2.3745 1.64214 23.0246 51.966 79.1088 79.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 850 0.000512 4096 280 8592 25200 6.58048 550.225 208.533 765.384 765.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1730 0.000512 4096 290 720 35280 6.60861 65.4151 209.506 281.575 281.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 960 0.001024 1024 100 528 17280 0.692224 5.98016 26.7345 33.4483 33.5036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1590 6.4e-05 1024 240 672 282240 21.506 13.4951 168.555 417.602 621.286 621.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 350 3.2e-05 2048 85 2064 230400 179.971 55.9145 906.597 1669.29 2811.97 2812.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1800 0.000256 4096 380 1680 69840 13.986 298.846 418.932 731.808 731.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1090 0.001024 4096 150 1152 16640 3.24963 64.6954 104.007 172.002 172.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 2000 0.001024 512 480 624 16640 0.38112 0.362912 3.4583 13.2279 17.5012 17.5718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1200 0.000256 2048 290 2112 61440 9.17981 6.96525 186.286 206.952 409.484 409.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 850 0.000512 1024 250 1056 25600 2.38557 1.64864 21.1889 52.066 77.3863 77.4776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 850 0.000512 4096 280 8592 25280 6.61206 514.961 209.351 730.968 731.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1730 0.000512 4096 290 720 35200 6.61066 61.7175 209.478 277.851 277.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 960 0.001024 1024 100 528 16960 0.685696 5.5768 26.4058 32.7111 32.7636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1590 6.4e-05 1024 240 672 281600 21.3597 13.4185 157.37 415.917 608.19 608.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 350 3.2e-05 2048 85 2064 235520 179.662 56.0623 867.625 1676.26 2779.8 2779.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1800 0.000256 4096 380 1680 69760 13.9736 279.051 418.841 711.914 711.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1090 0.001024 4096 150 1150 17088 3.26925 91.5797 104.839 199.738 199.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 2000 0.001024 512 480 650 17280 0.376864 0.36304 5.5728 13.2035 19.5882 19.6628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1200 0.000256 2048 290 2100 63872 9.25866 7.07331 302.901 209.705 529.04 529.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 850 0.000512 1024 250 1050 26368 2.38307 1.66512 33.9872 52.37 90.5031 90.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 850 0.000512 4096 280 8600 25600 6.6247 838.199 209.588 1054.45 1054.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1730 0.000512 4096 290 700 35584 6.61322 95.6131 209.46 311.731 311.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 960 0.001024 1024 100 500 17600 0.695872 8.43379 27.9265 37.1002 37.1535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1590 6.4e-05 1024 240 700 283904 21.5007 13.5952 264.236 419.131 718.592 718.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 350 3.2e-05 2048 85 2050 233472 180.271 56.066 2142.66 1675.28 4054.48 4054.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1800 0.000256 4096 380 1700 70016 13.996 456.899 419.115 890.053 890.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1090 0.001024 4096 150 1150 17024 3.25837 66.0924 104.643 174.048 174.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 2000 0.001024 512 480 650 17280 0.380768 0.362784 3.6623 13.225 17.6992 17.7822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1200 0.000256 2048 290 2100 63488 9.23158 7.0329 193.485 208.955 418.806 418.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 850 0.000512 1024 250 1050 26368 2.38522 1.67046 22.172 52.399 78.723 78.8175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 850 0.000512 4096 280 8600 25536 6.62528 532.902 209.359 748.932 748.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1730 0.000512 4096 290 700 35520 6.61946 60.9984 209.293 276.956 277.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 960 0.001024 1024 100 500 17536 0.69344 5.50102 27.7816 34.0176 34.0744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1590 6.4e-05 1024 240 700 283648 21.5325 13.4963 170.6 418.883 624.64 624.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 350 3.2e-05 2048 85 2050 233472 180.403 56.156 1968.09 1675.05 3879.89 3880.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1800 0.000256 4096 380 1700 69952 13.9795 291.799 418.823 724.648 724.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1090 0.001024 4096 150 1150 16992 3.25837 56.0108 104.681 164.004 164.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 2000 0.001024 512 480 650 17088 0.379008 0.362624 3.1056 13.2095 17.1308 17.2028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1200 0.000256 2048 290 2100 63744 9.24176 7.05331 159.791 209.477 385.66 385.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 850 0.000512 1024 250 1050 26112 2.3871 1.66186 17.9944 52.2902 74.4365 74.5267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 850 0.000512 4096 280 8600 25536 6.63142 438.145 209.64 654.461 654.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1730 0.000512 4096 290 700 35520 6.61853 50.0695 209.504 266.235 266.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 960 0.001024 1024 100 500 17472 0.691744 4.47485 27.709 32.9168 32.9708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1590 6.4e-05 1024 240 700 283392 21.5344 13.4899 372.43 418.421 826.006 826.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 350 3.2e-05 2048 85 2050 230400 180.578 56.11 1890.43 1672.97 3800.28 3800.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1800 0.000256 4096 380 1700 69888 13.9796 238.894 418.839 671.758 671.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1090 0.001024 4096 150 1150 17080 3.26301 86.0835 104.858 194.26 194.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 2000 0.001024 512 480 650 17280 0.37888 0.36224 5.2351 13.2048 19.2513 19.3237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1200 0.000256 2048 290 2100 63840 9.2879 7.28912 284.763 209.672 511.12 511.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 850 0.000512 1024 250 1050 26400 2.38422 1.66192 31.7644 52.3459 88.2567 88.3525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 850 0.000512 4096 280 8600 25560 6.61894 782.385 209.453 998.502 998.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1730 0.000512 4096 290 700 35600 6.62106 88.8934 209.627 305.188 305.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 960 0.001024 1024 100 500 17600 0.697184 7.90938 27.0989 35.7487 35.8039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1590 6.4e-05 1024 240 700 283840 21.6106 13.5762 246.311 419.157 700.788 700.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 350 3.2e-05 2048 85 2050 234240 180.534 56.2371 1293.33 1675.58 3205.87 3206.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1800 0.000256 4096 380 1700 70000 13.9915 424.958 419.219 858.213 858.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1090 0.001024 4096 150 1150 17040 3.26861 61.6943 104.931 169.947 170.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 2000 0.001024 512 480 650 17120 0.378272 0.360768 3.39693 13.182 17.3908 17.4635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1200 0.000256 2048 290 2100 63360 9.23667 7.03331 181.956 209.061 407.387 407.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 850 0.000512 1024 250 1050 26240 2.3801 1.64864 20.626 52.2162 76.9724 77.0703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 850 0.000512 4096 280 8600 25520 6.61914 502.479 209.595 718.738 718.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1730 0.000512 4096 290 700 35520 6.62435 57.4647 209.622 273.756 273.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 960 0.001024 1024 100 500 17520 0.696096 5.18758 27.798 33.7233 33.7777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1590 6.4e-05 1024 240 700 283520 21.5534 13.5126 158.494 419.381 613.069 613.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 350 3.2e-05 2048 85 2050 232960 180.257 56.1488 828.127 1677.39 2742.12 2742.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1800 0.000256 4096 380 1700 69920 13.9981 272.678 419.32 706.04 706.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1090 0.001024 4096 150 1150 16920 3.25018 52.0539 104.488 159.844 159.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 2000 0.001024 512 480 650 17040 0.377248 0.36096 2.99523 13.1004 16.9039 16.9779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1200 0.000256 2048 290 2100 63360 9.28518 7.04656 151.112 209.143 376.686 376.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 850 0.000512 1024 250 1050 26400 2.3976 1.66413 17.4117 52.4802 74.0513 74.1515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 850 0.000512 4096 280 8600 25440 6.61504 416.451 209.357 632.468 632.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1730 0.000512 4096 290 700 35520 6.62368 47.9579 209.752 264.377 264.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 960 0.001024 1024 100 500 17520 0.694176 4.33357 27.8575 32.9289 32.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1590 6.4e-05 1024 240 700 283200 21.6069 13.6649 132.889 418.945 587.235 587.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 350 3.2e-05 2048 85 2050 230400 181.049 55.9363 1728.66 1669.89 3635.72 3635.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1800 0.000256 4096 380 1700 69840 13.9817 226.221 419.092 659.341 659.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1090 0.001024 4096 150 1150 16960 3.27053 46.7854 104.821 154.929 154.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 2000 0.001024 512 480 650 16960 0.376736 0.360448 2.57594 14.0491 17.4332 17.5095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1200 0.000256 2048 290 2100 62720 9.22234 7.02685 129.248 208.204 353.805 353.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 850 0.000512 1024 250 1050 25600 2.37693 1.64048 14.8049 51.8508 70.7702 70.8599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 850 0.000512 4096 280 8600 25440 6.61709 358.793 209.385 574.839 574.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1730 0.000512 4096 290 700 35360 6.59286 41.087 208.915 256.642 256.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 960 0.001024 1024 100 500 17440 0.694496 3.85222 27.7422 32.334 32.3917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1590 6.4e-05 1024 240 700 282880 21.5544 13.497 113.987 419.061 568.236 568.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 350 3.2e-05 2048 85 2050 230400 181.167 55.9958 1682.24 1675.34 3594.94 3595.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1800 0.000256 4096 380 1700 69760 13.9817 194.801 418.505 627.332 627.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1090 0.001024 4096 150 1150 17040 3.26061 107.502 104.759 215.573 215.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 2000 0.001024 512 480 650 17184 0.376992 0.360832 7.05651 13.1786 21.0453 21.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1200 0.000256 2048 290 2100 63744 9.24877 7.06355 387.668 209.58 613.664 613.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 850 0.000512 1024 250 1050 26496 2.39242 1.67069 44.3391 52.5202 101.022 101.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 850 0.000512 4096 280 8600 25584 6.62602 1063.16 209.773 1279.6 1279.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1730 0.000512 4096 290 700 35568 6.6145 120.356 209.645 336.659 336.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 960 0.001024 1024 100 500 17568 0.695872 10.824 26.759 38.325 38.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1590 6.4e-05 1024 240 700 283776 21.5172 13.9796 341.585 419.17 796.383 796.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 350 3.2e-05 2048 85 2050 231936 180.172 56.0342 1747.43 1674.02 3657.85 3658.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1800 0.000256 4096 380 1700 69984 13.989 575.483 419.468 1008.99 1009.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1090 0.001024 4096 150 1150 16992 3.25715 74.3752 104.768 182.453 182.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 2000 0.001024 512 480 650 17088 0.379424 0.362496 4.63245 13.2154 18.6615 18.7336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1200 0.000256 2048 290 2100 63744 9.24074 7.15171 243.332 209.648 469.469 469.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 850 0.000512 1024 250 1050 26112 2.38605 1.66138 26.8168 52.3285 83.2922 83.3837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 850 0.000512 4096 280 8600 25536 6.62163 663.158 209.795 879.618 879.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1730 0.000512 4096 290 700 35520 6.6111 75.8743 209.667 292.195 292.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 960 0.001024 1024 100 500 17472 0.690016 6.70973 27.726 35.1682 35.2256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1590 6.4e-05 1024 240 700 283392 21.4862 13.5864 210.589 418.835 664.627 664.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 350 3.2e-05 2048 85 2050 230400 180.156 55.9628 1079.04 1674.34 2989.68 2989.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1800 0.000256 4096 380 1700 69888 13.9848 359.648 419.191 792.867 792.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1090 0.001024 4096 150 1150 16848 3.24813 63.9698 104.26 171.529 171.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 2000 0.001024 512 480 650 16992 0.376832 0.361408 3.68506 13.1826 17.6766 17.7481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1200 0.000256 2048 290 2100 63360 9.25914 7.04246 196.103 209.259 421.765 421.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 850 0.000512 1024 250 1050 25920 2.38093 1.64704 22.1501 52.1383 78.4176 78.5061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 850 0.000512 4096 280 8600 25488 6.62323 539.918 209.794 756.38 756.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1730 0.000512 4096 290 700 35424 6.61296 61.3555 209.408 277.42 277.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 960 0.001024 1024 100 500 17424 0.688128 5.47232 27.73 33.9317 33.9862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1590 6.4e-05 1024 240 700 283392 21.5603 14.0657 171.974 419.342 627.066 627.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 350 3.2e-05 2048 85 2050 230400 179.926 55.9473 878.967 1670.34 2785.36 2785.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1800 0.000256 4096 380 1700 69840 13.9899 292.786 419.233 726.051 726.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1090 0.001024 4096 150 1150 16896 3.26438 56.3786 104.753 164.449 164.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 2000 0.001024 512 480 650 16896 0.37744 0.36256 3.14925 13.1478 17.1067 17.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1200 0.000256 2048 290 2100 62976 9.24666 7.0217 166.306 208.824 391.504 391.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 850 0.000512 1024 250 1050 25344 2.38592 1.6425 18.3314 51.9384 74.4005 74.4998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 850 0.000512 4096 280 8600 25344 6.61549 456.366 209.232 672.26 672.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1730 0.000512 4096 290 700 35328 6.60026 51.7863 209.108 267.54 267.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 960 0.001024 1024 100 500 17280 0.690176 4.81069 27.5946 33.1398 33.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1590 6.4e-05 1024 240 700 282624 21.5552 13.4984 146.238 418.793 600.212 600.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 350 3.2e-05 2048 85 2050 227328 179.843 55.6682 739.643 1665.94 2641.29 2641.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1800 0.000256 4096 380 1700 69696 13.9786 248.898 418.626 681.546 681.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1090 0.001024 4096 150 1150 17024 3.25837 102.07 104.606 209.989 210.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 2000 0.001024 512 480 650 17136 0.377216 0.36 6.65277 13.1617 20.6204 20.6934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1200 0.000256 2048 290 2100 63840 9.27872 7.0567 355.701 209.376 581.513 581.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 850 0.000512 1024 250 1050 26432 2.3999 1.66912 40.6293 52.4746 97.2742 97.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 850 0.000512 4096 280 8600 25536 6.61514 974.251 209.33 1190.24 1190.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1730 0.000512 4096 290 700 35560 6.61504 110.415 209.412 326.486 326.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 960 0.001024 1024 100 500 17584 0.694272 10.1499 27.9308 38.8159 38.8694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1590 6.4e-05 1024 240 700 283584 21.6084 13.5171 316.605 418.808 770.669 770.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 350 3.2e-05 2048 85 2050 232960 180.379 56.0499 1624.87 1672.24 3533.74 3533.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1800 0.000256 4096 380 1700 69944 13.9756 529.802 418.82 962.642 962.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1090 0.001024 4096 150 1150 16912 3.25376 72.6362 104.343 180.283 180.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 2000 0.001024 512 480 650 17024 0.37888 0.360448 4.43219 13.1348 18.3755 18.4484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1200 0.000256 2048 290 2100 63616 9.27322 7.06378 226.632 209.52 452.586 452.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 850 0.000512 1024 250 1050 25984 2.37315 1.64208 25.3294 51.9699 81.4115 81.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 850 0.000512 4096 280 8600 25424 6.61971 617.812 209.111 833.585 833.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1730 0.000512 4096 290 700 35504 6.61818 70.8695 209.537 287.066 287.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 960 0.001024 1024 100 500 17472 0.692224 6.30032 26.7242 33.7598 33.8125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1590 6.4e-05 1024 240 700 283136 21.5303 13.5107 199.189 418.454 652.811 652.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 350 3.2e-05 2048 85 2050 232960 180.221 56.0722 1029.44 1673.03 2938.95 2939.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1800 0.000256 4096 380 1700 69888 13.9816 336.155 418.922 769.102 769.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1090 0.001024 4096 150 1150 16800 3.24813 60.9255 104.027 168.255 168.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 2000 0.001024 512 480 650 16800 0.37888 0.359776 3.5352 13.0886 17.4299 17.5042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1200 0.000256 2048 290 2100 63840 9.30336 7.07693 186.329 209.634 412.444 412.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 850 0.000512 1024 250 1050 25536 2.38083 1.63021 20.3622 51.7358 76.2105 76.3001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 850 0.000512 4096 280 8600 25368 6.61104 505.696 209.076 721.426 721.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1730 0.000512 4096 290 700 35448 6.61651 57.878 209.469 274.007 274.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 960 0.001024 1024 100 500 17472 0.692224 5.31456 27.7975 33.8463 33.9005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1590 6.4e-05 1024 240 700 282240 21.6609 13.5268 162.572 418.446 616.332 616.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 350 3.2e-05 2048 85 2050 231168 180.595 56.2156 837.055 1673.52 2747.57 2747.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1800 0.000256 4096 380 1700 69720 13.9751 274.869 418.36 707.245 707.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1090 0.001024 4096 150 1150 16800 3.25178 55.584 104.397 163.287 163.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 2000 0.001024 512 480 650 17024 0.380864 0.362112 3.23456 13.2055 17.2522 17.3261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1200 0.000256 2048 290 2100 62720 9.17533 6.97149 165.466 207.396 389.109 389.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 850 0.000512 1024 250 1050 25984 2.38291 1.65069 18.8668 52.1154 75.1138 75.2133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 850 0.000512 4096 280 8600 25312 6.61363 455.852 209.091 671.602 671.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1730 0.000512 4096 290 700 35392 6.60874 52.2614 209.482 268.395 268.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 960 0.001024 1024 100 500 17248 0.688896 4.80253 27.5764 33.1102 33.1636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1590 6.4e-05 1024 240 700 283136 21.4893 13.4971 146.739 418.768 600.625 600.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 350 3.2e-05 2048 85 2050 229376 180.441 56.1457 748.067 1673.46 2658.31 2658.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1800 0.000256 4096 380 1700 69664 13.9714 249.112 418.373 681.502 681.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1090 0.001024 4096 150 1150 17024 3.26234 99.7028 104.77 207.79 207.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 2000 0.001024 512 480 650 17280 0.377728 0.362496 6.52554 13.2386 20.5753 20.6481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1200 0.000256 2048 290 2100 63488 9.24086 7.03402 349.696 209.22 575.292 575.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 850 0.000512 1024 250 1050 26368 2.38957 1.66746 40.0159 52.4603 96.6338 96.7209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 850 0.000512 4096 280 8600 25536 6.61709 946.051 209.625 1162.34 1162.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1730 0.000512 4096 290 700 35520 6.61094 110.613 209.492 326.758 326.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 960 0.001024 1024 100 500 17536 0.692544 9.87136 27.9093 38.5147 38.5683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1590 6.4e-05 1024 240 700 283648 21.5447 13.4935 309.567 419.467 764.204 764.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 350 3.2e-05 2048 85 2050 233472 180.109 56.0365 1603.05 1677.46 3516.84 3516.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1800 0.000256 4096 380 1700 69952 13.9798 526.08 419.357 959.46 959.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1090 0.001024 4096 150 1150 16896 3.25315 70.6125 104.428 178.346 178.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 2000 0.001024 512 480 650 16896 0.37568 0.364032 4.23523 13.1059 18.1528 18.2252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1200 0.000256 2048 290 2100 63488 9.2529 7.04077 227.283 209.388 453.07 453.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 850 0.000512 1024 250 1050 26112 2.39834 1.67344 25.3167 52.545 82.0381 82.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 850 0.000512 4096 280 8600 25472 6.62576 611.683 209.623 827.983 828.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1730 0.000512 4096 290 700 35456 6.61402 72.6392 209.542 288.843 288.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 960 0.001024 1024 100 500 17408 0.691968 6.2895 27.7299 34.7557 34.8112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1590 6.4e-05 1024 240 700 283648 21.5415 13.4998 200.453 419.488 655.114 655.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 350 3.2e-05 2048 85 2050 229376 180.459 56.0282 1017.14 1671.64 2925.47 2925.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1800 0.000256 4096 380 1700 69888 13.9824 341.219 419.398 774.644 774.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1090 0.001024 4096 150 1150 16896 3.25978 62.2377 104.687 170.239 170.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 2000 0.001024 512 480 650 16896 0.376864 0.360672 3.62454 13.1391 17.5754 17.6477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1200 0.000256 2048 290 2100 62976 9.22838 7.02224 191.042 208.708 416.103 416.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 850 0.000512 1024 250 1050 25344 2.38275 1.64246 21.1067 51.9027 77.1357 77.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 850 0.000512 4096 280 8600 25344 6.61293 504.595 209.113 720.365 720.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1730 0.000512 4096 290 700 35328 6.59702 60.3709 208.996 276.008 276.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 960 0.001024 1024 100 500 17280 0.691776 5.54189 26.5236 32.7979 32.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1590 6.4e-05 1024 240 700 282624 21.5515 13.6636 169.702 418.56 623.604 623.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 350 3.2e-05 2048 85 2050 227328 179.837 55.6633 860.502 1665.02 2761.21 2761.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1800 0.000256 4096 380 1700 69696 13.9794 288.551 418.393 720.968 721.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1090 0.001024 4096 150 1150 16640 3.23206 56.9339 103.729 163.947 164.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 2000 0.001024 512 480 650 16384 0.374624 0.356544 3.22163 13.0204 17.0416 17.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1200 0.000256 2048 290 2100 63488 9.26976 7.08384 169.383 209.704 395.538 395.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 850 0.000512 1024 250 1050 24576 2.37098 1.61565 18.2108 51.3468 73.6408 73.7324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 850 0.000512 4096 280 8600 25344 6.61542 440.003 209.594 656.257 656.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1730 0.000512 4096 290 700 35328 6.62205 54.2715 209.476 270.411 270.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 960 0.001024 1024 100 500 17152 0.687776 4.64509 27.5095 32.8861 32.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1590 6.4e-05 1024 240 700 282624 21.4884 13.4882 150.854 418.237 604.195 604.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 350 3.2e-05 2048 85 2050 229376 180.295 55.9882 767.498 1671.9 2675.86 2676.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1800 0.000256 4096 380 1700 69632 13.9776 256.407 418.679 689.103 689.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1090 0.001024 4096 150 1150 16992 3.25802 105.876 104.517 213.703 213.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 2000 0.001024 512 480 650 17280 0.379456 0.360736 6.75488 13.2157 20.7837 20.8571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1200 0.000256 2048 290 2100 63936 9.30819 7.06765 363.799 209.684 589.959 590.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 850 0.000512 1024 250 1050 26208 2.39286 1.6641 40.6347 52.3695 97.1603 97.2454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 850 0.000512 4096 280 8600 25560 6.6215 1006.44 209.705 1222.81 1222.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1730 0.000512 4096 290 700 35568 6.6359 112.838 209.549 329.065 329.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 960 0.001024 1024 100 500 17568 0.69504 10.068 27.9706 38.7758 38.8298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1590 6.4e-05 1024 240 700 283392 21.6055 13.5228 313.236 418.748 767.241 767.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 350 3.2e-05 2048 85 2050 232704 180.52 56.1257 1630.27 1674.86 3541.97 3542.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1800 0.000256 4096 380 1700 69912 13.978 541.014 418.686 973.722 973.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1090 0.001024 4096 150 1150 16848 3.24893 78.9955 104.142 186.442 186.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 2000 0.001024 512 480 650 16992 0.376832 0.360448 4.77782 13.1677 18.7531 18.8273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1200 0.000256 2048 290 2100 63360 9.25082 7.04307 256.651 209.037 482.085 482.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 850 0.000512 1024 250 1050 25920 2.37955 1.64864 28.7914 52.0833 85.0056 85.0965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 850 0.000512 4096 280 8600 25488 6.62477 710.033 209.567 926.271 926.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1730 0.000512 4096 290 700 35424 6.6161 80.1558 209.369 296.185 296.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 960 0.001024 1024 100 500 17424 0.692256 7.17462 28.791 36.699 36.7462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1590 6.4e-05 1024 240 700 283392 21.5428 13.5078 222.793 418.9 676.874 676.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 350 3.2e-05 2048 85 2050 230400 180.053 55.9473 1148.64 1668.55 3053.38 3053.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1800 0.000256 4096 380 1700 69840 13.9851 386.29 418.736 819.055 819.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1090 0.001024 4096 150 1150 16848 3.25632 69.6651 104.545 177.518 177.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 2000 0.001024 512 480 650 16848 0.378528 0.359392 3.95968 13.0233 17.7906 17.8651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1200 0.000256 2048 290 2100 63072 9.2847 7.06371 211.149 209.256 436.856 436.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 850 0.000512 1024 250 1050 25056 2.37344 1.61334 23.0517 51.4133 78.5471 78.6374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 850 0.000512 4096 280 8600 25272 6.59821 579.844 208.826 795.311 795.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1730 0.000512 4096 290 700 35424 6.61914 65.7815 209.6 282.042 282.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 960 0.001024 1024 100 500 17280 0.690176 5.87981 26.5953 33.2076 33.2624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1590 6.4e-05 1024 240 700 281664 21.6027 13.5115 182.962 417.496 635.701 635.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 350 3.2e-05 2048 85 2050 228096 180.915 55.9481 935.722 1668.95 2841.72 2841.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1800 0.000256 4096 380 1700 69768 13.9893 315.998 418.843 748.872 748.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1090 0.001024 4096 150 1150 16704 3.25002 65.3164 104.144 172.762 172.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 2000 0.001024 512 480 650 16704 0.378432 0.358528 3.97946 13.0712 17.8587 17.9319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1200 0.000256 2048 290 2100 62208 9.20448 6.99875 198.79 207.869 422.963 423.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 850 0.000512 1024 250 1050 25344 2.3608 1.62416 22.8722 51.5021 78.4566 78.5484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 850 0.000512 4096 280 8600 25344 6.62118 550.133 209.564 766.363 766.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1730 0.000512 4096 290 700 35136 6.56589 63.5778 208.403 278.591 278.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 960 0.001024 1024 100 500 17280 0.690112 5.57834 28.6716 34.9817 35.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1590 6.4e-05 1024 240 700 281088 21.5415 13.484 174.172 417.523 626.853 626.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 350 3.2e-05 2048 85 2050 221184 180.034 55.3574 863.395 1656.52 2755.5 2755.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1800 0.000256 4096 380 1700 69696 13.9837 298.569 418.771 731.37 731.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1090 0.001024 4096 150 1150 16560 3.23174 63.7934 103.843 170.921 170.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 2000 0.001024 512 480 650 16560 0.373312 0.355552 3.50752 12.9379 17.2429 17.3158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1200 0.000256 2048 290 2100 63360 9.30077 7.27136 184.812 209.789 411.273 411.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 850 0.000512 1024 250 1050 24480 2.35306 1.59002 19.6565 50.87 74.5687 74.6624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 850 0.000512 4096 280 8600 25200 6.6089 500.503 209.356 716.514 716.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1730 0.000512 4096 290 700 35280 6.62595 59.0639 209.755 275.488 275.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 960 0.001024 1024 100 500 17280 0.693312 5.64752 27.8572 34.2373 34.2934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1590 6.4e-05 1024 240 700 282240 21.5926 13.5168 160.334 417.998 613.566 613.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 350 3.2e-05 2048 85 2050 230400 180.231 56.0988 823.794 1670.52 2730.83 2730.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1800 0.000256 4096 380 1700 69480 13.9792 272.947 419.546 706.519 706.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1090 0.001024 4096 150 1150 17040 3.26656 101.458 104.83 209.608 209.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 2000 0.001024 512 480 650 17120 0.376256 0.360448 6.48611 13.1719 20.4654 20.5394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1200 0.000256 2048 290 2100 63360 9.24144 7.0695 347.741 208.946 573.097 573.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 850 0.000512 1024 250 1050 26240 2.37891 1.65398 39.7556 52.1654 96.0539 96.1445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 850 0.000512 4096 280 8600 25520 6.61914 968.849 209.402 1184.92 1184.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1730 0.000512 4096 290 700 35520 6.61085 109.722 209.514 325.89 325.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 960 0.001024 1024 100 500 17520 0.694912 9.89978 27.8816 38.5193 38.5729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1590 6.4e-05 1024 240 700 283520 21.5467 13.5619 307.509 418.97 761.72 761.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 350 3.2e-05 2048 85 2050 232960 180.183 56.1581 1589.81 1675.29 3501.64 3501.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1800 0.000256 4096 380 1700 69920 13.9794 525.275 418.814 958.113 958.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1090 0.001024 4096 150 1150 16960 3.26666 78.6719 104.94 186.935 186.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 2000 0.001024 512 480 650 16960 0.3752 0.35936 4.56099 13.1276 18.4948 18.5686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1200 0.000256 2048 290 2100 62720 9.20064 7.03075 239.875 208.439 464.648 464.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 850 0.000512 1024 250 1050 25600 2.37126 1.64045 26.7412 51.9027 82.7536 82.8465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 850 0.000512 4096 280 8600 25440 6.62323 662.307 209.622 878.596 878.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1730 0.000512 4096 290 700 35360 6.59958 75.6736 209.151 291.47 291.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 960 0.001024 1024 100 500 17440 0.69184 6.93299 27.769 35.4356 35.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1590 6.4e-05 1024 240 700 282880 21.5484 13.6415 209.517 419.601 664.435 664.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 350 3.2e-05 2048 85 2050 230400 180.642 56.0353 1076.92 1677.24 2991.04 2991.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1800 0.000256 4096 380 1700 69760 13.9849 358.933 418.839 791.803 791.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1090 0.001024 4096 150 1150 16800 3.25837 67.4304 104.394 175.134 175.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 2000 0.001024 512 480 650 16800 0.37888 0.362048 3.94246 13.1647 17.9181 17.9917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1200 0.000256 2048 290 2100 63360 9.26883 7.0487 204.608 209.277 430.302 430.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 850 0.000512 1024 250 1050 25920 2.37277 1.64659 23.4035 51.9503 79.4719 79.5634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 850 0.000512 4096 280 8600 25200 6.5833 564.279 208.525 779.431 779.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1730 0.000512 4096 290 700 35280 6.59738 64.5586 208.912 280.112 280.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 960 0.001024 1024 100 500 17280 0.693472 5.76576 26.1414 32.642 32.7003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1590 6.4e-05 1024 240 700 282240 21.5277 13.6007 177.761 417.444 630.463 630.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 350 3.2e-05 2048 85 2050 230400 180.003 55.97 912.845 1669.26 2820.47 2820.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1800 0.000256 4096 380 1700 69600 13.9715 309.799 432.061 755.877 755.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1090 0.001024 4096 150 1150 16640 3.24618 64.6268 103.958 171.885 171.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 2000 0.001024 512 480 650 16640 0.380128 0.36256 3.52278 13.2252 17.5624 17.6381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1200 0.000256 2048 290 2100 61440 9.18163 6.9673 184.119 206.908 407.276 407.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 850 0.000512 1024 250 1050 25600 2.384 1.65046 21.3418 52.053 77.531 77.6224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 850 0.000512 4096 280 8600 25280 6.62275 515.071 209.374 731.111 731.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1730 0.000512 4096 290 700 35200 6.59386 59.3646 208.97 274.97 275.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 960 0.001024 1024 100 500 17280 0.692224 5.18323 27.7388 33.6566 33.7101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1590 6.4e-05 1024 240 700 279040 21.5173 13.4205 162.284 415.809 613.163 613.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 350 3.2e-05 2048 85 2050 225280 182.019 55.9906 824.184 1676.06 2738.44 2738.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1800 0.000256 4096 380 1700 69440 13.957 281.621 417.538 713.161 713.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1090 0.001024 4096 150 1150 16400 3.21142 63.5756 103.125 169.967 170.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 2000 0.001024 512 480 650 16000 0.37104 0.350208 3.40387 12.7437 16.9381 17.0107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1200 0.000256 2048 290 2100 62400 9.18822 6.9673 178.913 207.176 402.348 402.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 850 0.000512 1024 250 1050 25600 2.3945 1.64995 20.195 52.1795 76.5224 76.6187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 850 0.000512 4096 280 8600 25200 6.61914 494.956 209.426 711.043 711.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1730 0.000512 4096 290 700 35200 6.62531 58.448 209.389 274.509 274.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 960 0.001024 1024 100 500 17200 0.691072 5.44976 27.7484 33.9336 33.9875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1590 6.4e-05 1024 240 700 281600 21.4952 13.5436 157.372 416.889 609.427 609.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 350 3.2e-05 2048 85 2050 217600 180.04 55.3985 763.189 1649.43 2648.25 2648.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1800 0.000256 4096 380 1700 69600 13.9849 271.276 418.961 704.266 704.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1090 0.001024 4096 150 1140 17120 3.26637 84.8295 104.902 193.049 193.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 2000 0.001024 512 480 660 17216 0.376992 0.362656 5.21322 13.2072 19.2312 19.3044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1200 0.000256 2048 290 2100 63360 9.25168 7.0615 281.7 209.623 507.736 507.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 850 0.000512 1024 250 1020 26112 2.38522 1.66656 30.5423 52.3696 87.0661 87.1588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 850 0.000512 4096 280 8580 25632 6.62938 775.211 209.591 991.475 991.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1730 0.000512 4096 290 720 35488 6.61558 90.2123 209.47 306.342 306.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 960 0.001024 1024 100 540 17440 0.697888 8.40963 26.9926 36.1426 36.1883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1590 6.4e-05 1024 240 660 283904 21.4949 13.4967 234.671 419.097 688.892 689.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 350 3.2e-05 2048 85 2040 232448 180.597 55.9952 1980.81 1675.29 3892.96 3893.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1800 0.000256 4096 380 1680 70112 13.9822 417.846 420.843 852.716 852.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1090 0.001024 4096 150 1140 17088 3.26861 60.7092 105.003 169.032 169.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 2000 0.001024 512 480 660 17152 0.380448 0.362496 3.49968 13.24 17.5528 17.6251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1200 0.000256 2048 290 2100 62976 9.25741 7.03488 184.344 209.211 409.948 410.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 850 0.000512 1024 250 1020 26112 2.3928 1.66714 20.3701 52.4608 76.9911 77.0806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 850 0.000512 4096 280 8580 25600 6.6271 506.65 209.795 723.114 723.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1730 0.000512 4096 290 720 35456 6.60477 59.261 209.726 275.635 275.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 960 0.001024 1024 100 540 17408 0.69232 5.50298 27.8533 34.0904 34.1339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1590 6.4e-05 1024 240 660 283648 21.533 13.5083 154.396 419.401 608.969 609.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 350 3.2e-05 2048 85 2040 231424 180.887 55.9934 1820.41 1677.16 3734.65 3734.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1800 0.000256 4096 380 1680 70080 13.9951 272.864 419.527 706.436 706.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1090 0.001024 4096 150 1140 16992 3.25242 51.0745 104.54 158.922 158.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 2000 0.001024 512 480 660 17088 0.376992 0.364544 2.94502 13.2055 16.9646 17.0392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1200 0.000256 2048 290 2100 62976 9.2672 7.07334 148.351 209.405 374.202 374.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 850 0.000512 1024 250 1020 25728 2.3952 1.66298 16.5244 52.2714 72.9537 73.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 850 0.000512 4096 280 8580 25536 6.62733 407.877 209.38 623.928 623.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1730 0.000512 4096 290 720 35424 6.6105 48.089 209.438 264.182 264.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 960 0.001024 1024 100 540 17376 0.693152 4.49946 26.7165 31.9533 31.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1590 6.4e-05 1024 240 660 283392 21.4852 13.7687 127.067 418.27 580.721 580.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 350 3.2e-05 2048 85 2040 230400 180.682 55.937 1765.21 1672.38 3674.4 3674.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1800 0.000256 4096 380 1680 69984 13.9843 219.011 418.823 651.865 651.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1090 0.001024 4096 150 1140 17024 3.26042 45.6184 104.988 153.921 153.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 2000 0.001024 512 480 660 16896 0.377248 0.362464 2.55213 13.1093 16.4736 16.5478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1200 0.000256 2048 290 2100 62976 9.26106 7.03946 129.306 209.365 355.072 355.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 850 0.000512 1024 250 1020 26112 2.39702 1.67427 14.7083 52.5452 71.425 71.5183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 850 0.000512 4096 280 8580 25472 6.61043 353.577 209.426 569.657 569.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1730 0.000512 4096 290 720 35328 6.61424 41.4537 209.308 257.419 257.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 960 0.001024 1024 100 540 17280 0.692224 3.90144 26.6587 31.296 31.3414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1590 6.4e-05 1024 240 660 283648 21.6146 13.5467 316.338 419.449 771.083 771.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 350 3.2e-05 2048 85 2040 229376 180.888 55.9636 1722.5 1671.48 3631.03 3631.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1800 0.000256 4096 380 1680 70016 13.9916 190.52 419.625 624.179 624.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1090 0.001024 4096 150 1140 17080 3.25635 107.983 104.812 216.105 216.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 2000 0.001024 512 480 660 17200 0.378464 0.361472 7.22438 13.2107 21.2461 21.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1200 0.000256 2048 290 2100 63360 9.29034 7.08973 389.803 209.877 616.164 616.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 850 0.000512 1024 250 1020 26080 2.39152 1.66093 42.8956 52.3737 99.4203 99.5099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 850 0.000512 4096 280 8580 25600 6.61158 1058.51 209.616 1274.79 1274.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1730 0.000512 4096 290 720 35480 6.61629 123.296 209.628 339.583 339.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 960 0.001024 1024 100 540 17440 0.692288 11.6595 27.8098 40.2048 40.2497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1590 6.4e-05 1024 240 660 283840 21.5827 13.5242 328.009 419.289 782.531 782.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 350 3.2e-05 2048 85 2040 232960 180.45 56.1705 1750.96 1677.19 3664.96 3665.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1800 0.000256 4096 380 1680 70080 13.9915 569.475 419.411 1002.92 1002.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1090 0.001024 4096 150 1140 17040 3.25846 72.6123 104.828 180.752 180.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 2000 0.001024 512 480 660 17120 0.376352 0.360992 4.64032 13.181 18.6309 18.6985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1200 0.000256 2048 290 2100 63040 9.24266 7.04906 242.293 209.079 467.769 467.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 850 0.000512 1024 250 1020 25920 2.38282 1.65165 26.6025 52.222 82.9584 83.0445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 850 0.000512 4096 280 8580 25520 6.60682 661.227 209.453 877.33 877.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1730 0.000512 4096 290 720 35440 6.61485 77.8479 209.668 294.172 294.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 960 0.001024 1024 100 540 17360 0.690976 7.23635 26.7063 34.6771 34.7218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1590 6.4e-05 1024 240 660 283520 21.5548 13.5455 202.861 419.497 657.587 657.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 350 3.2e-05 2048 85 2040 232960 180.112 56.0686 1087.49 1677.03 3000.9 3001.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1800 0.000256 4096 380 1680 70000 13.9754 356.704 419.199 789.924 789.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1090 0.001024 4096 150 1140 16920 3.24867 64.538 104.298 172.134 172.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 2000 0.001024 512 480 660 16800 0.376832 0.36048 3.83693 13.0883 17.7345 17.8076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1200 0.000256 2048 290 2100 62880 9.2855 7.04778 196.642 208.981 422.057 422.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 850 0.000512 1024 250 1020 25920 2.40608 1.66595 21.8662 52.443 78.4785 78.5698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 850 0.000512 4096 280 8580 25440 6.59984 536.789 209.021 752.456 752.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1730 0.000512 4096 290 720 35400 6.61709 63.4486 209.463 279.57 279.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 960 0.001024 1024 100 540 17280 0.696032 6.07894 27.6795 34.5021 34.5492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1590 6.4e-05 1024 240 660 283200 21.5896 13.5537 165.492 418.633 619.393 619.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 350 3.2e-05 2048 85 2040 230400 180.232 55.9597 880.589 1668.57 2785.55 2785.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1800 0.000256 4096 380 1680 69960 13.984 290.421 418.822 723.271 723.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1090 0.001024 4096 150 1140 16960 3.25811 56.1836 104.732 164.225 164.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 2000 0.001024 512 480 660 16960 0.378592 0.36096 3.31645 13.1145 17.2419 17.3153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1200 0.000256 2048 290 2100 62720 9.20867 7.02845 166.539 208.247 391.125 391.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 850 0.000512 1024 250 1020 25600 2.37411 1.64179 18.6551 51.8552 74.6274 74.7237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 850 0.000512 4096 280 8580 25440 6.61584 455.168 209.254 671.085 671.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1730 0.000512 4096 290 720 35360 6.60736 53.3012 209.481 269.432 269.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 960 0.001024 1024 100 540 17280 0.692224 5.16506 26.6813 32.5837 32.6291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1590 6.4e-05 1024 240 660 282880 21.5544 13.4973 140.273 419.134 594.588 594.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 350 3.2e-05 2048 85 2040 230400 180.728 56.0292 2209 1675.64 4121.58 4121.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1800 0.000256 4096 380 1680 69920 13.9796 247.435 420.087 681.545 681.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1090 0.001024 4096 150 1140 17088 3.25766 101.534 104.915 209.76 209.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 2000 0.001024 512 480 660 17088 0.37744 0.361792 6.6071 13.1828 20.5959 20.6684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1200 0.000256 2048 290 2100 63168 9.2673 7.05267 354.791 209.523 580.735 580.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 850 0.000512 1024 250 1020 26112 2.39712 1.66685 39.4679 52.5262 96.1617 96.2499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 850 0.000512 4096 280 8580 25584 6.61914 971.155 209.627 1187.45 1187.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1730 0.000512 4096 290 720 35472 6.60483 113.472 209.673 329.794 329.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 960 0.001024 1024 100 540 17424 0.692896 10.8534 27.8332 39.4237 39.4691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1590 6.4e-05 1024 240 660 283776 21.5217 13.5072 302.389 419.303 756.853 756.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 350 3.2e-05 2048 85 2040 231936 180.226 56.0038 1603.18 1674.25 3513.85 3514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1800 0.000256 4096 380 1680 70080 13.9756 520.737 419.566 954.325 954.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1090 0.001024 4096 150 1140 16992 3.25245 71.6483 104.555 179.51 179.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 2000 0.001024 512 480 660 17088 0.380704 0.362496 4.38531 13.203 18.4043 18.4776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1200 0.000256 2048 290 2100 62976 9.27626 7.06707 223.695 209.445 449.587 449.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 850 0.000512 1024 250 1020 25728 2.39315 1.66339 24.4154 52.2772 80.8513 80.9423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 850 0.000512 4096 280 8580 25536 6.61472 611.715 209.416 827.79 827.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1730 0.000512 4096 290 720 35424 6.61034 72.1421 209.465 288.266 288.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 960 0.001024 1024 100 540 17376 0.6944 6.71744 28.8777 36.3354 36.3786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1590 6.4e-05 1024 240 660 283392 21.4876 13.4943 189.213 418.367 642.691 642.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 350 3.2e-05 2048 85 2040 230400 180.233 55.9775 999.521 1673.25 2909.18 2909.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1800 0.000256 4096 380 1680 69984 13.9837 328.69 432.678 775.397 775.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1090 0.001024 4096 150 1140 16992 3.25837 61.4689 104.816 169.597 169.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 2000 0.001024 512 480 660 16992 0.377664 0.361184 3.60902 13.1676 17.5899 17.6647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1200 0.000256 2048 290 2100 62784 9.27376 7.04301 183.141 209.057 408.619 408.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 850 0.000512 1024 250 1020 25344 2.38979 1.64858 20.0845 52.0914 76.3143 76.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 850 0.000512 4096 280 8580 25488 6.62323 502.381 209.421 718.469 718.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1730 0.000512 4096 290 720 35280 6.59046 58.9169 208.961 274.514 274.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 960 0.001024 1024 100 540 17280 0.69168 5.45037 27.7132 33.898 33.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1590 6.4e-05 1024 240 660 283392 21.5482 13.5107 154.719 418.935 608.848 608.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 350 3.2e-05 2048 85 2040 230400 179.914 55.9588 818.376 1669.12 2723.56 2723.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1800 0.000256 4096 380 1680 69984 13.9776 270.624 419.117 703.769 703.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1090 0.001024 4096 150 1140 16896 3.25254 54.65 104.645 162.599 162.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 2000 0.001024 512 480 660 16896 0.378368 0.362432 3.3025 13.148 17.264 17.3363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1200 0.000256 2048 290 2100 62208 9.26746 7.02611 163.525 208.851 388.771 388.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 850 0.000512 1024 250 1020 25344 2.38666 1.64611 18.034 51.9409 74.1055 74.1974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 850 0.000512 4096 280 8580 25344 6.60275 450.66 209.086 666.393 666.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1730 0.000512 4096 290 720 35328 6.6032 53.5388 209.653 269.838 269.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 960 0.001024 1024 100 540 17280 0.694272 4.93066 27.8009 33.4672 33.5144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1590 6.4e-05 1024 240 660 282624 21.5473 13.4984 139.223 418.852 593.248 593.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 350 3.2e-05 2048 85 2040 227328 179.849 55.7437 728.739 1666.17 2630.69 2630.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1800 0.000256 4096 380 1680 69888 13.9873 243.827 419.225 677.082 677.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1090 0.001024 4096 150 1140 16800 3.24656 49.3809 104.387 157.064 157.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 2000 0.001024 512 480 660 16800 0.376832 0.360288 2.89034 13.1793 16.8782 16.9513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1200 0.000256 2048 290 2100 62400 9.28883 7.0473 141.679 209.496 367.608 367.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 850 0.000512 1024 250 1020 24960 2.39414 1.6439 15.5477 52.0034 71.6887 71.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 850 0.000512 4096 280 8580 25200 6.56272 388.456 208.573 603.635 603.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1730 0.000512 4096 290 720 35280 6.6127 45.337 209.656 261.648 261.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 960 0.001024 1024 100 540 17040 0.687008 4.41693 26.487 31.634 31.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1590 6.4e-05 1024 240 660 282240 21.5204 13.4984 120.373 417.873 573.394 573.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 350 3.2e-05 2048 85 2040 230400 179.992 55.9201 640.09 1670.41 2546.59 2546.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1800 0.000256 4096 380 1680 69840 13.9796 211.419 419.207 644.647 644.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1090 0.001024 4096 150 1140 17080 3.26016 96.1556 104.791 204.263 204.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 2000 0.001024 512 480 660 17136 0.376832 0.362304 6.51661 13.1603 20.4868 20.5586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1200 0.000256 2048 290 2100 63168 9.30826 7.06387 339.661 209.29 565.428 565.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 850 0.000512 1024 250 1020 26208 2.40586 1.66739 38.0998 52.4727 94.7482 94.8367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 850 0.000512 4096 280 8580 25592 6.61658 936.555 209.459 1152.67 1152.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1730 0.000512 4096 290 720 35448 6.61312 109.004 209.333 324.992 325.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 960 0.001024 1024 100 540 17416 0.696096 10.3281 26.8551 37.9224 37.9666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1590 6.4e-05 1024 240 660 283584 21.6028 13.5348 287.338 418.87 741.475 741.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 350 3.2e-05 2048 85 2040 231168 180.629 56.0927 1529.66 1672.24 3438.82 3438.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1800 0.000256 4096 380 1680 70056 13.9751 502.061 418.859 934.938 934.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1090 0.001024 4096 150 1140 17024 3.25904 68.1593 104.913 176.386 176.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 2000 0.001024 512 480 660 17024 0.376352 0.36224 4.25942 13.1467 18.2152 18.2867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1200 0.000256 2048 290 2100 63168 9.27504 7.08003 217.971 209.688 444.117 444.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 850 0.000512 1024 250 1020 25536 2.38134 1.64147 23.4054 52.007 79.5324 79.6243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 850 0.000512 4096 280 8580 25536 6.61542 593.103 209.704 809.47 809.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1730 0.000512 4096 290 720 35392 6.61846 69.2224 209.575 285.459 285.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 960 0.001024 1024 100 540 17360 0.696512 6.57613 27.8545 35.1686 35.2154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1590 6.4e-05 1024 240 660 283136 21.524 13.5098 181.715 418.769 635.647 635.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 350 3.2e-05 2048 85 2040 229376 180.826 56.0148 962.027 1674.35 2873.4 2873.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1800 0.000256 4096 380 1680 70000 13.9654 319.171 419.408 752.588 752.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1090 0.001024 4096 150 1140 16968 3.25779 61.4468 104.835 169.594 169.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 2000 0.001024 512 480 660 16800 0.378048 0.359168 3.55738 13.091 17.459 17.5308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1200 0.000256 2048 290 2100 63168 9.3335 7.10246 181.821 209.676 408.036 408.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 850 0.000512 1024 250 1020 25536 2.37965 1.62966 19.5972 51.7457 75.4505 75.5387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 850 0.000512 4096 280 8580 25368 6.60042 493.538 208.951 709.132 709.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1730 0.000512 4096 290 720 35280 6.60813 58.6207 209.129 274.399 274.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 960 0.001024 1024 100 540 17304 0.692544 5.48381 27.7804 33.9985 34.0443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1590 6.4e-05 1024 240 660 282240 21.6423 13.7974 153.133 418.529 607.228 607.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 350 3.2e-05 2048 85 2040 231168 180.552 56.1132 818.588 1673.21 2728.65 2728.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1800 0.000256 4096 380 1680 69888 13.9735 266.565 418.78 699.365 699.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1090 0.001024 4096 150 1140 16800 3.24822 52.6772 104.201 160.183 160.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 2000 0.001024 512 480 660 17024 0.378656 0.362368 3.22102 13.2078 17.2419 17.3149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1200 0.000256 2048 290 2100 61824 9.20704 6.97187 156.76 207.362 380.401 380.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 850 0.000512 1024 250 1020 25088 2.39555 1.65069 16.9604 52.1082 73.2213 73.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 850 0.000512 4096 280 8580 25312 6.59866 433.007 208.888 648.54 648.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1730 0.000512 4096 290 720 35168 6.58288 50.4376 208.768 265.833 265.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 960 0.001024 1024 100 540 17248 0.692224 5.02406 27.6982 33.4581 33.5053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1590 6.4e-05 1024 240 660 283136 21.5171 13.4979 134.571 418.484 588.202 588.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 350 3.2e-05 2048 85 2040 229376 180.478 55.9618 712.134 1673.27 2622.04 2622.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1800 0.000256 4096 380 1680 69888 13.9735 234.745 418.989 667.753 667.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1090 0.001024 4096 150 1140 16800 3.2393 0 104.518 107.771 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1090 0.001024 4096 150 1140 17088 3.26458 94.806 104.898 203.019 203.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 2000 0.001024 512 480 660 17152 0.378848 0.360832 6.15274 13.2238 20.1862 20.2626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1200 0.000256 2048 290 2100 62976 9.24147 7.03171 318.071 209.007 543.451 543.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 850 0.000512 1024 250 1020 26112 2.39155 1.66912 35.5878 52.4076 92.1554 92.2475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 850 0.000512 4096 280 8580 25600 6.62666 847.772 209.582 1064.02 1064.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1730 0.000512 4096 290 720 35456 6.61178 103.707 209.458 319.82 319.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 960 0.001024 1024 100 540 17408 0.695552 9.65635 26.8882 37.2851 37.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1590 6.4e-05 1024 240 660 283648 21.5229 13.4966 272.755 419.098 727 727.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 350 3.2e-05 2048 85 2040 231424 180.549 56.0597 1454.82 1675.44 3367.05 3367.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1800 0.000256 4096 380 1680 70080 13.9776 475.921 419.102 909.045 909.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1090 0.001024 4096 150 1140 17024 3.26202 70.6727 104.917 178.904 178.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 2000 0.001024 512 480 660 16896 0.375776 0.3584 4.13587 13.0972 18.0367 18.1103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1200 0.000256 2048 290 2100 62976 9.25946 7.0472 217.776 209.219 443.403 443.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 850 0.000512 1024 250 1020 26112 2.39824 1.66979 24.4338 52.5022 81.1044 81.1949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 850 0.000512 4096 280 8580 25472 6.6089 569.489 209.282 785.424 785.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1730 0.000512 4096 290 720 35328 6.6048 70.7157 209.159 286.522 286.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 960 0.001024 1024 100 540 17280 0.693472 6.51206 27.7306 34.9798 35.0268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1590 6.4e-05 1024 240 660 283648 21.5476 13.5822 185.964 419.158 640.378 640.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 350 3.2e-05 2048 85 2040 229376 180.454 55.8614 981.789 1670.33 2888.62 2888.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1800 0.000256 4096 380 1680 70016 13.9814 328.255 419.253 761.532 761.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1090 0.001024 4096 150 1140 16896 3.25104 61.3662 104.536 169.208 169.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 2000 0.001024 512 480 660 16896 0.377088 0.3616 3.58499 13.1399 17.5335 17.6066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1200 0.000256 2048 290 2100 62208 9.27629 7.24528 178.042 208.63 403.296 403.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 850 0.000512 1024 250 1020 25344 2.38883 1.64925 19.6756 51.8871 75.7058 75.7949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 850 0.000512 4096 280 8580 25344 6.60266 469.725 209.058 685.43 685.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1730 0.000512 4096 290 720 35328 6.61094 59.1585 209.434 275.247 275.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 960 0.001024 1024 100 540 17280 0.693888 5.38611 26.7197 32.8423 32.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1590 6.4e-05 1024 240 660 282624 21.5534 13.4986 154.357 418.404 607.942 608.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 350 3.2e-05 2048 85 2040 227328 179.843 55.666 807.358 1664.39 2707.44 2707.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1800 0.000256 4096 380 1680 69888 13.9815 269.4 418.767 702.193 702.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1090 0.001024 4096 150 1140 16896 3.26358 55.6972 104.917 163.932 163.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 2000 0.001024 512 480 660 16384 0.373952 0.356448 3.24275 13.0128 17.0553 17.1268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1200 0.000256 2048 290 2100 62464 9.29894 7.08403 164.773 209.561 390.82 390.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 850 0.000512 1024 250 1020 24576 2.36995 1.61414 17.5324 51.3046 72.9231 73.0149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 850 0.000512 4096 280 8580 25344 6.60093 420.446 209.283 636.374 636.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1730 0.000512 4096 290 720 35072 6.55821 55.2659 208.484 270.351 270.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 960 0.001024 1024 100 540 17152 0.69008 4.95133 27.6174 33.3027 33.3476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1590 6.4e-05 1024 240 660 282624 21.5096 13.4839 143.625 417.962 596.711 596.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 350 3.2e-05 2048 85 2040 229376 180.276 56.1509 757.957 1670.7 2665.27 2665.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1800 0.000256 4096 380 1680 69888 13.9879 250.069 419.26 683.362 683.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1090 0.001024 4096 150 1140 16640 3.23408 50.2176 103.959 157.463 157.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 2000 0.001024 512 480 660 16640 0.379232 0.362272 3.0824 13.4026 17.3008 17.3711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1200 0.000256 2048 290 2100 61440 9.19811 7.02874 148.922 207.135 372.383 372.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 850 0.000512 1024 250 1020 25600 2.38387 1.65139 17.451 52.1149 73.7033 73.7996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 850 0.000512 4096 280 8580 25280 6.61158 385.595 209.428 601.68 601.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1730 0.000512 4096 290 720 35200 6.61536 50.5405 209.652 266.851 266.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 960 0.001024 1024 100 540 16960 0.687168 4.92614 27.5399 33.1953 33.2424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1590 6.4e-05 1024 240 660 279040 21.516 13.4267 129.976 416.26 581.307 581.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 350 3.2e-05 2048 85 2040 225280 181.95 55.9986 677.461 1677.48 2593.08 2593.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1800 0.000256 4096 380 1680 69760 13.9761 227.662 419.214 660.897 660.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1090 0.001024 4096 150 1152 17088 3.2727 84.9265 104.878 193.132 193.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 2000 0.001024 512 480 640 17216 0.380032 0.362848 5.04195 13.2085 19.0683 19.1406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1200 0.000256 2048 290 2112 63232 9.2639 7.05946 278.492 209.646 504.559 504.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 850 0.000512 1024 250 1024 26752 2.37565 1.6625 30.4652 52.3784 86.981 87.0707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 850 0.000512 4096 280 8576 25632 6.63299 761.785 209.599 978.06 978.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1730 0.000512 4096 290 704 35584 6.62154 87.1102 209.681 303.457 303.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 960 0.001024 1024 100 512 17568 0.69632 7.87882 28.0108 36.6301 36.6756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1590 6.4e-05 1024 240 704 284160 21.4774 13.4955 235.902 419.148 690.151 690.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 350 3.2e-05 2048 85 2048 228352 181.751 55.9812 1879.74 1675.54 3793.21 3793.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1800 0.000256 4096 380 1664 70176 13.9489 406.336 419.117 839.448 839.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1090 0.001024 4096 150 1152 17024 3.26467 60.6562 104.784 168.755 168.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 2000 0.001024 512 480 640 17152 0.38016 0.36336 3.32493 13.2372 17.3756 17.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1200 0.000256 2048 290 2112 62976 9.24736 7.07334 177.99 209.194 403.606 403.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 850 0.000512 1024 250 1024 26624 2.38349 1.66941 19.8232 52.4533 76.4287 76.5215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 850 0.000512 4096 280 8576 25600 6.62346 488.51 209.736 704.914 704.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1730 0.000512 4096 290 704 35520 6.61475 55.8402 209.576 272.075 272.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 960 0.001024 1024 100 512 17536 0.69296 5.17635 28.8788 34.7912 34.8346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1590 6.4e-05 1024 240 704 284160 21.5043 13.4992 152.341 419.357 606.834 606.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 350 3.2e-05 2048 85 2048 227328 182.016 56.0698 1722.93 1676.81 3638.02 3638.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1800 0.000256 4096 380 1664 70144 13.9479 260.624 419.537 694.153 694.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1090 0.001024 4096 150 1152 16992 3.26448 51.626 104.769 159.713 159.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 2000 0.001024 512 480 640 17088 0.382528 0.364544 2.88384 13.216 16.9171 16.9902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1200 0.000256 2048 290 2112 62976 9.27219 7.09603 146.311 209.596 372.374 372.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 850 0.000512 1024 250 1024 26496 2.37952 1.66662 16.6432 52.3171 73.1076 73.1955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 850 0.000512 4096 280 8576 25536 6.61821 401.269 209.545 617.476 617.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1730 0.000512 4096 290 704 35520 6.62733 45.9452 209.725 262.341 262.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 960 0.001024 1024 100 512 17472 0.690944 4.3031 27.8189 32.858 32.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1590 6.4e-05 1024 240 704 283392 21.4967 13.4923 126.937 418.666 580.726 580.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 350 3.2e-05 2048 85 2048 227328 181.575 55.9657 1679.87 1673.94 3591.53 3591.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1800 0.000256 4096 380 1664 70080 13.9383 0 419.301 433.248 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1090 0.001024 4096 150 1152 16896 3.26042 45.4205 104.629 153.364 153.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 2000 0.001024 512 480 640 16896 0.377184 0.360992 2.4481 13.8376 17.0978 17.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1200 0.000256 2048 290 2112 62976 9.2623 7.04512 127.171 209.369 352.945 353.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 850 0.000512 1024 250 1024 26624 2.39002 1.67117 14.4781 52.5468 71.1869 71.2786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 850 0.000512 4096 280 8576 25472 6.61002 346.819 209.394 562.866 562.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1730 0.000512 4096 290 704 35456 6.6153 39.9524 209.571 256.183 256.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 960 0.001024 1024 100 512 17408 0.693248 3.64547 27.7386 32.1208 32.1672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1590 6.4e-05 1024 240 704 283648 21.6227 13.4979 322.302 419.45 777.006 777.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 350 3.2e-05 2048 85 2048 225280 182.04 56.1399 1633.89 1671.48 3543.74 3543.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1800 0.000256 4096 380 1664 70016 13.9284 185.46 436.724 636.158 636.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1090 0.001024 4096 150 1152 17080 3.27232 106.519 104.969 214.813 214.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 2000 0.001024 512 480 640 17200 0.378624 0.360128 6.75846 13.211 20.7783 20.8493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1200 0.000256 2048 290 2112 63200 9.31949 7.11619 375.552 209.846 601.935 602.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 850 0.000512 1024 250 1024 26720 2.38144 1.65888 41.7096 52.3854 98.2367 98.3245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 850 0.000512 4096 280 8576 25600 6.61018 1026.06 209.631 1242.35 1242.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1730 0.000512 4096 290 704 35560 6.62451 117.127 209.685 333.479 333.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 960 0.001024 1024 100 512 17560 0.694208 10.6906 26.8009 38.2294 38.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1590 6.4e-05 1024 240 704 284160 21.6006 13.5229 319.627 419.374 774.254 774.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 350 3.2e-05 2048 85 2048 229120 181.384 56.115 1658.3 1677.02 3573.01 3573.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1800 0.000256 4096 380 1664 70160 13.9709 545.554 419.42 978.993 979.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1090 0.001024 4096 150 1152 17040 3.27066 71.9509 104.877 180.152 180.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 2000 0.001024 512 480 640 17120 0.378464 0.360448 4.35642 13.1728 18.3362 18.4113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1200 0.000256 2048 290 2112 62720 9.24438 7.03136 229.005 208.915 454.3 454.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 850 0.000512 1024 250 1024 26560 2.37549 1.65203 25.6998 52.1803 82.0045 82.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 850 0.000512 4096 280 8576 25520 6.61366 623.423 209.25 839.335 839.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1730 0.000512 4096 290 704 35520 6.61824 71.3586 209.504 287.523 287.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 960 0.001024 1024 100 512 17520 0.694272 6.56077 27.8108 35.1098 35.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1590 6.4e-05 1024 240 704 284160 21.5208 13.527 195.723 419.085 649.981 650.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 350 3.2e-05 2048 85 2048 227840 181.652 56.0865 1005.16 1675.66 2918.75 2918.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1800 0.000256 4096 380 1664 70080 13.9537 332.162 418.92 765.081 765.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1090 0.001024 4096 150 1152 16920 3.25632 62.462 104.439 170.209 170.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 2000 0.001024 512 480 640 16800 0.377856 0.35904 3.59424 13.0986 17.5024 17.5751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1200 0.000256 2048 290 2112 62880 9.29328 7.04307 189.583 209.002 415.02 415.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 850 0.000512 1024 250 1024 26400 2.39578 1.66547 20.7684 52.4431 77.3715 77.4611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 850 0.000512 4096 280 8576 25440 6.61094 514.438 209.013 730.107 730.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1730 0.000512 4096 290 704 35400 6.61098 59.049 209.065 274.766 274.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 960 0.001024 1024 100 512 17400 0.689568 5.5952 27.6977 34.026 34.0717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1590 6.4e-05 1024 240 704 283200 21.5955 13.5259 160.563 418.668 614.48 614.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 350 3.2e-05 2048 85 2048 226560 181.063 56.0288 825.974 1668.71 2731.97 2732.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1800 0.000256 4096 380 1664 70080 13.9933 276.013 419.035 709.092 709.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1090 0.001024 4096 150 1152 16960 3.27149 56.6107 104.865 164.797 164.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 2000 0.001024 512 480 640 16960 0.376896 0.360512 3.08938 13.1143 17.0135 17.0865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1200 0.000256 2048 290 2112 62080 9.22598 7.0353 161.017 208.242 385.622 385.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 850 0.000512 1024 250 1024 26240 2.3648 1.64083 18.2013 51.8516 74.1586 74.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 850 0.000512 4096 280 8576 25440 6.61152 441.811 209.216 657.684 657.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1730 0.000512 4096 290 704 35360 6.60349 50.6766 209.056 266.38 266.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 960 0.001024 1024 100 512 17440 0.691872 4.65501 28.8571 34.2457 34.2903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1590 6.4e-05 1024 240 704 284160 21.4924 13.4971 138.78 419.34 593.24 593.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 350 3.2e-05 2048 85 2048 225280 181.931 56.1951 2075.47 1675.63 3989.42 3989.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1800 0.000256 4096 380 1664 69920 13.9305 236.934 418.446 669.355 669.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1090 0.001024 4096 150 1152 16800 3.25405 49.2516 104.296 156.855 156.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 2000 0.001024 512 480 640 16800 0.37888 0.360896 2.86378 13.7835 17.4596 17.5329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1200 0.000256 2048 290 2112 62400 9.28963 7.04051 147.111 208.931 372.471 372.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 850 0.000512 1024 250 1024 25600 2.38368 1.64227 16.2181 51.946 72.2912 72.3851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 850 0.000512 4096 280 8576 25400 6.61504 402.462 209.373 618.494 618.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1730 0.000512 4096 290 704 35400 6.61587 46.4797 209.64 262.781 262.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 960 0.001024 1024 100 512 17400 0.694784 4.47078 27.8263 33.0348 33.0799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1590 6.4e-05 1024 240 704 283200 21.5983 13.5533 126.75 419.066 581.094 581.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 350 3.2e-05 2048 85 2048 224000 181.587 55.8158 2117.61 1666.71 4021.91 4022.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1800 0.000256 4096 380 1664 70000 13.9754 216.643 419.331 649.989 650.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1090 0.001024 4096 150 1152 17040 3.2655 99.1476 104.8 207.264 207.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 2000 0.001024 512 480 640 17184 0.37712 0.362176 6.28179 13.1845 20.278 20.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1200 0.000256 2048 290 2112 63168 9.27795 7.05213 345.105 209.52 571.056 571.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 850 0.000512 1024 250 1024 26880 2.38301 1.66605 38.8166 52.5268 95.4932 95.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 850 0.000512 4096 280 8576 25584 6.61696 941.374 209.593 1157.63 1157.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1730 0.000512 4096 290 704 35568 6.63546 107.434 209.772 323.885 323.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 960 0.001024 1024 100 512 17520 0.6968 9.84534 26.802 37.3876 37.4333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1590 6.4e-05 1024 240 704 283776 21.512 13.5188 296.321 419.297 750.778 750.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 350 3.2e-05 2048 85 2048 227328 181.184 55.9944 1517.2 1674.21 3428.78 3428.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1800 0.000256 4096 380 1664 70128 13.9407 0 419.298 433.248 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1090 0.001024 4096 150 1152 16992 3.26496 69.6782 104.78 177.78 177.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 2000 0.001024 512 480 640 17088 0.380512 0.361024 4.22707 13.2139 18.2527 18.3277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1200 0.000256 2048 290 2112 62976 9.26208 7.06883 215.999 209.622 442.056 442.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 850 0.000512 1024 250 1024 26496 2.37472 1.66189 24.2133 52.3244 80.6768 80.7669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 850 0.000512 4096 280 8576 25536 6.61485 586.07 209.569 802.298 802.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1730 0.000512 4096 290 704 35520 6.63171 67.0233 209.742 283.441 283.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 960 0.001024 1024 100 512 17472 0.694656 6.32013 28.9167 35.9759 36.0202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1590 6.4e-05 1024 240 704 283392 21.4907 13.4922 185.339 418.717 639.166 639.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 350 3.2e-05 2048 85 2048 227328 181.047 55.9396 948.911 1674.14 2860.24 2860.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1800 0.000256 4096 380 1664 70080 13.9392 0 423.939 437.888 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1090 0.001024 4096 150 1152 16848 3.25546 60.0032 104.277 167.59 167.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 2000 0.001024 512 480 640 16992 0.37888 0.360224 3.36323 13.185 17.356 17.4279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1200 0.000256 2048 290 2112 62784 9.26979 7.04147 177.204 209.26 402.88 402.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 850 0.000512 1024 250 1024 26496 2.36886 1.64454 20.2306 52.1393 76.4799 76.5682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 850 0.000512 4096 280 8576 25488 6.61504 483.944 209.591 700.194 700.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1730 0.000512 4096 290 704 35424 6.61382 55.1216 209.517 271.297 271.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 960 0.001024 1024 100 512 17424 0.692224 5.25696 27.7892 33.7802 33.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1590 6.4e-05 1024 240 704 283392 21.5489 13.7233 151.306 419.34 606.047 606.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 350 3.2e-05 2048 85 2048 225792 181.13 55.9541 772.132 1670.33 2679.73 2679.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1800 0.000256 4096 380 1664 69984 13.953 258.386 419.092 691.476 691.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1090 0.001024 4096 150 1152 16896 3.26784 54.3927 104.712 162.423 162.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 2000 0.001024 512 480 640 16896 0.380928 0.359616 2.93267 13.1416 16.8847 16.9568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1200 0.000256 2048 290 2112 62208 9.26538 7.01677 157.313 208.701 382.399 382.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 850 0.000512 1024 250 1024 26112 2.36858 1.64285 17.0007 51.9024 73.0148 73.1062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 850 0.000512 4096 280 8576 25344 6.59686 429.464 208.906 645.008 645.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1730 0.000512 4096 290 704 35328 6.60826 49.3835 209.092 265.128 265.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 960 0.001024 1024 100 512 17280 0.691744 4.57782 27.6385 32.9497 32.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1590 6.4e-05 1024 240 704 282624 21.563 13.505 134.212 418.545 587.956 588.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 350 3.2e-05 2048 85 2048 221184 181.498 55.6884 675.508 1665.12 2578 2578.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1800 0.000256 4096 380 1664 69888 13.931 230.35 418.495 662.819 662.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1090 0.001024 4096 150 1152 16800 3.25824 47.1451 104.453 154.91 154.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 2000 0.001024 512 480 640 16800 0.37888 0.360448 2.74256 13.175 16.7314 16.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1200 0.000256 2048 290 2112 62400 9.29859 7.0544 137.12 209.351 362.922 363.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 850 0.000512 1024 250 1024 25920 2.37578 1.6425 15.428 51.9721 71.5177 71.6207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 850 0.000512 4096 280 8576 25200 6.56179 373.868 208.39 588.864 588.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1730 0.000512 4096 290 704 35280 6.60525 42.928 209.084 258.667 258.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 960 0.001024 1024 100 512 17280 0.690176 4.07552 28.7543 33.5632 33.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1590 6.4e-05 1024 240 704 282240 21.5227 13.4964 117.617 417.584 570.358 570.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 350 3.2e-05 2048 85 2048 222720 181.839 55.9786 596.552 1669.25 2503.82 2503.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1800 0.000256 4096 380 1664 69840 13.9336 201.97 418.497 634.446 634.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1090 0.001024 4096 150 1152 17024 3.26054 95.4266 104.64 203.381 203.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 2000 0.001024 512 480 640 17136 0.37888 0.364 6.00752 13.1625 19.9817 20.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1200 0.000256 2048 290 2112 63168 9.2977 7.05962 326.615 209.312 552.389 552.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 850 0.000512 1024 250 1024 26880 2.39091 1.6672 36.2502 52.48 92.8896 92.9792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 850 0.000512 4096 280 8576 25592 6.61504 889.989 209.638 1106.29 1106.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1730 0.000512 4096 290 704 35560 6.63395 101.835 209.538 318.051 318.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 960 0.001024 1024 100 512 17528 0.699552 9.24416 26.9024 36.8895 36.9346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1590 6.4e-05 1024 240 704 284032 21.5919 13.5434 276.409 418.952 730.629 730.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 350 3.2e-05 2048 85 2048 227584 181.592 56.0654 1426.71 1672.42 3336.97 3337.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1800 0.000256 4096 380 1664 70112 13.9697 473.413 418.798 906.228 906.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1090 0.001024 4096 150 1152 16912 3.25658 66.8958 104.421 174.629 174.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 2000 0.001024 512 480 640 17024 0.376832 0.35936 4.00035 13.1385 17.9448 18.0224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1200 0.000256 2048 290 2112 63168 9.26906 7.06163 207.02 209.636 433.088 433.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 850 0.000512 1024 250 1024 26432 2.36278 1.64208 23.0043 51.9948 79.1031 79.1941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 850 0.000512 4096 280 8576 25536 6.62118 563.248 209.623 779.534 779.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1730 0.000512 4096 290 704 35504 6.63306 64.7632 209.721 281.161 281.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 960 0.001024 1024 100 512 17472 0.6944 6.0335 26.3127 33.0843 33.1299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1590 6.4e-05 1024 240 704 283136 21.5396 13.5127 175.776 418.678 629.637 629.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 350 3.2e-05 2048 85 2048 225792 181.793 56.0804 903.974 1674.47 2816.51 2816.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1800 0.000256 4096 380 1664 70000 13.9347 299.61 418.94 732.528 732.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1090 0.001024 4096 150 1152 16800 3.24704 58.4908 104.045 165.837 165.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 2000 0.001024 512 480 640 16800 0.380928 0.358944 3.24058 13.0888 17.1411 17.2156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1200 0.000256 2048 290 2112 63168 9.3159 7.08806 175.38 209.635 401.52 401.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 850 0.000512 1024 250 1024 26208 2.36954 1.62816 19.2139 51.732 75.0423 75.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 850 0.000512 4096 280 8576 25368 6.59194 473.989 208.874 689.498 689.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1730 0.000512 4096 290 704 35448 6.63114 55.2267 209.572 271.474 271.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 960 0.001024 1024 100 512 17304 0.692416 5.20435 26.6201 32.562 32.6062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1590 6.4e-05 1024 240 704 283584 21.6016 13.5322 149.83 418.449 603.542 603.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 350 3.2e-05 2048 85 2048 225792 181.829 56.1179 763.994 1673.41 2675.54 2675.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1800 0.000256 4096 380 1664 69888 13.9644 253.338 418.304 685.65 685.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1090 0.001024 4096 150 1152 16800 3.25654 51.129 104.438 158.878 158.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 2000 0.001024 512 480 640 17024 0.37888 0.362496 3.05834 13.2215 17.0925 17.1682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1200 0.000256 2048 290 2112 61824 9.20304 6.97338 151.166 207.56 375.002 375.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 850 0.000512 1024 250 1024 25984 2.37773 1.65229 17.2742 52.1543 73.5585 73.6522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 850 0.000512 4096 280 8576 25312 6.59424 414.049 209.054 629.743 629.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1730 0.000512 4096 290 704 35392 6.6273 48.0563 209.75 264.478 264.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 960 0.001024 1024 100 512 17248 0.690176 4.67597 27.6932 33.1038 33.1501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1590 6.4e-05 1024 240 704 283136 21.5064 13.6846 131.656 418.889 585.875 585.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 350 3.2e-05 2048 85 2048 222208 182.341 56.0321 661.673 1674.47 2574.71 2574.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1800 0.000256 4096 380 1664 69888 13.9433 222.667 418.959 655.616 655.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1090 0.001024 4096 150 1152 16800 3.2608 45.1912 104.665 153.171 153.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 2000 0.001024 512 480 640 16800 0.379808 0.359392 2.584 13.095 16.4896 16.5624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1200 0.000256 2048 290 2112 61600 9.29741 7.0103 132.648 208.169 357.226 357.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 850 0.000512 1024 250 1024 25760 2.37178 1.62576 15.5 51.5986 71.1967 71.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 850 0.000512 4096 280 8576 25200 6.57622 365.589 208.61 580.819 580.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1730 0.000512 4096 290 704 35280 6.61024 42.7503 209.299 258.705 258.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 960 0.001024 1024 100 512 17080 0.686272 4.09802 27.4911 32.3169 32.3601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1590 6.4e-05 1024 240 704 282240 21.6351 13.5291 117.232 418.079 570.605 570.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 350 3.2e-05 2048 85 2048 215040 182.348 55.7282 573.645 1659.18 2471.09 2471.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1800 0.000256 4096 380 1664 69720 13.9477 197.31 418.851 630.154 630.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1090 0.001024 4096 150 1152 17024 3.26538 93.2095 104.67 201.196 201.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 2000 0.001024 512 480 640 17152 0.378944 0.364512 5.95062 13.2192 19.9848 20.0591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1200 0.000256 2048 290 2112 62976 9.24176 7.03994 317.177 208.966 542.527 542.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 850 0.000512 1024 250 1024 26624 2.38298 1.67296 35.5216 52.4016 92.0791 92.1682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 850 0.000512 4096 280 8576 25600 6.62451 848.275 209.516 1064.46 1064.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1730 0.000512 4096 290 704 35520 6.61869 100.68 209.344 316.69 316.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 960 0.001024 1024 100 512 17536 0.699392 9.34064 26.9149 36.9956 37.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1590 6.4e-05 1024 240 704 284160 21.5178 13.5613 275.182 419.017 729.406 729.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 350 3.2e-05 2048 85 2048 227328 181.488 56.1948 1414.26 1675 3327.14 3327.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1800 0.000256 4096 380 1664 70144 13.9508 469.146 418.97 902.113 902.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1090 0.001024 4096 150 1152 16896 3.26006 68.7772 104.448 176.538 176.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 2000 0.001024 512 480 640 16896 0.376832 0.358496 3.9617 13.1063 17.8747 17.9487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1200 0.000256 2048 290 2112 62976 9.26787 7.12147 213.679 209.394 439.567 439.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 850 0.000512 1024 250 1024 26624 2.38829 1.67155 23.9161 52.5487 80.626 80.7158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 850 0.000512 4096 280 8576 25472 6.6089 553.488 209.422 769.562 769.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1730 0.000512 4096 290 704 35456 6.61504 67.5471 209.6 283.805 283.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 960 0.001024 1024 100 512 17408 0.692992 6.05184 26.2527 33.0395 33.0873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1590 6.4e-05 1024 240 704 283648 21.5464 13.4957 185.489 419.5 640.164 640.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 350 3.2e-05 2048 85 2048 225280 181.485 55.894 944.59 1671.69 2853.85 2854.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1800 0.000256 4096 380 1664 70016 13.9374 315.427 419.825 749.241 749.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1090 0.001024 4096 150 1152 16896 3.26525 59.8812 104.771 167.973 168.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 2000 0.001024 512 480 640 16896 0.379072 0.3608 3.26093 13.1478 17.219 17.2948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1200 0.000256 2048 290 2112 62208 9.26595 7.0656 174.441 208.825 399.701 399.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 850 0.000512 1024 250 1024 26112 2.37334 1.64445 19.0572 51.9333 75.1077 75.2001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 850 0.000512 4096 280 8576 25344 6.59661 454.52 209.028 670.188 670.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1730 0.000512 4096 290 704 35328 6.60685 55.9947 209.213 271.858 271.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 960 0.001024 1024 100 512 17280 0.693728 5.12074 27.6539 33.5095 33.5544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1590 6.4e-05 1024 240 704 282624 21.5558 13.5239 153.262 418.794 607.266 607.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 350 3.2e-05 2048 85 2048 221184 181.502 55.7557 769.213 1665.96 2672.62 2672.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1800 0.000256 4096 380 1664 69888 13.9341 261.325 418.76 694.062 694.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1090 0.001024 4096 150 1152 16640 3.24208 54.6268 103.759 161.682 161.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 2000 0.001024 512 480 640 16384 0.376352 0.35712 3.07114 13.0232 16.8968 16.9718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1200 0.000256 2048 290 2112 62464 9.30384 7.05331 160.586 209.732 386.778 386.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 850 0.000512 1024 250 1024 25600 2.35488 1.61587 18.1169 51.3434 73.5271 73.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 850 0.000512 4096 280 8576 25344 6.61485 409.459 209.419 625.538 625.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1730 0.000512 4096 290 704 35328 6.61299 52.7068 209.601 268.967 269.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 960 0.001024 1024 100 512 17152 0.686784 4.55555 27.5723 32.8581 32.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1590 6.4e-05 1024 240 704 282624 21.4985 13.5012 141.53 418.287 594.946 595.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 350 3.2e-05 2048 85 2048 221184 182.507 56.0208 707.767 1672.01 2618.5 2618.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1800 0.000256 4096 380 1664 69888 13.9387 241.025 419.195 674.203 674.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1090 0.001024 4096 150 1152 16640 3.24928 49.1925 104.083 156.579 156.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 2000 0.001024 512 480 640 16640 0.383232 0.361824 2.89981 13.2378 16.9531 17.0271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1200 0.000256 2048 290 2112 61440 9.1887 6.96189 146.125 207.11 369.49 369.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 850 0.000512 1024 250 1024 25600 2.38813 1.65053 16.3573 52.1073 72.6046 72.7028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 850 0.000512 4096 280 8576 25280 6.61274 374.772 209.37 590.799 590.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1730 0.000512 4096 290 704 35200 6.6048 47.645 209.213 263.509 263.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 960 0.001024 1024 100 512 17280 0.694144 4.55066 27.8257 33.1135 33.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1590 6.4e-05 1024 240 704 281600 21.364 13.4232 130.41 416.218 581.546 581.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 350 3.2e-05 2048 85 2048 225280 181.982 56.0248 663.791 1677.31 2579.3 2579.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1800 0.000256 4096 380 1664 69760 13.942 221.957 418.763 654.706 654.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1090 0.001024 4096 150 1152 16512 3.23741 47.9758 103.749 155.015 155.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 2000 0.001024 512 480 640 16128 0.368 0.35792 2.85376 13.5779 17.2275 17.3025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1200 0.000256 2048 290 2112 61440 9.19024 6.9625 137.777 207.303 361.334 361.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 850 0.000512 1024 250 1024 26112 2.38803 1.65251 15.6099 52.2013 71.9515 72.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 850 0.000512 4096 280 8576 24960 6.5472 338.012 208.023 552.629 552.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1730 0.000512 4096 290 704 34944 6.55405 45.1211 208.199 259.916 259.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 960 0.001024 1024 100 512 16896 0.68608 4.34381 27.2893 32.3606 32.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1590 6.4e-05 1024 240 704 279552 21.5778 13.8498 122.873 417.041 575.467 575.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 350 3.2e-05 2048 85 2048 208896 182.278 55.0646 581.972 1650.19 2469.69 2469.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1800 0.000256 4096 380 1664 69504 13.9081 210.379 417.758 642.091 642.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1090 0.001024 4096 150 1152 17104 3.26957 83.2697 104.934 191.524 191.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 2000 0.001024 512 480 640 16960 0.380448 0.362496 5.14253 13.2229 19.178 19.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1200 0.000256 2048 290 2176 62272 9.31181 7.05536 281.053 209.72 507.241 507.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 850 0.000512 1024 250 1024 26944 2.3943 1.67117 44.6052 52.5514 101.323 101.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 850 0.000512 4096 280 8576 25648 6.6241 760.284 209.702 976.657 976.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1730 0.000512 4096 290 768 35296 6.61914 165.681 209.749 382.092 382.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 960 0.001024 1024 100 512 17584 0.698368 7.90323 28.1782 36.8364 36.8845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1590 6.4e-05 1024 240 768 279680 21.8747 14.0956 433.035 419.509 888.644 888.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 350 3.2e-05 2048 85 2048 218112 185.64 56.0428 2232.62 1676.54 4151.04 4151.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1800 0.000256 4096 380 1664 70192 13.9671 711.737 419.337 1145.09 1145.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1090 0.001024 4096 150 1152 17088 3.27066 91.0275 105.891 200.244 200.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 2000 0.001024 512 480 640 16896 0.379456 0.362496 5.7369 13.3321 19.8813 19.9563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1200 0.000256 2048 290 2176 62208 9.2953 7.07158 316.118 211.681 544.268 544.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 850 0.000512 1024 250 1024 26752 2.37587 1.66426 34.8415 52.8793 91.8633 91.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 850 0.000512 4096 280 8576 25632 6.63194 849.682 211.616 1067.98 1068.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1730 0.000512 4096 290 768 35264 6.61862 105.736 211.581 323.98 324.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 960 0.001024 1024 100 512 17568 0.695392 9.05184 27.1847 36.973 37.0196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1590 6.4e-05 1024 240 768 279552 21.6877 13.6627 285.808 423.131 744.426 744.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 350 3.2e-05 2048 85 2048 218112 183.65 56.0412 1969.69 1692.24 3901.82 3901.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1800 0.000256 4096 380 1664 70176 13.9467 453.106 423.173 890.272 890.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1090 0.001024 4096 150 1152 17024 3.26842 65.3639 104.67 173.355 173.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 2000 0.001024 512 480 640 16896 0.380928 0.364544 3.92336 13.2198 17.9574 18.0305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1200 0.000256 2048 290 2176 61952 9.28538 7.03587 204.184 208.968 429.576 429.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 850 0.000512 1024 250 1024 26624 2.38835 1.67322 22.6172 52.3974 79.1718 79.2631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 850 0.000512 4096 280 8576 25600 6.6225 549.491 209.512 765.67 765.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1730 0.000512 4096 290 768 35200 6.61728 68.1844 209.302 284.148 284.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 960 0.001024 1024 100 512 17536 0.6944 6.00883 27.7994 34.5452 34.5907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1590 6.4e-05 1024 240 768 279552 21.721 13.4984 186.375 419 640.72 640.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 350 3.2e-05 2048 85 2048 217088 183.979 56.1497 1800.95 1674.99 3716.26 3716.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1800 0.000256 4096 380 1664 70144 13.9448 293.814 418.963 726.765 726.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1090 0.001024 4096 150 1152 16992 3.26522 57.5612 104.674 165.553 165.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 2000 0.001024 512 480 640 16704 0.380928 0.362496 3.26256 13.2017 17.281 17.3527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1200 0.000256 2048 290 2176 61824 9.31574 7.13885 165.67 209.401 391.625 391.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 850 0.000512 1024 250 1024 26496 2.38006 1.66371 18.9112 52.2729 75.3288 75.4206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 850 0.000512 4096 280 8576 25536 6.62515 446.675 209.343 662.686 662.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1730 0.000512 4096 290 768 35136 6.61472 55.8025 209.146 271.606 271.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 960 0.001024 1024 100 512 17472 0.693088 4.71306 26.702 32.1525 32.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1590 6.4e-05 1024 240 768 278784 21.6959 14.2476 151.056 418.27 605.398 605.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 350 3.2e-05 2048 85 2048 215040 183.894 56.0261 1734.11 1672.38 3646.6 3646.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1800 0.000256 4096 380 1664 70080 13.9325 0 418.818 432.761 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1090 0.001024 4096 150 1152 16896 3.256 50.8454 104.347 158.501 158.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 2000 0.001024 512 480 640 16640 0.37856 0.3584 2.83539 13.0974 16.7409 16.8161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1200 0.000256 2048 290 2176 61952 9.30931 7.04102 148.263 209.188 373.902 373.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 850 0.000512 1024 250 1024 26624 2.38931 1.67152 16.8986 52.5017 73.5656 73.6658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 850 0.000512 4096 280 8576 25472 6.61504 398.286 209.216 614.168 614.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1730 0.000512 4096 290 768 35072 6.60531 50.4889 209.015 266.152 266.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 960 0.001024 1024 100 512 17408 0.691552 4.10826 26.667 31.5095 31.5548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1590 6.4e-05 1024 240 768 279552 21.7284 13.5021 136.158 419.086 590.607 590.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 350 3.2e-05 2048 85 2048 212992 184.15 55.8714 1685.82 1670.09 3596.13 3596.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1800 0.000256 4096 380 1664 70016 13.9305 214.68 418.791 647.448 647.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1090 0.001024 4096 150 1152 16960 3.27181 48.2959 104.877 156.501 156.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 2000 0.001024 512 480 640 16640 0.378688 0.360576 2.68355 13.9115 17.4059 17.4836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1200 0.000256 2048 290 2176 61440 9.2631 7.14138 135.184 208.281 359.971 360.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 850 0.000512 1024 250 1024 26240 2.36547 1.63869 15.298 51.868 71.2696 71.3713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 850 0.000512 4096 280 8576 25440 6.60707 364.558 209.252 580.459 580.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1730 0.000512 4096 290 768 35040 6.61094 46.2356 209.042 261.932 261.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 960 0.001024 1024 100 512 17440 0.694272 4.10861 27.8102 32.6537 32.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1590 6.4e-05 1024 240 768 279040 21.7272 13.5711 124.605 419.294 579.328 579.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 350 3.2e-05 2048 85 2048 215040 183.974 56.095 1694.21 1675.92 3610.39 3610.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1800 0.000256 4096 380 1664 69920 13.9351 195.563 418.457 628.002 628.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1090 0.001024 4096 150 1152 16896 3.26474 43.6429 104.774 151.735 151.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 2000 0.001024 512 480 640 16512 0.376832 0.362496 2.60726 14.1189 17.5339 17.6094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1200 0.000256 2048 290 2176 61440 9.28794 7.02054 125.635 208.818 350.862 350.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 850 0.000512 1024 250 1024 26112 2.37488 1.64666 13.6862 51.9375 69.7468 69.8426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 850 0.000512 4096 280 8576 25344 6.59978 336.627 209.019 552.288 552.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1730 0.000512 4096 290 768 34944 6.58618 43.5752 208.82 259.024 259.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 960 0.001024 1024 100 512 17280 0.690176 3.88506 27.5759 32.1931 32.2378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1590 6.4e-05 1024 240 768 278016 21.7637 13.5009 114.361 418.976 568.733 568.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 350 3.2e-05 2048 85 2048 208896 184.312 55.645 1624.73 1666.18 3531.06 3531.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1800 0.000256 4096 380 1664 69888 13.9307 180.217 418.855 613.048 613.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1090 0.001024 4096 150 1152 16800 3.25219 39.805 104.353 147.462 147.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 2000 0.001024 512 480 640 16576 0.382304 0.362848 2.52861 14.0627 17.4052 17.4789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1200 0.000256 2048 290 2176 60928 9.22496 6.9673 116.076 207.384 339.753 339.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 850 0.000512 1024 250 1024 25984 2.38266 1.64864 13.5384 52.2184 69.889 69.9844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 850 0.000512 4096 280 8576 25312 6.59866 316.271 208.873 531.786 531.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1730 0.000512 4096 290 768 34944 6.59866 39.4486 208.839 254.931 254.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 960 0.001024 1024 100 512 17248 0.690944 3.58195 27.6294 31.9459 31.9898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1590 6.4e-05 1024 240 768 277760 21.7995 13.5329 352.78 418.528 806.773 806.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 350 3.2e-05 2048 85 2048 215040 183.857 55.9349 1663.46 1673.14 3576.58 3576.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1800 0.000256 4096 380 1664 69888 13.9325 169.498 418.673 602.149 602.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1090 0.001024 4096 150 1152 16640 3.24054 38.4347 103.653 145.381 145.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 2000 0.001024 512 480 640 16384 0.376832 0.3584 2.33898 13.8191 16.9652 17.0417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1200 0.000256 2048 290 2176 61440 9.32717 7.05126 111.733 209.504 337.716 337.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 850 0.000512 1024 250 1024 25600 2.35082 1.61974 13.1674 51.3967 68.6362 68.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 850 0.000512 4096 280 8576 25344 6.61296 300.417 209.199 516.272 516.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1730 0.000512 4096 290 768 34816 6.56688 36.8888 208.301 251.799 251.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 960 0.001024 1024 100 512 17152 0.686944 3.12342 26.4172 30.2715 30.3165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1590 6.4e-05 1024 240 768 278528 21.7582 13.5455 350.44 417.845 803.724 803.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 350 3.2e-05 2048 85 2048 212992 184.226 56.1132 1635.17 1670.24 3545.94 3546.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1800 0.000256 4096 380 1664 69888 13.934 162.525 418.802 595.305 595.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1090 0.001024 4096 150 1140 16800 3.24621 37.8962 104.315 145.509 145.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 2000 0.001024 512 480 660 17024 0.381376 0.364544 2.29206 14.0777 17.1876 17.2714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1200 0.000256 2048 290 2100 61824 9.18829 6.9687 106.965 207.586 330.805 330.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 850 0.000512 1024 250 1020 25088 2.3977 1.6465 11.6777 52.2708 68.0932 68.1919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 850 0.000512 4096 280 8580 25312 6.6025 293.136 209.114 508.896 508.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1730 0.000512 4096 290 720 35168 6.5856 154.649 208.982 370.26 370.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 960 0.001024 1024 100 540 17248 0.70656 3.5239 28.9566 33.2283 33.2737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1590 6.4e-05 1024 240 660 283136 21.588 13.4997 400.435 418.938 854.596 854.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 350 3.2e-05 2048 85 2040 229376 181.94 56.0031 2022.6 1674.69 3935.43 3935.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1800 0.000256 4096 380 1680 69888 13.9745 723.174 419.361 1156.57 1156.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1090 0.001024 4096 150 1152 16800 3.2583 37.6934 104.438 145.444 145.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 2000 0.001024 512 480 640 17024 0.379744 0.362464 2.18752 14.0764 17.0809 17.1561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1200 0.000256 2048 290 2112 61824 9.1825 6.97754 104.591 207.568 328.42 328.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 850 0.000512 1024 250 1024 25984 2.38384 1.65274 12.1676 52.281 68.5858 68.6797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 850 0.000512 4096 280 8576 25312 6.59866 286.228 209.056 501.925 501.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1730 0.000512 4096 290 704 35392 6.62688 150.536 209.744 366.952 367.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 960 0.001024 1024 100 512 17248 0.696416 3.33619 28.8329 32.909 32.9551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1590 6.4e-05 1024 240 704 283136 21.5985 13.4983 395.594 418.888 849.711 849.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 350 3.2e-05 2048 85 2048 222208 183.84 56.0436 1888.16 1674.51 3802.76 3802.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1800 0.000256 4096 380 1664 69888 13.9438 695.325 418.978 1128.31 1128.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1090 0.001024 4096 150 1150 16800 3.26234 39.1175 104.719 147.151 147.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 2000 0.001024 512 480 650 16800 0.37904 0.360992 2.21056 14.0667 17.0887 17.1643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1200 0.000256 2048 290 2100 62720 9.26221 7.00163 107.115 208.317 331.794 331.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 850 0.000512 1024 250 1050 24640 2.38998 1.62611 12.2214 51.7492 68.0877 68.1849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 850 0.000512 4096 280 8600 25200 6.58944 293.63 208.955 509.219 509.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1730 0.000512 4096 290 700 35280 6.61299 148.914 209.508 365.08 365.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 960 0.001024 1024 100 500 17360 0.704512 3.3792 29.0883 33.2165 33.2708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1590 6.4e-05 1024 240 700 282240 21.7311 13.5168 424.858 418.363 878.601 878.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 350 3.2e-05 2048 85 2050 224000 181.597 55.6008 1938.11 1660.21 3835.72 3835.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1800 0.000256 4096 380 1700 69720 13.9879 742.628 419.298 1175.96 1176.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1090 0.001024 4096 150 1152 16800 3.26006 38.6458 104.643 146.598 146.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 2000 0.001024 512 480 624 16240 0.380928 0.364128 2.13667 14.0495 17.0036 17.0767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1200 0.000256 2048 290 2112 62720 9.23827 7.01235 107.848 208.116 332.312 332.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 850 0.000512 1024 250 1056 25760 2.37274 1.62448 12.3048 51.707 68.1121 68.2081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 850 0.000512 4096 280 8592 25200 6.60237 291.991 208.688 507.324 507.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1730 0.000512 4096 290 720 35000 6.55619 153.922 208.372 368.892 368.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 960 0.001024 1024 100 528 17080 0.693792 3.20906 27.5026 31.449 31.5024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1590 6.4e-05 1024 240 672 282240 21.7123 13.6458 409.296 417.961 862.74 862.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 350 3.2e-05 2048 85 2064 224000 181.459 55.4833 1970.33 1658.64 3866.1 3866.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1800 0.000256 4096 380 1680 69720 13.9653 711.154 418.387 1143.55 1143.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1090 0.001024 4096 150 1120 17024 3.2569 42.4117 104.675 150.398 150.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 2000 0.001024 512 480 640 16896 0.376352 0.363104 2.32656 14.0717 17.2083 17.2833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1200 0.000256 2048 290 2080 63488 9.26035 7.0432 122.843 209.188 348.433 348.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 850 0.000512 1024 250 1024 26624 2.3911 1.67322 13.8804 52.6297 70.6708 70.7593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 850 0.000512 4096 280 8576 25472 6.61088 338.568 209.215 554.439 554.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1730 0.000512 4096 290 704 35456 6.61779 149.647 209.394 365.702 365.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 960 0.001024 1024 100 512 17408 0.699328 3.60838 29.4278 33.7795 33.8248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1590 6.4e-05 1024 240 672 285696 21.5338 15.046 392.681 419.089 848.486 848.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 350 3.2e-05 2048 85 2048 233472 181.43 55.8662 2003.95 1670.06 3911.49 3911.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1800 0.000256 4096 380 1664 70016 13.9395 702.134 418.851 1134.99 1135.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1090 0.001024 4096 150 1120 16320 3.19898 59.3165 102.875 165.442 165.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 2000 0.001024 512 480 640 15360 0.368064 0.348512 3.29718 12.7006 16.7826 16.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1200 0.000256 2048 290 2080 61440 9.20771 6.97574 182.589 207.56 406.431 406.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 850 0.000512 1024 250 1024 24960 2.4073 1.66502 20.2186 52.3238 76.7144 76.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 850 0.000512 4096 280 8576 24960 6.56179 502.929 208.538 718.069 718.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1730 0.000512 4096 290 704 35040 6.60806 58.9701 209.242 274.864 274.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 960 0.001024 1024 100 512 16800 0.684032 5.55814 27.3994 33.6828 33.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1590 6.4e-05 1024 240 672 284160 21.4028 13.4885 528.859 418.198 982.077 982.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 350 3.2e-05 2048 85 2048 215040 180.764 55.1996 2429.84 1650.58 4316.57 4316.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1800 0.000256 4096 380 1664 69600 13.9293 273.248 418.738 705.958 706.022
