<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\impl\gwsynthesis\cam2dvi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\project\cam2dvi\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 27 20:08:17 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>37179</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>23711</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>10</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>135</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>8</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>Base</td>
<td>5.880</td>
<td>170.068
<td>0.000</td>
<td>2.940</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>3</td>
<td>cmos_vsync</td>
<td>Base</td>
<td>10000.000</td>
<td>0.100
<td>0.000</td>
<td>5000.000</td>
<td></td>
<td></td>
<td>cmos_vsync </td>
</tr>
<tr>
<td>4</td>
<td>mem_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>clk </td>
<td>clk</td>
<td>memory_clk </td>
</tr>
<tr>
<td>5</td>
<td>clk_74_25</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>clk </td>
<td>clk</td>
<td>video_clk </td>
</tr>
<tr>
<td>6</td>
<td>clk_x1</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>memory_clk </td>
<td>mem_clk</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>fb_vin_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q </td>
</tr>
<tr>
<td>8</td>
<td>u_tmds_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>2.703</td>
<td>370.000
<td>0.000</td>
<td>1.351</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_tmds_pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>9</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>84.862(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>170.068(MHz)</td>
<td style="color: #FF0000;" class = "error">137.033(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>mem_clk</td>
<td>400.000(MHz)</td>
<td>2016.129(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_74_25</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">68.766(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_x1</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">87.680(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>fb_vin_clk</td>
<td>100.000(MHz)</td>
<td>138.324(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cmos_vsync!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Gowin_PLL_m0/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>-2.331</td>
<td>2</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_74_25</td>
<td>Setup</td>
<td>-1.910</td>
<td>2</td>
</tr>
<tr>
<td>clk_74_25</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Setup</td>
<td>-90.971</td>
<td>131</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fb_vin_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fb_vin_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_m0/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.418</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_d1_s0/Q</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/hblank_s0/D</td>
<td>cmos_pclk:[R]</td>
<td>cmos_pclk:[R]</td>
<td>5.880</td>
<td>0.053</td>
<td>7.181</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.405</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_20_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.080</td>
<td>11.261</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.358</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_182_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.080</td>
<td>11.214</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.341</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_26_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.061</td>
<td>11.216</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.308</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_247_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.048</td>
<td>11.196</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.307</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_5_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.024</td>
<td>11.219</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.291</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_221_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.080</td>
<td>11.148</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.286</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_92_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.046</td>
<td>11.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.281</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_6_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.024</td>
<td>11.192</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.269</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_84_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.071</td>
<td>11.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.269</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_61_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.097</td>
<td>11.109</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.251</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_116_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.071</td>
<td>11.116</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.251</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_11_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.024</td>
<td>11.163</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.246</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_100_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.056</td>
<td>11.126</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.227</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/TX3</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.100</td>
<td>10.864</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.227</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/TX2</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.100</td>
<td>10.864</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.225</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TX3</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.098</td>
<td>10.864</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.225</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TX2</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.098</td>
<td>10.864</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.224</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_89_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.071</td>
<td>11.090</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.204</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_253_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.071</td>
<td>11.070</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.189</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_29_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.080</td>
<td>11.045</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.163</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_25_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.061</td>
<td>11.039</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.154</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_101_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.056</td>
<td>11.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.128</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_57_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.097</td>
<td>10.968</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.109</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_4_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.042</td>
<td>11.004</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.795</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s1/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1/D</td>
<td>clk_x1:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>-1.146</td>
<td>0.333</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.760</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s1/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1/D</td>
<td>clk_x1:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>-1.150</td>
<td>0.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.731</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s1/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1/D</td>
<td>clk_x1:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>-1.162</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.730</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s1/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1/D</td>
<td>clk_x1:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>-1.168</td>
<td>0.485</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.726</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s1/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1/D</td>
<td>clk_x1:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>-1.152</td>
<td>0.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.696</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s1/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1/D</td>
<td>clk_x1:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>-1.166</td>
<td>0.518</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.688</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s1/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1/D</td>
<td>clk_x1:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>-1.158</td>
<td>0.518</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.631</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1/D</td>
<td>clk_x1:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>-1.161</td>
<td>0.578</td>
</tr>
<tr>
<td>9</td>
<td>0.229</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s/ADA[2]</td>
<td>fb_vin_clk:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.253</td>
</tr>
<tr>
<td>10</td>
<td>0.237</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s/ADA[2]</td>
<td>fb_vin_clk:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.257</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_9_s2/Q</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_9_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>AHBDO/vga_timing_m0/vs_reg_s1/Q</td>
<td>AHBDO/vga_timing_m0/vs_reg_s1/D</td>
<td>clk_74_25:[R]</td>
<td>clk_74_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_7_s4/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_7_s4/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_2_s27/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_2_s27/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_4_s3/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_4_s3/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_5_s4/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_5_s4/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_0_s27/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_0_s27/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/filter_first_burst_s4/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/filter_first_burst_s4/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_1_s3/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_1_s3/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_0_s4/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_0_s4/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_3_s4/Q</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_3_s4/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.047</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/PRESET</td>
<td>fb_vin_clk:[R]</td>
<td>clk_x1:[F]</td>
<td>5.000</td>
<td>2.895</td>
<td>0.730</td>
</tr>
<tr>
<td>2</td>
<td>1.047</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/PRESET</td>
<td>fb_vin_clk:[R]</td>
<td>clk_x1:[F]</td>
<td>5.000</td>
<td>2.895</td>
<td>0.730</td>
</tr>
<tr>
<td>3</td>
<td>1.100</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.320</td>
<td>4.140</td>
</tr>
<tr>
<td>4</td>
<td>1.718</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s/RESET</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.321</td>
<td>5.258</td>
</tr>
<tr>
<td>5</td>
<td>1.720</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_5_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.311</td>
<td>3.511</td>
</tr>
<tr>
<td>6</td>
<td>1.746</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.311</td>
<td>3.485</td>
</tr>
<tr>
<td>7</td>
<td>1.829</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.302</td>
<td>3.392</td>
</tr>
<tr>
<td>8</td>
<td>1.918</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.320</td>
<td>3.323</td>
</tr>
<tr>
<td>9</td>
<td>1.934</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_4_s/RESET</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.303</td>
<td>5.023</td>
</tr>
<tr>
<td>10</td>
<td>1.963</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.302</td>
<td>3.259</td>
</tr>
<tr>
<td>11</td>
<td>2.050</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_1_s0/CLEAR</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.331</td>
<td>2.934</td>
</tr>
<tr>
<td>12</td>
<td>2.228</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s/RESET</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.312</td>
<td>4.738</td>
</tr>
<tr>
<td>13</td>
<td>2.237</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s1/CLEAR</td>
<td>fb_vin_clk:[F]</td>
<td>fb_vin_clk:[R]</td>
<td>5.000</td>
<td>-0.494</td>
<td>2.910</td>
</tr>
<tr>
<td>14</td>
<td>2.258</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.311</td>
<td>2.972</td>
</tr>
<tr>
<td>15</td>
<td>2.310</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1/CLEAR</td>
<td>fb_vin_clk:[F]</td>
<td>fb_vin_clk:[R]</td>
<td>5.000</td>
<td>-0.526</td>
<td>2.869</td>
</tr>
<tr>
<td>16</td>
<td>2.454</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/gowin_add_SDPB_Small.mem_Small.mem_0_0_s/RESET</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.303</td>
<td>4.503</td>
</tr>
<tr>
<td>17</td>
<td>2.463</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_5_s/RESET</td>
<td>clk_74_25:[F]</td>
<td>clk_74_25:[R]</td>
<td>6.734</td>
<td>-0.312</td>
<td>4.503</td>
</tr>
<tr>
<td>18</td>
<td>2.501</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s/RESET</td>
<td>clk_x1:[F]</td>
<td>clk_x1:[R]</td>
<td>5.000</td>
<td>-0.311</td>
<td>2.730</td>
</tr>
<tr>
<td>19</td>
<td>2.502</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0/CLEAR</td>
<td>fb_vin_clk:[F]</td>
<td>fb_vin_clk:[R]</td>
<td>5.000</td>
<td>-0.476</td>
<td>2.626</td>
</tr>
<tr>
<td>20</td>
<td>2.502</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0/CLEAR</td>
<td>fb_vin_clk:[F]</td>
<td>fb_vin_clk:[R]</td>
<td>5.000</td>
<td>-0.476</td>
<td>2.626</td>
</tr>
<tr>
<td>21</td>
<td>2.502</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0/CLEAR</td>
<td>fb_vin_clk:[F]</td>
<td>fb_vin_clk:[R]</td>
<td>5.000</td>
<td>-0.476</td>
<td>2.626</td>
</tr>
<tr>
<td>22</td>
<td>2.502</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0/CLEAR</td>
<td>fb_vin_clk:[F]</td>
<td>fb_vin_clk:[R]</td>
<td>5.000</td>
<td>-0.474</td>
<td>2.624</td>
</tr>
<tr>
<td>23</td>
<td>2.502</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_7_s0/CLEAR</td>
<td>fb_vin_clk:[F]</td>
<td>fb_vin_clk:[R]</td>
<td>5.000</td>
<td>-0.474</td>
<td>2.624</td>
</tr>
<tr>
<td>24</td>
<td>2.502</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_8_s0/CLEAR</td>
<td>fb_vin_clk:[F]</td>
<td>fb_vin_clk:[R]</td>
<td>5.000</td>
<td>-0.474</td>
<td>2.624</td>
</tr>
<tr>
<td>25</td>
<td>2.502</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_10_s0/CLEAR</td>
<td>fb_vin_clk:[F]</td>
<td>fb_vin_clk:[R]</td>
<td>5.000</td>
<td>-0.474</td>
<td>2.624</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.188</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>-1.155</td>
<td>1.325</td>
</tr>
<tr>
<td>2</td>
<td>0.460</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.409</td>
</tr>
<tr>
<td>3</td>
<td>0.471</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.421</td>
</tr>
<tr>
<td>4</td>
<td>0.494</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_1_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.448</td>
</tr>
<tr>
<td>5</td>
<td>0.494</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_2_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.448</td>
</tr>
<tr>
<td>6</td>
<td>0.494</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_4_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.448</td>
</tr>
<tr>
<td>7</td>
<td>0.494</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_6_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.448</td>
</tr>
<tr>
<td>8</td>
<td>0.598</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_3_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.548</td>
</tr>
<tr>
<td>9</td>
<td>0.598</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/state_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.548</td>
</tr>
<tr>
<td>10</td>
<td>0.619</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.570</td>
</tr>
<tr>
<td>11</td>
<td>0.656</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/stop_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.603</td>
</tr>
<tr>
<td>12</td>
<td>0.712</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/state_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.666</td>
</tr>
<tr>
<td>13</td>
<td>0.765</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.027</td>
<td>0.685</td>
</tr>
<tr>
<td>14</td>
<td>0.787</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_5_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.719</td>
</tr>
<tr>
<td>15</td>
<td>0.787</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_7_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.719</td>
</tr>
<tr>
<td>16</td>
<td>0.787</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_9_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.719</td>
</tr>
<tr>
<td>17</td>
<td>0.832</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>-1.133</td>
<td>1.947</td>
</tr>
<tr>
<td>18</td>
<td>0.841</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>-1.124</td>
<td>1.947</td>
</tr>
<tr>
<td>19</td>
<td>0.841</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>-1.124</td>
<td>1.947</td>
</tr>
<tr>
<td>20</td>
<td>0.879</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/ack_in_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.815</td>
</tr>
<tr>
<td>21</td>
<td>0.879</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/state_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.815</td>
</tr>
<tr>
<td>22</td>
<td>0.891</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_0_s4/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.819</td>
</tr>
<tr>
<td>23</td>
<td>0.891</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/state_1_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.819</td>
</tr>
<tr>
<td>24</td>
<td>0.891</td>
<td>AHBDI/CAM/cmos_start_config_s1/Q</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_8_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>0.819</td>
</tr>
<tr>
<td>25</td>
<td>0.924</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>fb_vin_clk:[R]</td>
<td>0.000</td>
<td>-1.137</td>
<td>2.043</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-0.757</td>
<td>-0.507</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_pclk</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_d1_s0</td>
</tr>
<tr>
<td>2</td>
<td>-0.707</td>
<td>-0.457</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_pclk</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/hblank_s0</td>
</tr>
<tr>
<td>3</td>
<td>-0.704</td>
<td>-0.454</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_pclk</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>-0.704</td>
<td>-0.454</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_pclk</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>-0.704</td>
<td>-0.454</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_pclk</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>-0.704</td>
<td>-0.454</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_pclk</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>-0.704</td>
<td>-0.454</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_pclk</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>-0.702</td>
<td>-0.452</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_pclk</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0</td>
</tr>
<tr>
<td>9</td>
<td>-0.698</td>
<td>-0.448</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_pclk</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>-0.698</td>
<td>-0.448</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>cmos_pclk</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_o_15_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/hblank_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmos_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOB68[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.457</td>
<td>6.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB53[A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_d1_s0/CLK</td>
</tr>
<tr>
<td>7.840</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>IOB53[A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_8_16bit_m0/de_d1_s0/Q</td>
</tr>
<tr>
<td>14.639</td>
<td>6.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C114[0][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_8_16bit_m0/hblank_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.880</td>
<td>5.880</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.880</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.880</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>6.562</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOB68[B]</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>13.285</td>
<td>6.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C114[0][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/hblank_s0/CLK</td>
</tr>
<tr>
<td>13.221</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C114[0][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/hblank_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.880</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.152%; route: 6.775, 90.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.799, 94.674%; tC2Q: 0.382, 5.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.217%; route: 6.722, 90.783%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.684</td>
<td>4.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_20_s/I1</td>
</tr>
<tr>
<td>14.263</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C115[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_20_s/F</td>
</tr>
<tr>
<td>14.414</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[3][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/n62_s2/I1</td>
</tr>
<tr>
<td>14.988</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C115[3][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n62_s2/F</td>
</tr>
<tr>
<td>14.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.647</td>
<td>3.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[3][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_20_s0/CLK</td>
</tr>
<tr>
<td>13.583</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C115[3][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.700, 15.096%; route: 9.179, 81.507%; tC2Q: 0.382, 3.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.647, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_182_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.684</td>
<td>4.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_182_s/I1</td>
</tr>
<tr>
<td>14.232</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C115[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_182_s/F</td>
</tr>
<tr>
<td>14.652</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C111[2][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/n286_s2/I1</td>
</tr>
<tr>
<td>14.941</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C111[2][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n286_s2/F</td>
</tr>
<tr>
<td>14.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C111[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_182_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.647</td>
<td>3.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C111[2][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_182_s0/CLK</td>
</tr>
<tr>
<td>13.583</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C111[2][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_182_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.384, 12.340%; route: 9.448, 84.249%; tC2Q: 0.382, 3.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.647, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.487</td>
<td>3.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/I1</td>
</tr>
<tr>
<td>7.776</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R44C108[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/F</td>
</tr>
<tr>
<td>11.249</td>
<td>3.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_26_s/I0</td>
</tr>
<tr>
<td>11.757</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C120[2][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_26_s/F</td>
</tr>
<tr>
<td>14.364</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/n541_s2/I1</td>
</tr>
<tr>
<td>14.943</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C100[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n541_s2/F</td>
</tr>
<tr>
<td>14.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.666</td>
<td>3.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_26_s0/CLK</td>
</tr>
<tr>
<td>13.602</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C100[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.375, 12.259%; route: 9.459, 84.331%; tC2Q: 0.382, 3.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.666, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_247_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>12.682</td>
<td>3.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C119[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_247_s/I1</td>
</tr>
<tr>
<td>13.249</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C119[2][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_247_s/F</td>
</tr>
<tr>
<td>14.356</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C104[2][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/n414_s0/I0</td>
</tr>
<tr>
<td>14.923</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C104[2][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n414_s0/F</td>
</tr>
<tr>
<td>14.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C104[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_247_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.679</td>
<td>3.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C104[2][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_247_s0/CLK</td>
</tr>
<tr>
<td>13.615</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C104[2][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_247_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.683, 15.027%; route: 9.131, 81.556%; tC2Q: 0.382, 3.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.679, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.639</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.487</td>
<td>3.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/I1</td>
</tr>
<tr>
<td>7.776</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R44C108[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/F</td>
</tr>
<tr>
<td>11.249</td>
<td>3.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[1][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_5_s/I0</td>
</tr>
<tr>
<td>11.757</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C121[1][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_5_s/F</td>
</tr>
<tr>
<td>14.367</td>
<td>2.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/n562_s0/I0</td>
</tr>
<tr>
<td>14.946</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C87[1][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n562_s0/F</td>
</tr>
<tr>
<td>14.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.702</td>
<td>3.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_5_s0/CLK</td>
</tr>
<tr>
<td>13.639</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C87[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.375, 12.256%; route: 9.461, 84.334%; tC2Q: 0.382, 3.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.702, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_221_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.333</td>
<td>4.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C119[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_221_s/I1</td>
</tr>
<tr>
<td>13.622</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C119[2][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_221_s/F</td>
</tr>
<tr>
<td>14.327</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C109[3][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/n440_s2/I1</td>
</tr>
<tr>
<td>14.874</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C109[3][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n440_s2/F</td>
</tr>
<tr>
<td>14.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C109[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_221_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.647</td>
<td>3.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C109[3][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_221_s0/CLK</td>
</tr>
<tr>
<td>13.583</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C109[3][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_221_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.384, 12.413%; route: 9.381, 84.156%; tC2Q: 0.382, 3.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.647, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.617</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_92_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.197</td>
<td>4.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C117[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_92_s/I1</td>
</tr>
<tr>
<td>13.776</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C117[2][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_92_s/F</td>
</tr>
<tr>
<td>14.324</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C107[1][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/n183_s0/I0</td>
</tr>
<tr>
<td>14.903</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C107[1][B]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n183_s0/F</td>
</tr>
<tr>
<td>14.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C107[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_92_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.681</td>
<td>3.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C107[1][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_92_s0/CLK</td>
</tr>
<tr>
<td>13.617</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C107[1][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_92_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.705, 15.256%; route: 9.089, 81.322%; tC2Q: 0.382, 3.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.681, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.639</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.487</td>
<td>3.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/I1</td>
</tr>
<tr>
<td>7.776</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R44C108[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/F</td>
</tr>
<tr>
<td>11.483</td>
<td>3.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_6_s/I0</td>
</tr>
<tr>
<td>11.991</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C119[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_6_s/F</td>
</tr>
<tr>
<td>14.412</td>
<td>2.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[1][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/n561_s0/I0</td>
</tr>
<tr>
<td>14.919</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C87[1][B]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n561_s0/F</td>
</tr>
<tr>
<td>14.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.702</td>
<td>3.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[1][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_6_s0/CLK</td>
</tr>
<tr>
<td>13.639</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C87[1][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.304, 11.648%; route: 9.506, 84.934%; tC2Q: 0.382, 3.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.702, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_84_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.356</td>
<td>4.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C118[0][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_84_s/I1</td>
</tr>
<tr>
<td>13.934</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C118[0][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_84_s/F</td>
</tr>
<tr>
<td>14.354</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/n191_s2/I1</td>
</tr>
<tr>
<td>14.862</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n191_s2/F</td>
</tr>
<tr>
<td>14.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_84_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.656</td>
<td>3.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_84_s0/CLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C114[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_84_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.634, 14.672%; route: 9.119, 81.893%; tC2Q: 0.382, 3.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.656, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.333</td>
<td>4.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_61_s/I1</td>
</tr>
<tr>
<td>13.622</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C120[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_61_s/F</td>
</tr>
<tr>
<td>14.328</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C115[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/n21_s2/I1</td>
</tr>
<tr>
<td>14.836</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C115[1][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n21_s2/F</td>
</tr>
<tr>
<td>14.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C115[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_61_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.630</td>
<td>3.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C115[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_61_s0/CLK</td>
</tr>
<tr>
<td>13.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C115[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.097</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.344, 12.096%; route: 9.383, 84.460%; tC2Q: 0.382, 3.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.630, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_116_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.333</td>
<td>4.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C119[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_116_s/I1</td>
</tr>
<tr>
<td>13.622</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C119[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_116_s/F</td>
</tr>
<tr>
<td>14.276</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[2][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/n159_s2/I1</td>
</tr>
<tr>
<td>14.843</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C114[2][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n159_s2/F</td>
</tr>
<tr>
<td>14.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_116_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.656</td>
<td>3.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[2][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_116_s0/CLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C114[2][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_116_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.404, 12.628%; route: 9.330, 83.931%; tC2Q: 0.382, 3.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.656, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.639</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.487</td>
<td>3.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/I1</td>
</tr>
<tr>
<td>7.776</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R44C108[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/F</td>
</tr>
<tr>
<td>11.186</td>
<td>3.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_11_s/I0</td>
</tr>
<tr>
<td>11.733</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C122[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_11_s/F</td>
</tr>
<tr>
<td>14.382</td>
<td>2.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[2][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/n556_s0/I0</td>
</tr>
<tr>
<td>14.889</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C87[2][B]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n556_s0/F</td>
</tr>
<tr>
<td>14.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.702</td>
<td>3.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C87[2][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_11_s0/CLK</td>
</tr>
<tr>
<td>13.639</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C87[2][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.344, 12.038%; route: 9.436, 84.535%; tC2Q: 0.382, 3.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.702, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_100_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.197</td>
<td>4.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C117[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_100_s/I1</td>
</tr>
<tr>
<td>13.764</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C117[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_100_s/F</td>
</tr>
<tr>
<td>14.274</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/n175_s0/I0</td>
</tr>
<tr>
<td>14.853</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n175_s0/F</td>
</tr>
<tr>
<td>14.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_100_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.671</td>
<td>3.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_100_s0/CLK</td>
</tr>
<tr>
<td>13.608</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C108[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_100_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.694, 15.223%; route: 9.050, 81.339%; tC2Q: 0.382, 3.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.671, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.710</td>
<td>3.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>5.461</td>
<td>1.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>5.969</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>14.574</td>
<td>8.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL105[B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/TX3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.610</td>
<td>3.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL105[B]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>13.347</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL105[B]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 4.671%; route: 9.974, 91.808%; tC2Q: 0.382, 3.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.610, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.347</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.710</td>
<td>3.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>5.461</td>
<td>1.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>5.969</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>14.574</td>
<td>8.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL105[B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/TX2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.610</td>
<td>3.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL105[B]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>13.347</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL105[B]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 4.671%; route: 9.974, 91.808%; tC2Q: 0.382, 3.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.610, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.710</td>
<td>3.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>5.461</td>
<td>1.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>5.969</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>14.574</td>
<td>8.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL107[A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TX3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.612</td>
<td>3.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL107[A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>13.349</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL107[A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.098</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 4.671%; route: 9.974, 91.808%; tC2Q: 0.382, 3.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.612, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.710</td>
<td>3.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/CLK</td>
</tr>
<tr>
<td>4.093</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C49[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0/Q</td>
</tr>
<tr>
<td>5.461</td>
<td>1.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C22[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/I0</td>
</tr>
<tr>
<td>5.969</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R45C22[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2/F</td>
</tr>
<tr>
<td>14.574</td>
<td>8.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL107[A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/TX2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.612</td>
<td>3.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL107[A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>13.349</td>
<td>-0.263</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL107[A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.098</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 4.671%; route: 9.974, 91.808%; tC2Q: 0.382, 3.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.612, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_89_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.262</td>
<td>4.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C118[1][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_89_s/I1</td>
</tr>
<tr>
<td>13.829</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C118[1][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_89_s/F</td>
</tr>
<tr>
<td>14.249</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/n186_s2/I1</td>
</tr>
<tr>
<td>14.817</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][B]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n186_s2/F</td>
</tr>
<tr>
<td>14.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_89_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.656</td>
<td>3.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_89_s0/CLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C114[0][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_89_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.683, 15.171%; route: 9.025, 81.380%; tC2Q: 0.382, 3.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.656, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_253_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.333</td>
<td>4.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C119[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_253_s/I1</td>
</tr>
<tr>
<td>13.622</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C119[2][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_253_s/F</td>
</tr>
<tr>
<td>14.289</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C110[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/n408_s2/I1</td>
</tr>
<tr>
<td>14.797</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C110[1][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n408_s2/F</td>
</tr>
<tr>
<td>14.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C110[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_253_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.656</td>
<td>3.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C110[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_253_s0/CLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C110[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_253_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.344, 12.139%; route: 9.344, 84.406%; tC2Q: 0.382, 3.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.656, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.473</td>
<td>4.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C116[3][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_29_s/I1</td>
</tr>
<tr>
<td>14.021</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C116[3][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_29_s/F</td>
</tr>
<tr>
<td>14.193</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[0][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/n53_s2/I1</td>
</tr>
<tr>
<td>14.772</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C115[0][B]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n53_s2/F</td>
</tr>
<tr>
<td>14.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.647</td>
<td>3.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C115[0][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_29_s0/CLK</td>
</tr>
<tr>
<td>13.583</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C115[0][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.080</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 15.154%; route: 8.989, 81.383%; tC2Q: 0.382, 3.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.647, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>7.487</td>
<td>3.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C108[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/I1</td>
</tr>
<tr>
<td>7.776</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R44C108[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1/F</td>
</tr>
<tr>
<td>11.229</td>
<td>3.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C123[0][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_25_s/I0</td>
</tr>
<tr>
<td>11.737</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C123[0][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_25_s/F</td>
</tr>
<tr>
<td>14.477</td>
<td>2.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[0][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/n542_s2/I1</td>
</tr>
<tr>
<td>14.766</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C100[0][B]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n542_s2/F</td>
</tr>
<tr>
<td>14.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.666</td>
<td>3.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C100[0][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_25_s0/CLK</td>
</tr>
<tr>
<td>13.602</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C100[0][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_addr_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.085, 9.829%; route: 9.571, 86.706%; tC2Q: 0.382, 3.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.666, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_101_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.197</td>
<td>4.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C117[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_101_s/I1</td>
</tr>
<tr>
<td>13.744</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C117[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_101_s/F</td>
</tr>
<tr>
<td>14.254</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/n174_s0/I0</td>
</tr>
<tr>
<td>14.762</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][B]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n174_s0/F</td>
</tr>
<tr>
<td>14.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_101_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.671</td>
<td>3.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_101_s0/CLK</td>
</tr>
<tr>
<td>13.608</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C108[1][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_101_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.056</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.602, 14.522%; route: 9.050, 82.012%; tC2Q: 0.382, 3.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.671, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_57_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.333</td>
<td>4.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C119[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_57_s/I1</td>
</tr>
<tr>
<td>13.652</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C119[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_57_s/F</td>
</tr>
<tr>
<td>14.187</td>
<td>0.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C115[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/n25_s2/I1</td>
</tr>
<tr>
<td>14.694</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C115[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n25_s2/F</td>
</tr>
<tr>
<td>14.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C115[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_57_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.630</td>
<td>3.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C115[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_57_s0/CLK</td>
</tr>
<tr>
<td>13.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C115[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_57_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.097</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.374, 12.526%; route: 9.211, 83.987%; tC2Q: 0.382, 3.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.630, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.727</td>
<td>3.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>4.109</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>8.244</td>
<td>4.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[3][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/I3</td>
</tr>
<tr>
<td>8.792</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>R45C125[3][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1/F</td>
</tr>
<tr>
<td>13.192</td>
<td>4.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_4_s/I1</td>
</tr>
<tr>
<td>13.771</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C116[2][B]</td>
<td style=" background: #97FFFF;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_4_s/F</td>
</tr>
<tr>
<td>14.152</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[2][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/n78_s0/I0</td>
</tr>
<tr>
<td>14.731</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C114[2][B]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/n78_s0/F</td>
</tr>
<tr>
<td>14.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.685</td>
<td>3.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[2][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>13.621</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C114[2][B]</td>
<td>AHBDMA/u_ddr3/gw3_top/gwmc_app_wdf_wdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.705, 15.495%; route: 8.916, 81.029%; tC2Q: 0.382, 3.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.685, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.440</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C126[1][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s1/CLK</td>
</tr>
<tr>
<td>1.584</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C126[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s1/Q</td>
</tr>
<tr>
<td>1.773</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.586</td>
<td>2.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[0][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1/CLK</td>
</tr>
<tr>
<td>2.621</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1</td>
</tr>
<tr>
<td>2.568</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C125[0][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.146</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.440, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.586, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s1/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C126[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s1/Q</td>
</tr>
<tr>
<td>1.810</td>
<td>0.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.588</td>
<td>2.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[1][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1/CLK</td>
</tr>
<tr>
<td>2.623</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1</td>
</tr>
<tr>
<td>2.570</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C125[1][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.150</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.228, 61.290%; tC2Q: 0.144, 38.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.588, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.432</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s1/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C124[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s1/Q</td>
</tr>
<tr>
<td>1.911</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.594</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1</td>
</tr>
<tr>
<td>2.642</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C123[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.594, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.428</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s1/CLK</td>
</tr>
<tr>
<td>1.572</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C124[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.596</td>
<td>2.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1/CLK</td>
</tr>
<tr>
<td>2.631</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1</td>
</tr>
<tr>
<td>2.644</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C123[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.341, 70.309%; tC2Q: 0.144, 29.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.596, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C126[0][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s1/CLK</td>
</tr>
<tr>
<td>1.580</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R58C126[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s1/Q</td>
</tr>
<tr>
<td>1.844</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.588</td>
<td>2.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[1][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1/CLK</td>
</tr>
<tr>
<td>2.623</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1</td>
</tr>
<tr>
<td>2.570</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C125[1][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 64.706%; tC2Q: 0.144, 35.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.588, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C124[1][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s1/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C124[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s1/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.596</td>
<td>2.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1/CLK</td>
</tr>
<tr>
<td>2.631</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1</td>
</tr>
<tr>
<td>2.644</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 72.201%; tC2Q: 0.144, 27.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.596, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C127[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s1/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C127[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s1/Q</td>
</tr>
<tr>
<td>1.952</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C126[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.592</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C126[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1/CLK</td>
</tr>
<tr>
<td>2.627</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1</td>
</tr>
<tr>
<td>2.640</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C126[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.374, 72.201%; tC2Q: 0.144, 27.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.592, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.431</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C125[1][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C125[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.592</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[1][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1/CLK</td>
</tr>
<tr>
<td>2.627</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1</td>
</tr>
<tr>
<td>2.640</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C124[1][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.434, 75.087%; tC2Q: 0.144, 24.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.592, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.605</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.581</td>
<td>2.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.725</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R60C125[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0/Q</td>
</tr>
<tr>
<td>2.834</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.568</td>
<td>2.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>2.605</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.109, 43.083%; tC2Q: 0.144, 56.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.568, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.601</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.581</td>
<td>2.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>2.725</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R60C125[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0/Q</td>
</tr>
<tr>
<td>2.838</td>
<td>0.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s/ADA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.564</td>
<td>2.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>2.601</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.581, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.113, 43.969%; tC2Q: 0.144, 56.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.564, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.743</td>
<td>2.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C85[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.884</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R67C85[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1/Q</td>
</tr>
<tr>
<td>2.890</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C85[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/n56_s2/I1</td>
</tr>
<tr>
<td>3.043</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C85[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/n56_s2/F</td>
</tr>
<tr>
<td>3.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C85[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.743</td>
<td>2.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C85[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C85[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.631%; route: 2.067, 75.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.631%; route: 2.067, 75.369%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.738</td>
<td>2.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C85[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>2.879</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R66C85[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/Q</td>
</tr>
<tr>
<td>2.885</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C85[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/n45_s3/I0</td>
</tr>
<tr>
<td>3.038</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C85[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/n45_s3/F</td>
</tr>
<tr>
<td>3.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C85[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.738</td>
<td>2.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C85[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>2.763</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C85[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.667%; route: 2.063, 75.333%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.667%; route: 2.063, 75.333%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.750</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C86[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.891</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R68C86[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C86[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/n298_s3/I0</td>
</tr>
<tr>
<td>3.050</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C86[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/n298_s3/F</td>
</tr>
<tr>
<td>3.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C86[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.750</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C86[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.776</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C86[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.559%; route: 2.075, 75.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.559%; route: 2.075, 75.441%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[1][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>2.913</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R60C132[1][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C132[1][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/I0</td>
</tr>
<tr>
<td>3.072</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C132[1][A]</td>
<td style=" background: #97FFFF;">AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/F</td>
</tr>
<tr>
<td>3.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C132[1][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[1][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>2.797</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C132[1][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.782</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.757</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>2.898</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R54C132[0][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C132[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/n72_s1/I2</td>
</tr>
<tr>
<td>3.057</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C132[0][A]</td>
<td style=" background: #97FFFF;">AHBDI/CAM/i2c_config_m0/n72_s1/F</td>
</tr>
<tr>
<td>3.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C132[0][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/lut_index_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.757</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>2.782</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C132[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.499%; route: 2.082, 75.501%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.499%; route: 2.082, 75.501%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDO/vga_timing_m0/vs_reg_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDO/vga_timing_m0/vs_reg_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R[3]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.420</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C130[0][A]</td>
<td>AHBDO/vga_timing_m0/vs_reg_s1/CLK</td>
</tr>
<tr>
<td>1.561</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R45C130[0][A]</td>
<td style=" font-weight:bold;">AHBDO/vga_timing_m0/vs_reg_s1/Q</td>
</tr>
<tr>
<td>1.567</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C130[0][A]</td>
<td>AHBDO/vga_timing_m0/n243_s1/I2</td>
</tr>
<tr>
<td>1.720</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C130[0][A]</td>
<td style=" background: #97FFFF;">AHBDO/vga_timing_m0/n243_s1/F</td>
</tr>
<tr>
<td>1.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C130[0][A]</td>
<td style=" font-weight:bold;">AHBDO/vga_timing_m0/vs_reg_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R[3]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>1.420</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C130[0][A]</td>
<td>AHBDO/vga_timing_m0/vs_reg_s1/CLK</td>
</tr>
<tr>
<td>1.445</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C130[0][A]</td>
<td>AHBDO/vga_timing_m0/vs_reg_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_7_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.419</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C48[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_7_s4/CLK</td>
</tr>
<tr>
<td>1.560</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R62C48[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_7_s4/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C48[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n3939_s3/I1</td>
</tr>
<tr>
<td>1.719</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C48[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n3939_s3/F</td>
</tr>
<tr>
<td>1.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C48[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_7_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.419</td>
<td>1.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C48[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_7_s4/CLK</td>
</tr>
<tr>
<td>1.444</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C48[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.419, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.419, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_2_s27</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_2_s27</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_2_s27/CLK</td>
</tr>
<tr>
<td>1.564</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R62C51[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_2_s27/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C51[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n3607_s4/I1</td>
</tr>
<tr>
<td>1.723</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C51[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n3607_s4/F</td>
</tr>
<tr>
<td>1.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C51[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_2_s27/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C51[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_2_s27/CLK</td>
</tr>
<tr>
<td>1.448</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C51[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_2_s27</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.428</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.403</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C54[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_4_s3/CLK</td>
</tr>
<tr>
<td>1.544</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R66C54[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_4_s3/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C54[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n3530_s3/I1</td>
</tr>
<tr>
<td>1.703</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C54[1][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n3530_s3/F</td>
</tr>
<tr>
<td>1.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C54[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.403</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C54[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_4_s3/CLK</td>
</tr>
<tr>
<td>1.428</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C54[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.408</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C55[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_5_s4/CLK</td>
</tr>
<tr>
<td>1.549</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R65C55[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_5_s4/Q</td>
</tr>
<tr>
<td>1.555</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C55[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n3529_s3/I1</td>
</tr>
<tr>
<td>1.708</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C55[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n3529_s3/F</td>
</tr>
<tr>
<td>1.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C55[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_5_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.408</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C55[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_5_s4/CLK</td>
</tr>
<tr>
<td>1.433</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C55[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_0_s27</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_0_s27</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C55[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_0_s27/CLK</td>
</tr>
<tr>
<td>1.559</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R63C55[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_0_s27/Q</td>
</tr>
<tr>
<td>1.565</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C55[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n2787_s4/I1</td>
</tr>
<tr>
<td>1.718</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C55[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n2787_s4/F</td>
</tr>
<tr>
<td>1.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C55[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_0_s27/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.418</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C55[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_0_s27/CLK</td>
</tr>
<tr>
<td>1.443</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C55[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_0_s27</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/filter_first_burst_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/filter_first_burst_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C58[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/filter_first_burst_s4/CLK</td>
</tr>
<tr>
<td>1.548</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R67C58[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/filter_first_burst_s4/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C58[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n2264_s4/I0</td>
</tr>
<tr>
<td>1.707</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C58[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n2264_s4/F</td>
</tr>
<tr>
<td>1.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C58[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/filter_first_burst_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.407</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C58[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/filter_first_burst_s4/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C58[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/filter_first_burst_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_1_s3/CLK</td>
</tr>
<tr>
<td>1.564</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R62C57[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_1_s3/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C57[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1813_s3/I2</td>
</tr>
<tr>
<td>1.723</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C57[1][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1813_s3/F</td>
</tr>
<tr>
<td>1.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C57[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_1_s3/CLK</td>
</tr>
<tr>
<td>1.448</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C57[1][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_0_s4/CLK</td>
</tr>
<tr>
<td>1.564</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R62C57[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_0_s4/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1763_s3/I0</td>
</tr>
<tr>
<td>1.723</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1763_s3/F</td>
</tr>
<tr>
<td>1.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_0_s4/CLK</td>
</tr>
<tr>
<td>1.448</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C57[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C67[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_3_s4/CLK</td>
</tr>
<tr>
<td>1.564</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R62C67[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_3_s4/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C67[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1745_s4/I1</td>
</tr>
<tr>
<td>1.723</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C67[0][A]</td>
<td style=" background: #97FFFF;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1745_s4/F</td>
</tr>
<tr>
<td>1.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C67[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.423</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C67[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_3_s4/CLK</td>
</tr>
<tr>
<td>1.448</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C67[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>6.238</td>
<td>6.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C124[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>6.606</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R62C124[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C124[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.343</td>
<td>3.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C124[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>8.016</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C124[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.895</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.238, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 49.658%; tC2Q: 0.368, 50.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.343, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>6.238</td>
<td>6.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C124[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>6.606</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R62C124[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C124[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.343</td>
<td>3.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C124[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>8.308</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>8.016</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C124[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.895</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.238, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 49.658%; tC2Q: 0.368, 50.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.343, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.343</td>
<td>3.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C124[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.786</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R59C124[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>12.483</td>
<td>3.697</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[29][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.663</td>
<td>3.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s/CLKB</td>
</tr>
<tr>
<td>13.583</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.697, 89.312%; tC2Q: 0.442, 10.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.663, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>177</td>
<td>PLL_R[3]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.090</td>
<td>3.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.532</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R62C117[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>15.347</td>
<td>4.815</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[19][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R[3]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.145</td>
<td>3.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[19][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>17.065</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[19][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.356, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.815, 91.583%; tC2Q: 0.442, 8.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.677, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.343</td>
<td>3.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C124[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.786</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R59C124[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.854</td>
<td>3.069</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_5_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.654</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>13.574</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.069, 87.398%; tC2Q: 0.442, 12.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.343</td>
<td>3.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C124[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.786</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R59C124[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.828</td>
<td>3.043</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.654</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>13.574</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.043, 87.303%; tC2Q: 0.442, 12.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.343</td>
<td>3.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C124[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.786</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R59C124[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.736</td>
<td>2.950</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[27][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.645</td>
<td>3.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/CLKB</td>
</tr>
<tr>
<td>13.565</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[27][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.950, 86.957%; tC2Q: 0.442, 13.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.645, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.343</td>
<td>3.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C124[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.786</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R59C124[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.666</td>
<td>2.880</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[23][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.663</td>
<td>3.663</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[23][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>13.583</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[23][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/gowin_add_SDPB_Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.880, 86.682%; tC2Q: 0.442, 13.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.663, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>177</td>
<td>PLL_R[3]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.090</td>
<td>3.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.532</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R62C117[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>15.112</td>
<td>4.580</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[21][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_4_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R[3]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.126</td>
<td>3.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[21][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.356, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.580, 91.190%; tC2Q: 0.442, 8.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.658, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.343</td>
<td>3.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C124[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.786</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R59C124[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.602</td>
<td>2.816</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[25][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.645</td>
<td>3.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>13.565</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.816, 86.421%; tC2Q: 0.442, 13.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.645, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.330</td>
<td>3.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C120[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.773</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>34</td>
<td>R62C120[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>11.264</td>
<td>2.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C119[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.661</td>
<td>3.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C119[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>13.314</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C119[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.330, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.491, 84.917%; tC2Q: 0.442, 15.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.661, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.056</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>177</td>
<td>PLL_R[3]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.090</td>
<td>3.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.532</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R62C117[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.827</td>
<td>4.295</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[20]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R[3]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.136</td>
<td>3.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>17.056</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[20]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.356, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.295, 90.660%; tC2Q: 0.442, 9.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.668, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_vin_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.739</td>
<td>5.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[3][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R59C126[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.649</td>
<td>2.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C127[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>16.233</td>
<td>6.233</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C127[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s1/CLK</td>
</tr>
<tr>
<td>15.886</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C127[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.739, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.468, 84.794%; tC2Q: 0.442, 15.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.233, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.343</td>
<td>3.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C124[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.786</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R59C124[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.316</td>
<td>2.530</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[27][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.654</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>13.574</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.530, 85.114%; tC2Q: 0.442, 14.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_vin_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.739</td>
<td>5.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[3][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R59C126[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.608</td>
<td>2.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C123[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>16.265</td>
<td>6.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1/CLK</td>
</tr>
<tr>
<td>15.917</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C123[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.739, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.426, 84.575%; tC2Q: 0.442, 15.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.265, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.046</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/gowin_add_SDPB_Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>177</td>
<td>PLL_R[3]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.090</td>
<td>3.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.532</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R62C117[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.592</td>
<td>4.060</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/gowin_add_SDPB_Small.mem_Small.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R[3]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.126</td>
<td>3.658</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/gowin_add_SDPB_Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>17.046</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/gowin_add_SDPB_Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.356, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.060, 90.172%; tC2Q: 0.442, 9.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.658, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.056</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_74_25:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_74_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>177</td>
<td>PLL_R[3]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>10.090</td>
<td>3.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C117[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.532</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R62C117[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.592</td>
<td>4.060</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R28[22]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_5_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_74_25</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R[3]</td>
<td>u_tmds_pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>17.136</td>
<td>3.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[22]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>17.056</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[22]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.356, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.060, 90.172%; tC2Q: 0.442, 9.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.668, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.343</td>
<td>3.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C124[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.786</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>63</td>
<td>R59C124[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.073</td>
<td>2.287</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.654</td>
<td>3.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>13.574</td>
<td>-0.080</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.287, 83.791%; tC2Q: 0.442, 16.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.654, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_vin_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.739</td>
<td>5.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[3][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R59C126[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.364</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C125[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>16.214</td>
<td>6.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C125[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>15.867</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C125[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.739, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.183, 83.147%; tC2Q: 0.442, 16.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.214, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_vin_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.739</td>
<td>5.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[3][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R59C126[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.364</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C125[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>16.214</td>
<td>6.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C125[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>15.867</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C125[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.739, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.183, 83.147%; tC2Q: 0.442, 16.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.214, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_vin_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.739</td>
<td>5.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[3][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R59C126[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.364</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C125[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>16.214</td>
<td>6.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C125[1][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0/CLK</td>
</tr>
<tr>
<td>15.867</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C125[1][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.739, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.183, 83.147%; tC2Q: 0.442, 16.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.214, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_vin_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.739</td>
<td>5.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[3][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R59C126[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.363</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C125[2][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>16.212</td>
<td>6.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C125[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>15.865</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C125[2][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.474</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.739, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.181, 83.135%; tC2Q: 0.442, 16.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.213, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_vin_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.739</td>
<td>5.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[3][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R59C126[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.363</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C125[1][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>16.212</td>
<td>6.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C125[1][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_7_s0/CLK</td>
</tr>
<tr>
<td>15.865</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C125[1][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.474</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.739, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.181, 83.135%; tC2Q: 0.442, 16.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.213, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_vin_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.739</td>
<td>5.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[3][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R59C126[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.363</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C125[2][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>16.212</td>
<td>6.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C125[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_8_s0/CLK</td>
</tr>
<tr>
<td>15.865</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C125[2][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.474</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.739, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.181, 83.135%; tC2Q: 0.442, 16.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.213, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_vin_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.739</td>
<td>5.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C126[3][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>11.181</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R59C126[3][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>13.363</td>
<td>2.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C125[1][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>16.212</td>
<td>6.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C125[1][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_10_s0/CLK</td>
</tr>
<tr>
<td>15.865</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C125[1][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.474</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.739, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.181, 83.135%; tC2Q: 0.442, 16.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.213, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2.755</td>
<td>1.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C114[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.585</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C114[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0/CLK</td>
</tr>
<tr>
<td>2.620</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0</td>
</tr>
<tr>
<td>2.567</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C114[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.181, 89.132%; tC2Q: 0.144, 10.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.181</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C140[0][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.774</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C140[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_4_s0/CLK</td>
</tr>
<tr>
<td>2.721</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C140[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 64.792%; tC2Q: 0.144, 35.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.351%; route: 2.099, 75.649%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.193</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C137[0][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.775</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C137[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>2.722</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C137[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 65.796%; tC2Q: 0.144, 34.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.340%; route: 2.100, 75.660%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[0][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/lut_index_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.779</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>2.726</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C132[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 67.857%; tC2Q: 0.144, 32.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.305%; route: 2.104, 75.695%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/lut_index_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.779</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[2][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>2.726</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C132[2][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 67.857%; tC2Q: 0.144, 32.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.305%; route: 2.104, 75.695%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/lut_index_4_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.779</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>2.726</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C132[1][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 67.857%; tC2Q: 0.144, 32.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.305%; route: 2.104, 75.695%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][B]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/lut_index_6_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.779</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][B]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>2.726</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C132[1][B]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 67.857%; tC2Q: 0.144, 32.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.305%; route: 2.104, 75.695%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.320</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[0][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/lut_index_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.775</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>2.722</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C133[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.404, 73.723%; tC2Q: 0.144, 26.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.340%; route: 2.100, 75.660%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.320</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[3][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.775</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[3][A]</td>
<td>AHBDI/CAM/i2c_config_m0/state_0_s0/CLK</td>
</tr>
<tr>
<td>2.722</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C133[3][A]</td>
<td>AHBDI/CAM/i2c_config_m0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.404, 73.723%; tC2Q: 0.144, 26.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.340%; route: 2.100, 75.660%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.342</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C136[0][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.776</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C136[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>2.723</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C136[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 74.737%; tC2Q: 0.144, 25.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.336%; route: 2.100, 75.664%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/stop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.375</td>
<td>0.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C138[1][B]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/stop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C138[1][B]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/stop_s1/CLK</td>
</tr>
<tr>
<td>2.719</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C138[1][B]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/stop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.459, 76.119%; tC2Q: 0.144, 23.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.438</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C136[0][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.779</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C136[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/state_0_s1/CLK</td>
</tr>
<tr>
<td>2.726</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C136[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.522, 78.378%; tC2Q: 0.144, 21.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.305%; route: 2.104, 75.695%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.457</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C136[3][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.746</td>
<td>2.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C136[3][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
<tr>
<td>2.693</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C136[3][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.541, 78.978%; tC2Q: 0.144, 21.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.604%; route: 2.070, 75.396%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.491</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[1][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/lut_index_5_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.757</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[1][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_5_s2/CLK</td>
</tr>
<tr>
<td>2.704</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C132[1][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 79.972%; tC2Q: 0.144, 20.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.499%; route: 2.082, 75.501%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.491</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[0][B]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/lut_index_7_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.757</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[0][B]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>2.704</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C132[0][B]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 79.972%; tC2Q: 0.144, 20.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.499%; route: 2.082, 75.501%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.704</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.491</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[0][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/lut_index_9_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.757</td>
<td>2.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>2.704</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C132[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 79.972%; tC2Q: 0.144, 20.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.499%; route: 2.082, 75.501%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>1.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C114[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.563</td>
<td>2.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C114[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
<tr>
<td>2.545</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C114[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.803, 92.604%; tC2Q: 0.144, 7.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.563, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>1.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C114[0][B]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>2.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C114[0][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>2.589</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
<tr>
<td>2.536</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C114[0][B]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.803, 92.604%; tC2Q: 0.144, 7.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.554, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.377</td>
<td>1.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C114[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>2.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C114[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>2.589</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
<tr>
<td>2.536</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C114[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.124</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.803, 92.604%; tC2Q: 0.144, 7.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.554, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/ack_in_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.587</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[1][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/ack_in_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.761</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[1][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/ack_in_s0/CLK</td>
</tr>
<tr>
<td>2.708</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C137[1][A]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/ack_in_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.671, 82.331%; tC2Q: 0.144, 17.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.461%; route: 2.086, 75.539%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.587</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[1][B]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.761</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[1][B]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
<tr>
<td>2.708</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C137[1][B]</td>
<td>AHBDI/CAM/i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.671, 82.331%; tC2Q: 0.144, 17.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.461%; route: 2.086, 75.539%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.591</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C133[0][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/lut_index_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.753</td>
<td>2.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C133[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>2.700</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C133[0][A]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.675, 82.418%; tC2Q: 0.144, 17.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.535%; route: 2.078, 75.465%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.591</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C133[1][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/state_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.753</td>
<td>2.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C133[1][A]</td>
<td>AHBDI/CAM/i2c_config_m0/state_1_s2/CLK</td>
</tr>
<tr>
<td>2.700</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C133[1][A]</td>
<td>AHBDI/CAM/i2c_config_m0/state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.675, 82.418%; tC2Q: 0.144, 17.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.535%; route: 2.078, 75.465%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDI/CAM/cmos_start_config_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.772</td>
<td>2.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>AHBDI/CAM/cmos_start_config_s1/CLK</td>
</tr>
<tr>
<td>2.916</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">AHBDI/CAM/cmos_start_config_s1/Q</td>
</tr>
<tr>
<td>3.591</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C133[2][B]</td>
<td style=" font-weight:bold;">AHBDI/CAM/i2c_config_m0/lut_index_8_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>200</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.753</td>
<td>2.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C133[2][B]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>2.700</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C133[2][B]</td>
<td>AHBDI/CAM/i2c_config_m0/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 24.366%; route: 2.097, 75.634%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.675, 82.418%; tC2Q: 0.144, 17.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.535%; route: 2.078, 75.465%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_vin_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>6020</td>
<td>LEFTSIDE[4]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[0][A]</td>
<td>AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>414</td>
<td>R60C71[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>3.473</td>
<td>1.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C115[0][A]</td>
<td style=" font-weight:bold;">AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_vin_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R66C113[1][A]</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>2.567</td>
<td>2.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C115[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
<tr>
<td>2.549</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C115[0][A]</td>
<td>AHBDMA/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.899, 92.952%; tC2Q: 0.144, 7.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.567, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.507</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_d1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.457</td>
<td>6.775</td>
<td>tNET</td>
<td>RR</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_d1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>3.618</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.951</td>
<td>3.333</td>
<td>tNET</td>
<td>FF</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_d1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.707</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.457</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/hblank_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.405</td>
<td>6.722</td>
<td>tNET</td>
<td>RR</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/hblank_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>3.618</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.948</td>
<td>3.331</td>
<td>tNET</td>
<td>FF</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/hblank_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.704</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.454</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.389</td>
<td>6.707</td>
<td>tNET</td>
<td>RR</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>3.618</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.936</td>
<td>3.318</td>
<td>tNET</td>
<td>FF</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.704</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.454</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.389</td>
<td>6.707</td>
<td>tNET</td>
<td>RR</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>3.618</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.936</td>
<td>3.318</td>
<td>tNET</td>
<td>FF</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.704</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.454</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.389</td>
<td>6.707</td>
<td>tNET</td>
<td>RR</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>3.618</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.936</td>
<td>3.318</td>
<td>tNET</td>
<td>FF</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.704</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.454</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.389</td>
<td>6.707</td>
<td>tNET</td>
<td>RR</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>3.618</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.936</td>
<td>3.318</td>
<td>tNET</td>
<td>FF</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.704</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.454</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.389</td>
<td>6.707</td>
<td>tNET</td>
<td>RR</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>3.618</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.936</td>
<td>3.318</td>
<td>tNET</td>
<td>FF</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.702</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.452</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.383</td>
<td>6.701</td>
<td>tNET</td>
<td>RR</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>3.618</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.932</td>
<td>3.314</td>
<td>tNET</td>
<td>FF</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/de_o_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.698</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.448</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.380</td>
<td>6.698</td>
<td>tNET</td>
<td>RR</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>3.618</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.932</td>
<td>3.314</td>
<td>tNET</td>
<td>FF</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_i_d0_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.698</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>-0.448</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_o_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.380</td>
<td>6.698</td>
<td>tNET</td>
<td>RR</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_o_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>3.618</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>6.932</td>
<td>3.314</td>
<td>tNET</td>
<td>FF</td>
<td>AHBDI/CAM/cmos_8_16bit_m0/pdata_o_15_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>6020</td>
<td>dma_clk</td>
<td>-1.405</td>
<td>3.756</td>
</tr>
<tr>
<td>414</td>
<td>init_calib_complete</td>
<td>-1.405</td>
<td>6.060</td>
</tr>
<tr>
<td>345</td>
<td>eye_calib_start_rr</td>
<td>3.059</td>
<td>5.931</td>
</tr>
<tr>
<td>337</td>
<td>ddr_init_internal_rr</td>
<td>1.950</td>
<td>7.053</td>
</tr>
<tr>
<td>322</td>
<td>eye_calib_start_rr[0]</td>
<td>3.897</td>
<td>5.266</td>
</tr>
<tr>
<td>292</td>
<td>dqsts1</td>
<td>2.193</td>
<td>5.329</td>
</tr>
<tr>
<td>291</td>
<td>dqs_reg</td>
<td>4.637</td>
<td>4.349</td>
</tr>
<tr>
<td>284</td>
<td>next_state.ST_IFF0_WRITE_DDR</td>
<td>-1.405</td>
<td>4.892</td>
</tr>
<tr>
<td>268</td>
<td>n64_5</td>
<td>-1.213</td>
<td>3.974</td>
</tr>
<tr>
<td>257</td>
<td>phy_rddata_valid_d1</td>
<td>4.190</td>
<td>4.788</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R52C95</td>
<td>73.61%</td>
</tr>
<tr>
<td>R62C81</td>
<td>69.44%</td>
</tr>
<tr>
<td>R63C58</td>
<td>69.44%</td>
</tr>
<tr>
<td>R63C65</td>
<td>69.44%</td>
</tr>
<tr>
<td>R53C95</td>
<td>68.06%</td>
</tr>
<tr>
<td>R54C133</td>
<td>68.06%</td>
</tr>
<tr>
<td>R61C81</td>
<td>68.06%</td>
</tr>
<tr>
<td>R62C70</td>
<td>68.06%</td>
</tr>
<tr>
<td>R63C62</td>
<td>66.67%</td>
</tr>
<tr>
<td>R47C95</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 5.88 -waveform {0 2.94} [get_ports {cmos_pclk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_vsync -period 10000 -waveform {0 5000} [get_ports {cmos_vsync}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name mem_clk -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 8 [get_nets {memory_clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_74_25 -source [get_ports {clk}] -master_clock clk -divide_by 200 -multiply_by 297 [get_nets {video_clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_x1 -source [get_nets {memory_clk}] -master_clock mem_clk -divide_by 4 -multiply_by 1 [get_pins {AHBDMA/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous </td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
