// Seed: 165760172
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  reg   id_3;
  logic id_4;
  assign id_4 = id_1;
  assign id_4 = 1'b0;
  always @(*) id_3 <= 1;
endmodule
