static inline void spi_enable_chip(struct rockchip_spi *rs, int enable)\r\n{\r\nwritel_relaxed((enable ? 1 : 0), rs->regs + ROCKCHIP_SPI_SSIENR);\r\n}\r\nstatic inline void spi_set_clk(struct rockchip_spi *rs, u16 div)\r\n{\r\nwritel_relaxed(div, rs->regs + ROCKCHIP_SPI_BAUDR);\r\n}\r\nstatic inline void flush_fifo(struct rockchip_spi *rs)\r\n{\r\nwhile (readl_relaxed(rs->regs + ROCKCHIP_SPI_RXFLR))\r\nreadl_relaxed(rs->regs + ROCKCHIP_SPI_RXDR);\r\n}\r\nstatic inline void wait_for_idle(struct rockchip_spi *rs)\r\n{\r\nunsigned long timeout = jiffies + msecs_to_jiffies(5);\r\ndo {\r\nif (!(readl_relaxed(rs->regs + ROCKCHIP_SPI_SR) & SR_BUSY))\r\nreturn;\r\n} while (!time_after(jiffies, timeout));\r\ndev_warn(rs->dev, "spi controller is in busy state!\n");\r\n}\r\nstatic u32 get_fifo_len(struct rockchip_spi *rs)\r\n{\r\nu32 fifo;\r\nfor (fifo = 2; fifo < 32; fifo++) {\r\nwritel_relaxed(fifo, rs->regs + ROCKCHIP_SPI_TXFTLR);\r\nif (fifo != readl_relaxed(rs->regs + ROCKCHIP_SPI_TXFTLR))\r\nbreak;\r\n}\r\nwritel_relaxed(0, rs->regs + ROCKCHIP_SPI_TXFTLR);\r\nreturn (fifo == 31) ? 0 : fifo;\r\n}\r\nstatic inline u32 tx_max(struct rockchip_spi *rs)\r\n{\r\nu32 tx_left, tx_room;\r\ntx_left = (rs->tx_end - rs->tx) / rs->n_bytes;\r\ntx_room = rs->fifo_len - readl_relaxed(rs->regs + ROCKCHIP_SPI_TXFLR);\r\nreturn min(tx_left, tx_room);\r\n}\r\nstatic inline u32 rx_max(struct rockchip_spi *rs)\r\n{\r\nu32 rx_left = (rs->rx_end - rs->rx) / rs->n_bytes;\r\nu32 rx_room = (u32)readl_relaxed(rs->regs + ROCKCHIP_SPI_RXFLR);\r\nreturn min(rx_left, rx_room);\r\n}\r\nstatic void rockchip_spi_set_cs(struct spi_device *spi, bool enable)\r\n{\r\nu32 ser;\r\nstruct spi_master *master = spi->master;\r\nstruct rockchip_spi *rs = spi_master_get_devdata(master);\r\npm_runtime_get_sync(rs->dev);\r\nser = readl_relaxed(rs->regs + ROCKCHIP_SPI_SER) & SER_MASK;\r\nif (!enable)\r\nser |= 1 << spi->chip_select;\r\nelse\r\nser &= ~(1 << spi->chip_select);\r\nwritel_relaxed(ser, rs->regs + ROCKCHIP_SPI_SER);\r\npm_runtime_put_sync(rs->dev);\r\n}\r\nstatic int rockchip_spi_prepare_message(struct spi_master *master,\r\nstruct spi_message *msg)\r\n{\r\nstruct rockchip_spi *rs = spi_master_get_devdata(master);\r\nstruct spi_device *spi = msg->spi;\r\nrs->mode = spi->mode;\r\nreturn 0;\r\n}\r\nstatic void rockchip_spi_handle_err(struct spi_master *master,\r\nstruct spi_message *msg)\r\n{\r\nunsigned long flags;\r\nstruct rockchip_spi *rs = spi_master_get_devdata(master);\r\nspin_lock_irqsave(&rs->lock, flags);\r\nif (rs->use_dma) {\r\nif (rs->state & RXBUSY) {\r\ndmaengine_terminate_async(rs->dma_rx.ch);\r\nflush_fifo(rs);\r\n}\r\nif (rs->state & TXBUSY)\r\ndmaengine_terminate_async(rs->dma_tx.ch);\r\n}\r\nspin_unlock_irqrestore(&rs->lock, flags);\r\n}\r\nstatic int rockchip_spi_unprepare_message(struct spi_master *master,\r\nstruct spi_message *msg)\r\n{\r\nstruct rockchip_spi *rs = spi_master_get_devdata(master);\r\nspi_enable_chip(rs, 0);\r\nreturn 0;\r\n}\r\nstatic void rockchip_spi_pio_writer(struct rockchip_spi *rs)\r\n{\r\nu32 max = tx_max(rs);\r\nu32 txw = 0;\r\nwhile (max--) {\r\nif (rs->n_bytes == 1)\r\ntxw = *(u8 *)(rs->tx);\r\nelse\r\ntxw = *(u16 *)(rs->tx);\r\nwritel_relaxed(txw, rs->regs + ROCKCHIP_SPI_TXDR);\r\nrs->tx += rs->n_bytes;\r\n}\r\n}\r\nstatic void rockchip_spi_pio_reader(struct rockchip_spi *rs)\r\n{\r\nu32 max = rx_max(rs);\r\nu32 rxw;\r\nwhile (max--) {\r\nrxw = readl_relaxed(rs->regs + ROCKCHIP_SPI_RXDR);\r\nif (rs->n_bytes == 1)\r\n*(u8 *)(rs->rx) = (u8)rxw;\r\nelse\r\n*(u16 *)(rs->rx) = (u16)rxw;\r\nrs->rx += rs->n_bytes;\r\n}\r\n}\r\nstatic int rockchip_spi_pio_transfer(struct rockchip_spi *rs)\r\n{\r\nint remain = 0;\r\ndo {\r\nif (rs->tx) {\r\nremain = rs->tx_end - rs->tx;\r\nrockchip_spi_pio_writer(rs);\r\n}\r\nif (rs->rx) {\r\nremain = rs->rx_end - rs->rx;\r\nrockchip_spi_pio_reader(rs);\r\n}\r\ncpu_relax();\r\n} while (remain);\r\nif (rs->tx)\r\nwait_for_idle(rs);\r\nspi_enable_chip(rs, 0);\r\nreturn 0;\r\n}\r\nstatic void rockchip_spi_dma_rxcb(void *data)\r\n{\r\nunsigned long flags;\r\nstruct rockchip_spi *rs = data;\r\nspin_lock_irqsave(&rs->lock, flags);\r\nrs->state &= ~RXBUSY;\r\nif (!(rs->state & TXBUSY)) {\r\nspi_enable_chip(rs, 0);\r\nspi_finalize_current_transfer(rs->master);\r\n}\r\nspin_unlock_irqrestore(&rs->lock, flags);\r\n}\r\nstatic void rockchip_spi_dma_txcb(void *data)\r\n{\r\nunsigned long flags;\r\nstruct rockchip_spi *rs = data;\r\nwait_for_idle(rs);\r\nspin_lock_irqsave(&rs->lock, flags);\r\nrs->state &= ~TXBUSY;\r\nif (!(rs->state & RXBUSY)) {\r\nspi_enable_chip(rs, 0);\r\nspi_finalize_current_transfer(rs->master);\r\n}\r\nspin_unlock_irqrestore(&rs->lock, flags);\r\n}\r\nstatic int rockchip_spi_prepare_dma(struct rockchip_spi *rs)\r\n{\r\nunsigned long flags;\r\nstruct dma_slave_config rxconf, txconf;\r\nstruct dma_async_tx_descriptor *rxdesc, *txdesc;\r\nspin_lock_irqsave(&rs->lock, flags);\r\nrs->state &= ~RXBUSY;\r\nrs->state &= ~TXBUSY;\r\nspin_unlock_irqrestore(&rs->lock, flags);\r\nrxdesc = NULL;\r\nif (rs->rx) {\r\nrxconf.direction = rs->dma_rx.direction;\r\nrxconf.src_addr = rs->dma_rx.addr;\r\nrxconf.src_addr_width = rs->n_bytes;\r\nif (rs->dma_caps.max_burst > 4)\r\nrxconf.src_maxburst = 4;\r\nelse\r\nrxconf.src_maxburst = 1;\r\ndmaengine_slave_config(rs->dma_rx.ch, &rxconf);\r\nrxdesc = dmaengine_prep_slave_sg(\r\nrs->dma_rx.ch,\r\nrs->rx_sg.sgl, rs->rx_sg.nents,\r\nrs->dma_rx.direction, DMA_PREP_INTERRUPT);\r\nif (!rxdesc)\r\nreturn -EINVAL;\r\nrxdesc->callback = rockchip_spi_dma_rxcb;\r\nrxdesc->callback_param = rs;\r\n}\r\ntxdesc = NULL;\r\nif (rs->tx) {\r\ntxconf.direction = rs->dma_tx.direction;\r\ntxconf.dst_addr = rs->dma_tx.addr;\r\ntxconf.dst_addr_width = rs->n_bytes;\r\nif (rs->dma_caps.max_burst > 4)\r\ntxconf.dst_maxburst = 4;\r\nelse\r\ntxconf.dst_maxburst = 1;\r\ndmaengine_slave_config(rs->dma_tx.ch, &txconf);\r\ntxdesc = dmaengine_prep_slave_sg(\r\nrs->dma_tx.ch,\r\nrs->tx_sg.sgl, rs->tx_sg.nents,\r\nrs->dma_tx.direction, DMA_PREP_INTERRUPT);\r\nif (!txdesc) {\r\nif (rxdesc)\r\ndmaengine_terminate_sync(rs->dma_rx.ch);\r\nreturn -EINVAL;\r\n}\r\ntxdesc->callback = rockchip_spi_dma_txcb;\r\ntxdesc->callback_param = rs;\r\n}\r\nif (rxdesc) {\r\nspin_lock_irqsave(&rs->lock, flags);\r\nrs->state |= RXBUSY;\r\nspin_unlock_irqrestore(&rs->lock, flags);\r\ndmaengine_submit(rxdesc);\r\ndma_async_issue_pending(rs->dma_rx.ch);\r\n}\r\nif (txdesc) {\r\nspin_lock_irqsave(&rs->lock, flags);\r\nrs->state |= TXBUSY;\r\nspin_unlock_irqrestore(&rs->lock, flags);\r\ndmaengine_submit(txdesc);\r\ndma_async_issue_pending(rs->dma_tx.ch);\r\n}\r\nreturn 0;\r\n}\r\nstatic void rockchip_spi_config(struct rockchip_spi *rs)\r\n{\r\nu32 div = 0;\r\nu32 dmacr = 0;\r\nint rsd = 0;\r\nu32 cr0 = (CR0_BHT_8BIT << CR0_BHT_OFFSET)\r\n| (CR0_SSD_ONE << CR0_SSD_OFFSET)\r\n| (CR0_EM_BIG << CR0_EM_OFFSET);\r\ncr0 |= (rs->n_bytes << CR0_DFS_OFFSET);\r\ncr0 |= ((rs->mode & 0x3) << CR0_SCPH_OFFSET);\r\ncr0 |= (rs->tmode << CR0_XFM_OFFSET);\r\ncr0 |= (rs->type << CR0_FRF_OFFSET);\r\nif (rs->use_dma) {\r\nif (rs->tx)\r\ndmacr |= TF_DMA_EN;\r\nif (rs->rx)\r\ndmacr |= RF_DMA_EN;\r\n}\r\nif (WARN_ON(rs->speed > MAX_SCLK_OUT))\r\nrs->speed = MAX_SCLK_OUT;\r\nif (rs->max_freq < 2 * rs->speed) {\r\nclk_set_rate(rs->spiclk, 2 * rs->speed);\r\nrs->max_freq = clk_get_rate(rs->spiclk);\r\n}\r\ndiv = DIV_ROUND_UP(rs->max_freq, rs->speed);\r\ndiv = (div + 1) & 0xfffe;\r\nrsd = DIV_ROUND_CLOSEST(rs->rsd_nsecs * (rs->max_freq >> 8),\r\n1000000000 >> 8);\r\nif (!rsd && rs->rsd_nsecs) {\r\npr_warn_once("rockchip-spi: %u Hz are too slow to express %u ns delay\n",\r\nrs->max_freq, rs->rsd_nsecs);\r\n} else if (rsd > 3) {\r\nrsd = 3;\r\npr_warn_once("rockchip-spi: %u Hz are too fast to express %u ns delay, clamping at %u ns\n",\r\nrs->max_freq, rs->rsd_nsecs,\r\nrsd * 1000000000U / rs->max_freq);\r\n}\r\ncr0 |= rsd << CR0_RSD_OFFSET;\r\nwritel_relaxed(cr0, rs->regs + ROCKCHIP_SPI_CTRLR0);\r\nwritel_relaxed(rs->len - 1, rs->regs + ROCKCHIP_SPI_CTRLR1);\r\nwritel_relaxed(rs->fifo_len / 2 - 1, rs->regs + ROCKCHIP_SPI_TXFTLR);\r\nwritel_relaxed(rs->fifo_len / 2 - 1, rs->regs + ROCKCHIP_SPI_RXFTLR);\r\nwritel_relaxed(0, rs->regs + ROCKCHIP_SPI_DMATDLR);\r\nwritel_relaxed(0, rs->regs + ROCKCHIP_SPI_DMARDLR);\r\nwritel_relaxed(dmacr, rs->regs + ROCKCHIP_SPI_DMACR);\r\nspi_set_clk(rs, div);\r\ndev_dbg(rs->dev, "cr0 0x%x, div %d\n", cr0, div);\r\n}\r\nstatic size_t rockchip_spi_max_transfer_size(struct spi_device *spi)\r\n{\r\nreturn ROCKCHIP_SPI_MAX_TRANLEN;\r\n}\r\nstatic int rockchip_spi_transfer_one(\r\nstruct spi_master *master,\r\nstruct spi_device *spi,\r\nstruct spi_transfer *xfer)\r\n{\r\nint ret = 0;\r\nstruct rockchip_spi *rs = spi_master_get_devdata(master);\r\nWARN_ON(readl_relaxed(rs->regs + ROCKCHIP_SPI_SSIENR) &&\r\n(readl_relaxed(rs->regs + ROCKCHIP_SPI_SR) & SR_BUSY));\r\nif (!xfer->tx_buf && !xfer->rx_buf) {\r\ndev_err(rs->dev, "No buffer for transfer\n");\r\nreturn -EINVAL;\r\n}\r\nif (xfer->len > ROCKCHIP_SPI_MAX_TRANLEN) {\r\ndev_err(rs->dev, "Transfer is too long (%d)\n", xfer->len);\r\nreturn -EINVAL;\r\n}\r\nrs->speed = xfer->speed_hz;\r\nrs->bpw = xfer->bits_per_word;\r\nrs->n_bytes = rs->bpw >> 3;\r\nrs->tx = xfer->tx_buf;\r\nrs->tx_end = rs->tx + xfer->len;\r\nrs->rx = xfer->rx_buf;\r\nrs->rx_end = rs->rx + xfer->len;\r\nrs->len = xfer->len;\r\nrs->tx_sg = xfer->tx_sg;\r\nrs->rx_sg = xfer->rx_sg;\r\nif (rs->tx && rs->rx)\r\nrs->tmode = CR0_XFM_TR;\r\nelse if (rs->tx)\r\nrs->tmode = CR0_XFM_TO;\r\nelse if (rs->rx)\r\nrs->tmode = CR0_XFM_RO;\r\nif (master->can_dma && master->can_dma(master, spi, xfer))\r\nrs->use_dma = 1;\r\nelse\r\nrs->use_dma = 0;\r\nrockchip_spi_config(rs);\r\nif (rs->use_dma) {\r\nif (rs->tmode == CR0_XFM_RO) {\r\nret = rockchip_spi_prepare_dma(rs);\r\nspi_enable_chip(rs, 1);\r\n} else {\r\nspi_enable_chip(rs, 1);\r\nret = rockchip_spi_prepare_dma(rs);\r\n}\r\nret = ret ? ret : 1;\r\n} else {\r\nspi_enable_chip(rs, 1);\r\nret = rockchip_spi_pio_transfer(rs);\r\n}\r\nreturn ret;\r\n}\r\nstatic bool rockchip_spi_can_dma(struct spi_master *master,\r\nstruct spi_device *spi,\r\nstruct spi_transfer *xfer)\r\n{\r\nstruct rockchip_spi *rs = spi_master_get_devdata(master);\r\nreturn (xfer->len > rs->fifo_len);\r\n}\r\nstatic int rockchip_spi_probe(struct platform_device *pdev)\r\n{\r\nint ret = 0;\r\nstruct rockchip_spi *rs;\r\nstruct spi_master *master;\r\nstruct resource *mem;\r\nu32 rsd_nsecs;\r\nmaster = spi_alloc_master(&pdev->dev, sizeof(struct rockchip_spi));\r\nif (!master)\r\nreturn -ENOMEM;\r\nplatform_set_drvdata(pdev, master);\r\nrs = spi_master_get_devdata(master);\r\nmem = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nrs->regs = devm_ioremap_resource(&pdev->dev, mem);\r\nif (IS_ERR(rs->regs)) {\r\nret = PTR_ERR(rs->regs);\r\ngoto err_ioremap_resource;\r\n}\r\nrs->apb_pclk = devm_clk_get(&pdev->dev, "apb_pclk");\r\nif (IS_ERR(rs->apb_pclk)) {\r\ndev_err(&pdev->dev, "Failed to get apb_pclk\n");\r\nret = PTR_ERR(rs->apb_pclk);\r\ngoto err_ioremap_resource;\r\n}\r\nrs->spiclk = devm_clk_get(&pdev->dev, "spiclk");\r\nif (IS_ERR(rs->spiclk)) {\r\ndev_err(&pdev->dev, "Failed to get spi_pclk\n");\r\nret = PTR_ERR(rs->spiclk);\r\ngoto err_ioremap_resource;\r\n}\r\nret = clk_prepare_enable(rs->apb_pclk);\r\nif (ret) {\r\ndev_err(&pdev->dev, "Failed to enable apb_pclk\n");\r\ngoto err_ioremap_resource;\r\n}\r\nret = clk_prepare_enable(rs->spiclk);\r\nif (ret) {\r\ndev_err(&pdev->dev, "Failed to enable spi_clk\n");\r\ngoto err_spiclk_enable;\r\n}\r\nspi_enable_chip(rs, 0);\r\nrs->type = SSI_MOTO_SPI;\r\nrs->master = master;\r\nrs->dev = &pdev->dev;\r\nrs->max_freq = clk_get_rate(rs->spiclk);\r\nif (!of_property_read_u32(pdev->dev.of_node, "rx-sample-delay-ns",\r\n&rsd_nsecs))\r\nrs->rsd_nsecs = rsd_nsecs;\r\nrs->fifo_len = get_fifo_len(rs);\r\nif (!rs->fifo_len) {\r\ndev_err(&pdev->dev, "Failed to get fifo length\n");\r\nret = -EINVAL;\r\ngoto err_get_fifo_len;\r\n}\r\nspin_lock_init(&rs->lock);\r\npm_runtime_set_active(&pdev->dev);\r\npm_runtime_enable(&pdev->dev);\r\nmaster->auto_runtime_pm = true;\r\nmaster->bus_num = pdev->id;\r\nmaster->mode_bits = SPI_CPOL | SPI_CPHA | SPI_LOOP;\r\nmaster->num_chipselect = 2;\r\nmaster->dev.of_node = pdev->dev.of_node;\r\nmaster->bits_per_word_mask = SPI_BPW_MASK(16) | SPI_BPW_MASK(8);\r\nmaster->set_cs = rockchip_spi_set_cs;\r\nmaster->prepare_message = rockchip_spi_prepare_message;\r\nmaster->unprepare_message = rockchip_spi_unprepare_message;\r\nmaster->transfer_one = rockchip_spi_transfer_one;\r\nmaster->max_transfer_size = rockchip_spi_max_transfer_size;\r\nmaster->handle_err = rockchip_spi_handle_err;\r\nrs->dma_tx.ch = dma_request_chan(rs->dev, "tx");\r\nif (IS_ERR(rs->dma_tx.ch)) {\r\nif (PTR_ERR(rs->dma_tx.ch) == -EPROBE_DEFER) {\r\nret = -EPROBE_DEFER;\r\ngoto err_get_fifo_len;\r\n}\r\ndev_warn(rs->dev, "Failed to request TX DMA channel\n");\r\nrs->dma_tx.ch = NULL;\r\n}\r\nrs->dma_rx.ch = dma_request_chan(rs->dev, "rx");\r\nif (IS_ERR(rs->dma_rx.ch)) {\r\nif (PTR_ERR(rs->dma_rx.ch) == -EPROBE_DEFER) {\r\nret = -EPROBE_DEFER;\r\ngoto err_free_dma_tx;\r\n}\r\ndev_warn(rs->dev, "Failed to request RX DMA channel\n");\r\nrs->dma_rx.ch = NULL;\r\n}\r\nif (rs->dma_tx.ch && rs->dma_rx.ch) {\r\ndma_get_slave_caps(rs->dma_rx.ch, &(rs->dma_caps));\r\nrs->dma_tx.addr = (dma_addr_t)(mem->start + ROCKCHIP_SPI_TXDR);\r\nrs->dma_rx.addr = (dma_addr_t)(mem->start + ROCKCHIP_SPI_RXDR);\r\nrs->dma_tx.direction = DMA_MEM_TO_DEV;\r\nrs->dma_rx.direction = DMA_DEV_TO_MEM;\r\nmaster->can_dma = rockchip_spi_can_dma;\r\nmaster->dma_tx = rs->dma_tx.ch;\r\nmaster->dma_rx = rs->dma_rx.ch;\r\n}\r\nret = devm_spi_register_master(&pdev->dev, master);\r\nif (ret) {\r\ndev_err(&pdev->dev, "Failed to register master\n");\r\ngoto err_register_master;\r\n}\r\nreturn 0;\r\nerr_register_master:\r\npm_runtime_disable(&pdev->dev);\r\nif (rs->dma_rx.ch)\r\ndma_release_channel(rs->dma_rx.ch);\r\nerr_free_dma_tx:\r\nif (rs->dma_tx.ch)\r\ndma_release_channel(rs->dma_tx.ch);\r\nerr_get_fifo_len:\r\nclk_disable_unprepare(rs->spiclk);\r\nerr_spiclk_enable:\r\nclk_disable_unprepare(rs->apb_pclk);\r\nerr_ioremap_resource:\r\nspi_master_put(master);\r\nreturn ret;\r\n}\r\nstatic int rockchip_spi_remove(struct platform_device *pdev)\r\n{\r\nstruct spi_master *master = spi_master_get(platform_get_drvdata(pdev));\r\nstruct rockchip_spi *rs = spi_master_get_devdata(master);\r\npm_runtime_disable(&pdev->dev);\r\nclk_disable_unprepare(rs->spiclk);\r\nclk_disable_unprepare(rs->apb_pclk);\r\nif (rs->dma_tx.ch)\r\ndma_release_channel(rs->dma_tx.ch);\r\nif (rs->dma_rx.ch)\r\ndma_release_channel(rs->dma_rx.ch);\r\nspi_master_put(master);\r\nreturn 0;\r\n}\r\nstatic int rockchip_spi_suspend(struct device *dev)\r\n{\r\nint ret = 0;\r\nstruct spi_master *master = dev_get_drvdata(dev);\r\nstruct rockchip_spi *rs = spi_master_get_devdata(master);\r\nret = spi_master_suspend(rs->master);\r\nif (ret)\r\nreturn ret;\r\nif (!pm_runtime_suspended(dev)) {\r\nclk_disable_unprepare(rs->spiclk);\r\nclk_disable_unprepare(rs->apb_pclk);\r\n}\r\npinctrl_pm_select_sleep_state(dev);\r\nreturn ret;\r\n}\r\nstatic int rockchip_spi_resume(struct device *dev)\r\n{\r\nint ret = 0;\r\nstruct spi_master *master = dev_get_drvdata(dev);\r\nstruct rockchip_spi *rs = spi_master_get_devdata(master);\r\npinctrl_pm_select_default_state(dev);\r\nif (!pm_runtime_suspended(dev)) {\r\nret = clk_prepare_enable(rs->apb_pclk);\r\nif (ret < 0)\r\nreturn ret;\r\nret = clk_prepare_enable(rs->spiclk);\r\nif (ret < 0) {\r\nclk_disable_unprepare(rs->apb_pclk);\r\nreturn ret;\r\n}\r\n}\r\nret = spi_master_resume(rs->master);\r\nif (ret < 0) {\r\nclk_disable_unprepare(rs->spiclk);\r\nclk_disable_unprepare(rs->apb_pclk);\r\n}\r\nreturn ret;\r\n}\r\nstatic int rockchip_spi_runtime_suspend(struct device *dev)\r\n{\r\nstruct spi_master *master = dev_get_drvdata(dev);\r\nstruct rockchip_spi *rs = spi_master_get_devdata(master);\r\nclk_disable_unprepare(rs->spiclk);\r\nclk_disable_unprepare(rs->apb_pclk);\r\nreturn 0;\r\n}\r\nstatic int rockchip_spi_runtime_resume(struct device *dev)\r\n{\r\nint ret;\r\nstruct spi_master *master = dev_get_drvdata(dev);\r\nstruct rockchip_spi *rs = spi_master_get_devdata(master);\r\nret = clk_prepare_enable(rs->apb_pclk);\r\nif (ret)\r\nreturn ret;\r\nret = clk_prepare_enable(rs->spiclk);\r\nif (ret)\r\nclk_disable_unprepare(rs->apb_pclk);\r\nreturn ret;\r\n}
