# PLL

ref: https://zhuanlan.zhihu.com/p/9576555642

### 课程资源

- Razavi @ UCLA
  - ISSCC 2021 Short Course: Introduction to PLLs: Phase Noise, Modeling, and Key Wireless Design Considerations
  - 2020 book: *Design of CMOS Phase-Locked Loops*
- 李致毅 @ NTU
  - 是 Razavi 的学生，关于更多八卦详见 [Academic Tree](https://github.com/RarityBrown/blog/blob/main/blog/hall_of_fame.md#razavi)
  - [BiliBili](https://space.bilibili.com/1629031600)
- Ali Sheikholeslami @ University of Toronto
  - Understanding Jitter and Phase Noise: A Circuits and Systems Perspective
- Salvatore Levantino & Carlo Samori @ PoliMi
  - ISSCC 2016 T1: Understanding Phase Noise in LC VCOs
  - ESSCIRC 2021 Keynote 1: [Digital PLLs: the Modern Timing Reference for Radar and Communication Systems](https://underline.io/lecture/32801-digital-plls-the-modern-timing-reference-for-radar-and-communication-systems)
  - ISSCC 2024 Tutorial: Calibration Techniques in PLLs
- Woogeun Rhee @ THU
  - hoomanreyhani 2024: Phase-Locked Loops

#### Phase Noise

- [A study of phase noise in CMOS oscillators](https://ieeexplore.ieee.org/document/494195), JSSC 1996, Razavi
- [A general theory of phase noise in electrical oscillators](https://ieeexplore.ieee.org/document/658619), JSSC 1998, Hajimiri
- [Design issues in CMOS differential LC oscillators](https://ieeexplore.ieee.org/document/760384), JSSC 1999, Hajimiri
- [Phase Noise and Jitter in CMOS Ring Oscillators](https://ieeexplore.ieee.org/document/1661757), JSSC 2006, Abidi

### 就业

[硕士阶段从事射频锁相环ic设计，就业的去处有哪些？ - 知乎](https://www.zhihu.com/question/457135207)
