// Seed: 2074411296
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic id_3;
  ;
  logic id_4;
  ;
  parameter id_5 = 1;
  assign id_4 = -1 * -1 ? id_1 : -1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_7 = 32'd97
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    .id_13(id_10),
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire _id_7;
  input wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_11,
      id_3
  );
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  final $clog2(98);
  ;
  wire [{  1  {  -1 'h0 }  } : id_7] id_14;
endmodule
