Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Sun Apr  7 14:57:04 2019
| Host              : ubeluga running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_bus_skew -warn_on_violation -file LMAC_ETH_1G_wrapper_bus_skew_routed.rpt -pb LMAC_ETH_1G_wrapper_bus_skew_routed.pb -rpx LMAC_ETH_1G_wrapper_bus_skew_routed.rpx
| Design            : LMAC_ETH_1G_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   96        [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              8.000       0.670      7.330
2   98        [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              8.000       0.798      7.202
3   100       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              8.000       0.822      7.178
4   102       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              8.000       0.749      7.251
5   104       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.698      7.302
6   106       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.748      7.252
7   108       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.599      7.401
8   110       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.684      7.316
9   112       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.672      7.328
10  114       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.671      7.329
11  116       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.759      7.241
12  118       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.663      7.337
13  120       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.701      7.299
14  122       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.609      7.391
15  124       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.612      7.388
16  126       [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.000       0.900      7.100


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.670      7.330


Slack (MET) :             7.330ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.029ns
  Reference Relative Delay:  -1.124ns
  Relative CRPR:              0.483ns
  Actual Bus Skew:            0.670ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.992     2.155    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X61Y54         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.235 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.294     2.529    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X61Y55         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.423     2.636    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y55         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.636    
                         clock uncertainty           -0.161     2.475    
    SLICE_X61Y55         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.500    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.529    
                         clock arrival                          2.500    
  -------------------------------------------------------------------
                         relative delay                         0.029    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.771     1.901    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X61Y54         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.959 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.105     2.064    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X60Y53         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.722     2.965    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y53         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     2.965    
                         clock uncertainty            0.161     3.126    
    SLICE_X60Y53         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.188    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           2.064    
                         clock arrival                          3.188    
  -------------------------------------------------------------------
                         relative delay                        -1.124    



Id: 2
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.798      7.202


Slack (MET) :             7.202ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.135ns
  Reference Relative Delay:  -1.134ns
  Relative CRPR:              0.471ns
  Actual Bus Skew:            0.798ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       2.048     2.211    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X47Y97         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.292 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.398     2.690    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X44Y97         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.478     2.691    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y97         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     2.691    
                         clock uncertainty           -0.161     2.530    
    SLICE_X44Y97         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     2.555    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.690    
                         clock arrival                          2.555    
  -------------------------------------------------------------------
                         relative delay                         0.135    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.805     1.935    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X45Y98         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.994 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.099     2.093    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X45Y98         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.761     3.004    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y98         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     3.004    
                         clock uncertainty            0.161     3.165    
    SLICE_X45Y98         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.227    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           2.093    
                         clock arrival                          3.227    
  -------------------------------------------------------------------
                         relative delay                        -1.134    



Id: 3
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.822      7.178


Slack (MET) :             7.178ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.651ns
  Reference Relative Delay:   0.408ns
  Relative CRPR:              0.422ns
  Actual Bus Skew:            0.822ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.770     3.013    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X45Y96         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.094 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.348     3.442    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X45Y96         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.797     1.927    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y96         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     1.927    
                         clock uncertainty           -0.161     1.766    
    SLICE_X45Y96         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.791    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.442    
                         clock arrival                          1.791    
  -------------------------------------------------------------------
                         relative delay                         1.651    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.464     2.677    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y98         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.735 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.107     2.842    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y98         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       2.048     2.211    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y98         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.211    
                         clock uncertainty            0.161     2.372    
    SLICE_X46Y98         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.434    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.842    
                         clock arrival                          2.434    
  -------------------------------------------------------------------
                         relative delay                         0.408    



Id: 4
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.749      7.251


Slack (MET) :             7.251ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.594ns
  Reference Relative Delay:   0.382ns
  Relative CRPR:              0.464ns
  Actual Bus Skew:            0.749ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.706     2.949    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X61Y53         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.029 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.341     3.370    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X62Y53         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.782     1.912    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X62Y53         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     1.912    
                         clock uncertainty           -0.161     1.751    
    SLICE_X62Y53         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     1.776    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           3.370    
                         clock arrival                          1.776    
  -------------------------------------------------------------------
                         relative delay                         1.594    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.414     2.627    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X63Y54         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.686 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.095     2.781    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X63Y54         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       2.013     2.176    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y54         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     2.176    
                         clock uncertainty            0.161     2.337    
    SLICE_X63Y54         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.399    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           2.781    
                         clock arrival                          2.399    
  -------------------------------------------------------------------
                         relative delay                         0.382    



Id: 5
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.698      7.302


Slack (MET) :             7.302ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.546ns
  Reference Relative Delay:   0.453ns
  Relative CRPR:              0.396ns
  Actual Bus Skew:            0.698ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.689     2.932    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y131        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.011 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.249     3.260    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X57Y131        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.720     1.850    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y131        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.850    
                         clock uncertainty           -0.161     1.689    
    SLICE_X57Y131        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.714    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.260    
                         clock arrival                          1.714    
  -------------------------------------------------------------------
                         relative delay                         1.546    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.391     2.604    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y131        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.662 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.115     2.777    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X58Y131        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.938     2.101    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X58Y131        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.101    
                         clock uncertainty            0.161     2.262    
    SLICE_X58Y131        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.324    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.777    
                         clock arrival                          2.324    
  -------------------------------------------------------------------
                         relative delay                         0.453    



Id: 6
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.748      7.252


Slack (MET) :             7.252ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.595ns
  Reference Relative Delay:   0.438ns
  Relative CRPR:              0.410ns
  Actual Bus Skew:            0.748ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.743     2.986    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X53Y138        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.065 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.293     3.358    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X53Y138        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.769     1.899    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y138        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.899    
                         clock uncertainty           -0.161     1.738    
    SLICE_X53Y138        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.763    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.358    
                         clock arrival                          1.763    
  -------------------------------------------------------------------
                         relative delay                         1.595    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.436     2.649    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y139        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.708 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.108     2.816    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X55Y137        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.992     2.155    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y137        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.155    
                         clock uncertainty            0.161     2.316    
    SLICE_X55Y137        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.378    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.816    
                         clock arrival                          2.378    
  -------------------------------------------------------------------
                         relative delay                         0.438    



Id: 7
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.599      7.401


Slack (MET) :             7.401ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.037ns
  Reference Relative Delay:  -1.143ns
  Relative CRPR:              0.508ns
  Actual Bus Skew:            0.599ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.981     2.144    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X53Y139        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y139        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.223 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.262     2.485    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X53Y139        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.445     2.658    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y139        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.658    
                         clock uncertainty           -0.161     2.497    
    SLICE_X53Y139        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.522    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.485    
                         clock arrival                          2.522    
  -------------------------------------------------------------------
                         relative delay                        -0.037    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.774     1.904    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X54Y136        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.964 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.081     2.045    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X53Y136        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.723     2.966    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y136        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.966    
                         clock uncertainty            0.161     3.127    
    SLICE_X53Y136        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.188    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.045    
                         clock arrival                          3.188    
  -------------------------------------------------------------------
                         relative delay                        -1.143    



Id: 8
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.684      7.316


Slack (MET) :             7.316ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.076ns
  Reference Relative Delay:  -1.106ns
  Relative CRPR:              0.499ns
  Actual Bus Skew:            0.684ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.929     2.092    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X60Y143        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.173 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.354     2.527    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X60Y143        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.374     2.587    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y143        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.587    
                         clock uncertainty           -0.161     2.426    
    SLICE_X60Y143        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     2.451    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.527    
                         clock arrival                          2.451    
  -------------------------------------------------------------------
                         relative delay                         0.076    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.721     1.851    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X60Y144        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y144        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.910 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.095     2.005    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y144        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.645     2.888    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y144        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.888    
                         clock uncertainty            0.161     3.049    
    SLICE_X60Y144        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.111    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.005    
                         clock arrival                          3.111    
  -------------------------------------------------------------------
                         relative delay                        -1.106    



Id: 9
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.672      7.328


Slack (MET) :             7.328ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.562ns
  Reference Relative Delay:   0.442ns
  Relative CRPR:              0.449ns
  Actual Bus Skew:            0.672ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.667     2.910    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X61Y143        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y143        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.988 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.305     3.293    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X62Y144        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.737     1.867    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y144        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.867    
                         clock uncertainty           -0.161     1.706    
    SLICE_X62Y144        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.731    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           3.293    
                         clock arrival                          1.731    
  -------------------------------------------------------------------
                         relative delay                         1.562    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.375     2.588    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X61Y144        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.646 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.118     2.764    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X61Y144        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.937     2.100    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y144        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.100    
                         clock uncertainty            0.161     2.261    
    SLICE_X61Y144        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.322    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.764    
                         clock arrival                          2.322    
  -------------------------------------------------------------------
                         relative delay                         0.442    



Id: 10
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.671      7.329


Slack (MET) :             7.329ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.508ns
  Reference Relative Delay:   0.427ns
  Relative CRPR:              0.411ns
  Actual Bus Skew:            0.671ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.715     2.958    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y148        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.036 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.218     3.254    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X55Y149        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.752     1.882    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y149        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.882    
                         clock uncertainty           -0.161     1.721    
    SLICE_X55Y149        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.746    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.254    
                         clock arrival                          1.746    
  -------------------------------------------------------------------
                         relative delay                         1.508    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.417     2.630    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y150        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y150        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.689 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.098     2.787    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X54Y150        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.974     2.137    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y150        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.137    
                         clock uncertainty            0.161     2.298    
    SLICE_X54Y150        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.360    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.787    
                         clock arrival                          2.360    
  -------------------------------------------------------------------
                         relative delay                         0.427    



Id: 11
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.759      7.241


Slack (MET) :             7.241ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.130ns
  Reference Relative Delay:  -1.104ns
  Relative CRPR:              0.476ns
  Actual Bus Skew:            0.759ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.966     2.129    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y149        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.207 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.437     2.644    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X53Y148        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.437     2.650    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y148        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.650    
                         clock uncertainty           -0.161     2.489    
    SLICE_X53Y148        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     2.514    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.644    
                         clock arrival                          2.514    
  -------------------------------------------------------------------
                         relative delay                         0.130    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.752     1.882    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y149        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.941 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.124     2.065    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X55Y149        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.704     2.947    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y149        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.947    
                         clock uncertainty            0.161     3.108    
    SLICE_X55Y149        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.169    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.065    
                         clock arrival                          3.169    
  -------------------------------------------------------------------
                         relative delay                        -1.104    



Id: 12
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.663      7.337


Slack (MET) :             7.337ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.057ns
  Reference Relative Delay:  -1.115ns
  Relative CRPR:              0.396ns
  Actual Bus Skew:            0.663ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.956     2.119    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X56Y132        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.197 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.214     2.411    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X56Y132        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.391     2.604    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y132        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.604    
                         clock uncertainty           -0.161     2.443    
    SLICE_X56Y132        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     2.468    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.411    
                         clock arrival                          2.468    
  -------------------------------------------------------------------
                         relative delay                        -0.057    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.726     1.856    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X58Y132        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y132        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.914 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.107     2.021    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X58Y132        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.670     2.913    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y132        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.913    
                         clock uncertainty            0.161     3.074    
    SLICE_X58Y132        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.136    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.021    
                         clock arrival                          3.136    
  -------------------------------------------------------------------
                         relative delay                        -1.115    



Id: 13
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.701      7.299


Slack (MET) :             7.299ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -0.040ns
  Reference Relative Delay:  -1.162ns
  Relative CRPR:              0.422ns
  Actual Bus Skew:            0.701ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       2.037     2.200    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y107        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.278 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.214     2.492    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X50Y107        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.455     2.668    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X50Y107        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.668    
                         clock uncertainty           -0.161     2.507    
    SLICE_X50Y107        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     2.532    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.492    
                         clock arrival                          2.532    
  -------------------------------------------------------------------
                         relative delay                        -0.040    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.799     1.929    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y106        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.988 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.081     2.069    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X49Y107        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.765     3.008    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X49Y107        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.008    
                         clock uncertainty            0.161     3.169    
    SLICE_X49Y107        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     3.231    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.069    
                         clock arrival                          3.231    
  -------------------------------------------------------------------
                         relative delay                        -1.162    



Id: 14
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.609      7.391


Slack (MET) :             7.391ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.518ns
  Reference Relative Delay:   0.372ns
  Relative CRPR:              0.538ns
  Actual Bus Skew:            0.609ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.747     2.990    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X50Y107        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.068 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.245     3.313    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X50Y107        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.801     1.931    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y107        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.931    
                         clock uncertainty           -0.161     1.770    
    SLICE_X50Y107        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.795    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.313    
                         clock arrival                          1.795    
  -------------------------------------------------------------------
                         relative delay                         1.518    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.455     2.668    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X50Y107        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.726 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.077     2.803    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X50Y106        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       2.045     2.208    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y106        FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.208    
                         clock uncertainty            0.161     2.369    
    SLICE_X50Y106        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.431    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.803    
                         clock arrival                          2.431    
  -------------------------------------------------------------------
                         relative delay                         0.372    



Id: 15
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
txoutclk_out[0]       clk_pl_0              LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.612      7.388


Slack (MET) :             7.388ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.509ns
  Reference Relative Delay:   0.378ns
  Relative CRPR:              0.519ns
  Actual Bus Skew:            0.612ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.733     2.976    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X64Y62         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.052 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.223     3.275    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X64Y60         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.772     1.902    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y60         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.902    
                         clock uncertainty           -0.161     1.741    
    SLICE_X64Y60         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.766    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.275    
                         clock arrival                          1.766    
  -------------------------------------------------------------------
                         relative delay                         1.509    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.396     2.609    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X65Y60         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.668 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.099     2.767    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X65Y60         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       2.003     2.166    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y60         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.166    
                         clock uncertainty            0.161     2.327    
    SLICE_X65Y60         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.389    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.767    
                         clock arrival                          2.389    
  -------------------------------------------------------------------
                         relative delay                         0.378    



Id: 16
set_bus_skew -from [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.000
Requirement: 8.000ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              txoutclk_out[0]       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.900      7.100


Slack (MET) :             7.100ns  (requirement - actual skew)
  Endpoint Source:        LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Reference Source:       LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.272ns
  Reference Relative Delay:  -1.111ns
  Relative CRPR:              0.483ns
  Actual Bus Skew:            0.900ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       2.003     2.166    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X67Y60         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.244 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.508     2.752    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X68Y60         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.099     0.099    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.403     2.616    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X68Y60         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.616    
                         clock uncertainty           -0.161     2.455    
    SLICE_X68Y60         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     2.480    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.752    
                         clock arrival                          2.480    
  -------------------------------------------------------------------
                         relative delay                         0.272    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=15286, routed)       1.778     1.908    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X67Y60         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.969 r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.075     2.044    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X67Y61         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X1Y12  GTHE4_CHANNEL                0.000     0.000 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=4, routed)           0.113     0.113    LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/txoutclk
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/usrclk2_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=2847, routed)        2.689     2.932    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X67Y61         FDRE                                         r  LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.932    
                         clock uncertainty            0.161     3.093    
    SLICE_X67Y61         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.155    LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.044    
                         clock arrival                          3.155    
  -------------------------------------------------------------------
                         relative delay                        -1.111    



