// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Fri Jul 29 03:53:22 2022
// Host        : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/arthu/mrisc/mrisc.srcs/sources_1/bd/design_1/ip/design_1_zcu104_0_0/design_1_zcu104_0_0_sim_netlist.v
// Design      : design_1_zcu104_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu7ev-ffvc1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_zcu104_0_0,zcu104,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "zcu104,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module design_1_zcu104_0_0
   (clk,
    ser_tx,
    ser_rx,
    reset_riscv,
    led1,
    led2,
    led3,
    led4,
    led5,
    ledr_n,
    ledg_n,
    i_read_message,
    o_write_ack,
    o_write_message,
    i_read_ack,
    s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF s00_axi, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input clk;
  output ser_tx;
  input ser_rx;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset_riscv RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset_riscv, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output reset_riscv;
  output led1;
  output led2;
  output led3;
  output led4;
  output led5;
  output ledr_n;
  output ledg_n;
  input [31:0]i_read_message;
  output o_write_ack;
  output [31:0]o_write_message;
  input i_read_ack;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s00_axi_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s00_axi_aclk, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s00_axi_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s00_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWADDR" *) input [31:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARADDR" *) input [14:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s00_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s00_axi_rready;

  wire \<const0> ;
  wire clk;
  wire i_read_ack;
  wire [31:0]i_read_message;
  wire led1;
  wire led2;
  wire led3;
  wire led4;
  wire led5;
  wire ledg_n;
  wire ledr_n;
  wire o_write_ack;
  wire [31:0]o_write_message;
  wire reset_riscv;
  wire s00_axi_aclk;
  wire [14:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [31:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire ser_rx;
  wire ser_tx;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_zcu104_0_0_zcu104 inst
       (.Q({led5,led4,led3,led2,led1}),
        .clk(clk),
        .i_read_ack(i_read_ack),
        .i_read_message(i_read_message[31:1]),
        .ledg_n(ledg_n),
        .ledr_n(ledr_n),
        .o_write_ack(o_write_ack),
        .o_write_message(o_write_message),
        .reset_riscv(reset_riscv),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arready(s00_axi_arready),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awready(s00_axi_awready),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .ser_rx(ser_rx),
        .ser_tx(ser_tx));
endmodule

(* ORIG_REF_NAME = "bram_config" *) 
module design_1_zcu104_0_0_bram_config
   (ram_rdata,
    s00_axi_awready,
    s00_axi_wready,
    s00_axi_arready,
    s00_axi_bvalid,
    s00_axi_rvalid,
    SS,
    \slv_reg3_reg[0] ,
    \slv_reg3_reg[0]_0 ,
    s00_axi_rdata,
    s00_axi_aclk,
    clk,
    ram_block_reg_3_bram_0,
    Q,
    ram_block_reg_2_bram_0,
    WEBWE,
    ram_block_reg_0_bram_1,
    ram_block_reg_0_bram_1_0,
    ram_block_reg_0_bram_1_1,
    ram_block_reg_0_bram_2,
    ram_block_reg_0_bram_2_0,
    ram_block_reg_0_bram_2_1,
    ram_block_reg_0_bram_3,
    ram_block_reg_0_bram_3_0,
    ram_block_reg_0_bram_3_1,
    ram_block_reg_0_bram_4,
    ram_block_reg_0_bram_4_0,
    ram_block_reg_0_bram_4_1,
    ram_block_reg_0_bram_5,
    ram_block_reg_0_bram_5_0,
    ram_block_reg_0_bram_5_1,
    ram_block_reg_2_bram_6,
    ram_block_reg_3_bram_6,
    ram_block_reg_0_bram_6,
    ram_block_reg_0_bram_7,
    ram_block_reg_0_bram_7_0,
    ram_block_reg_0_bram_7_1,
    ram_block_reg_1_bram_0,
    ram_block_reg_1_bram_1,
    ram_block_reg_1_bram_2,
    ram_block_reg_1_bram_3,
    ram_block_reg_1_bram_4,
    ram_block_reg_1_bram_5,
    ram_block_reg_1_bram_6,
    ram_block_reg_1_bram_7,
    ram_block_reg_2_bram_0_0,
    ram_block_reg_2_bram_1,
    ram_block_reg_2_bram_2,
    ram_block_reg_2_bram_3,
    ram_block_reg_2_bram_4,
    ram_block_reg_2_bram_5,
    ram_block_reg_2_bram_6_0,
    ram_block_reg_2_bram_7,
    DINBDIN,
    ram_block_reg_3_bram_0_0,
    ram_block_reg_3_bram_1,
    ram_block_reg_3_bram_2,
    ram_block_reg_3_bram_3,
    ram_block_reg_3_bram_4,
    ram_block_reg_3_bram_5,
    ram_block_reg_3_bram_6_0,
    ram_block_reg_3_bram_7,
    mem_valid_i_3,
    s00_axi_aresetn,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_bready,
    s00_axi_arvalid,
    s00_axi_rready,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_wstrb);
  output [31:0]ram_rdata;
  output s00_axi_awready;
  output s00_axi_wready;
  output s00_axi_arready;
  output s00_axi_bvalid;
  output s00_axi_rvalid;
  output [0:0]SS;
  output [0:0]\slv_reg3_reg[0] ;
  output \slv_reg3_reg[0]_0 ;
  output [31:0]s00_axi_rdata;
  input s00_axi_aclk;
  input clk;
  input ram_block_reg_3_bram_0;
  input [11:0]Q;
  input [23:0]ram_block_reg_2_bram_0;
  input [0:0]WEBWE;
  input ram_block_reg_0_bram_1;
  input ram_block_reg_0_bram_1_0;
  input [0:0]ram_block_reg_0_bram_1_1;
  input ram_block_reg_0_bram_2;
  input ram_block_reg_0_bram_2_0;
  input [0:0]ram_block_reg_0_bram_2_1;
  input ram_block_reg_0_bram_3;
  input ram_block_reg_0_bram_3_0;
  input [0:0]ram_block_reg_0_bram_3_1;
  input ram_block_reg_0_bram_4;
  input ram_block_reg_0_bram_4_0;
  input [0:0]ram_block_reg_0_bram_4_1;
  input ram_block_reg_0_bram_5;
  input ram_block_reg_0_bram_5_0;
  input [0:0]ram_block_reg_0_bram_5_1;
  input ram_block_reg_2_bram_6;
  input ram_block_reg_3_bram_6;
  input [0:0]ram_block_reg_0_bram_6;
  input ram_block_reg_0_bram_7;
  input ram_block_reg_0_bram_7_0;
  input [0:0]ram_block_reg_0_bram_7_1;
  input [0:0]ram_block_reg_1_bram_0;
  input [0:0]ram_block_reg_1_bram_1;
  input [0:0]ram_block_reg_1_bram_2;
  input [0:0]ram_block_reg_1_bram_3;
  input [0:0]ram_block_reg_1_bram_4;
  input [0:0]ram_block_reg_1_bram_5;
  input [0:0]ram_block_reg_1_bram_6;
  input [0:0]ram_block_reg_1_bram_7;
  input [0:0]ram_block_reg_2_bram_0_0;
  input [0:0]ram_block_reg_2_bram_1;
  input [0:0]ram_block_reg_2_bram_2;
  input [0:0]ram_block_reg_2_bram_3;
  input [0:0]ram_block_reg_2_bram_4;
  input [0:0]ram_block_reg_2_bram_5;
  input [0:0]ram_block_reg_2_bram_6_0;
  input [0:0]ram_block_reg_2_bram_7;
  input [7:0]DINBDIN;
  input [0:0]ram_block_reg_3_bram_0_0;
  input [0:0]ram_block_reg_3_bram_1;
  input [0:0]ram_block_reg_3_bram_2;
  input [0:0]ram_block_reg_3_bram_3;
  input [0:0]ram_block_reg_3_bram_4;
  input [0:0]ram_block_reg_3_bram_5;
  input [0:0]ram_block_reg_3_bram_6_0;
  input [0:0]ram_block_reg_3_bram_7;
  input mem_valid_i_3;
  input s00_axi_aresetn;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_bready;
  input s00_axi_arvalid;
  input s00_axi_rready;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input [3:0]s00_axi_wstrb;

  wire [7:0]DINBDIN;
  wire [11:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire clk;
  wire mem_valid_i_3;
  wire ram_block_reg_0_bram_1;
  wire ram_block_reg_0_bram_1_0;
  wire [0:0]ram_block_reg_0_bram_1_1;
  wire ram_block_reg_0_bram_2;
  wire ram_block_reg_0_bram_2_0;
  wire [0:0]ram_block_reg_0_bram_2_1;
  wire ram_block_reg_0_bram_3;
  wire ram_block_reg_0_bram_3_0;
  wire [0:0]ram_block_reg_0_bram_3_1;
  wire ram_block_reg_0_bram_4;
  wire ram_block_reg_0_bram_4_0;
  wire [0:0]ram_block_reg_0_bram_4_1;
  wire ram_block_reg_0_bram_5;
  wire ram_block_reg_0_bram_5_0;
  wire [0:0]ram_block_reg_0_bram_5_1;
  wire [0:0]ram_block_reg_0_bram_6;
  wire ram_block_reg_0_bram_7;
  wire ram_block_reg_0_bram_7_0;
  wire [0:0]ram_block_reg_0_bram_7_1;
  wire [0:0]ram_block_reg_1_bram_0;
  wire [0:0]ram_block_reg_1_bram_1;
  wire [0:0]ram_block_reg_1_bram_2;
  wire [0:0]ram_block_reg_1_bram_3;
  wire [0:0]ram_block_reg_1_bram_4;
  wire [0:0]ram_block_reg_1_bram_5;
  wire [0:0]ram_block_reg_1_bram_6;
  wire [0:0]ram_block_reg_1_bram_7;
  wire [23:0]ram_block_reg_2_bram_0;
  wire [0:0]ram_block_reg_2_bram_0_0;
  wire [0:0]ram_block_reg_2_bram_1;
  wire [0:0]ram_block_reg_2_bram_2;
  wire [0:0]ram_block_reg_2_bram_3;
  wire [0:0]ram_block_reg_2_bram_4;
  wire [0:0]ram_block_reg_2_bram_5;
  wire ram_block_reg_2_bram_6;
  wire [0:0]ram_block_reg_2_bram_6_0;
  wire [0:0]ram_block_reg_2_bram_7;
  wire ram_block_reg_3_bram_0;
  wire [0:0]ram_block_reg_3_bram_0_0;
  wire [0:0]ram_block_reg_3_bram_1;
  wire [0:0]ram_block_reg_3_bram_2;
  wire [0:0]ram_block_reg_3_bram_3;
  wire [0:0]ram_block_reg_3_bram_4;
  wire [0:0]ram_block_reg_3_bram_5;
  wire ram_block_reg_3_bram_6;
  wire [0:0]ram_block_reg_3_bram_6_0;
  wire [0:0]ram_block_reg_3_bram_7;
  wire [31:0]ram_rdata;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [0:0]\slv_reg3_reg[0] ;
  wire \slv_reg3_reg[0]_0 ;

  design_1_zcu104_0_0_s_bramconfig s_bramconfig_inst
       (.DINBDIN(DINBDIN),
        .Q(Q),
        .SS(SS),
        .WEBWE(WEBWE),
        .axi_arready_reg_0(s00_axi_arready),
        .axi_awready_reg_0(s00_axi_awready),
        .axi_wready_reg_0(s00_axi_wready),
        .clk(clk),
        .mem_valid_i_3(mem_valid_i_3),
        .ram_block_reg_0_bram_1(ram_block_reg_0_bram_1),
        .ram_block_reg_0_bram_1_0(ram_block_reg_0_bram_1_0),
        .ram_block_reg_0_bram_1_1(ram_block_reg_0_bram_1_1),
        .ram_block_reg_0_bram_2(ram_block_reg_0_bram_2),
        .ram_block_reg_0_bram_2_0(ram_block_reg_0_bram_2_0),
        .ram_block_reg_0_bram_2_1(ram_block_reg_0_bram_2_1),
        .ram_block_reg_0_bram_3(ram_block_reg_0_bram_3),
        .ram_block_reg_0_bram_3_0(ram_block_reg_0_bram_3_0),
        .ram_block_reg_0_bram_3_1(ram_block_reg_0_bram_3_1),
        .ram_block_reg_0_bram_4(ram_block_reg_0_bram_4),
        .ram_block_reg_0_bram_4_0(ram_block_reg_0_bram_4_0),
        .ram_block_reg_0_bram_4_1(ram_block_reg_0_bram_4_1),
        .ram_block_reg_0_bram_5(ram_block_reg_0_bram_5),
        .ram_block_reg_0_bram_5_0(ram_block_reg_0_bram_5_0),
        .ram_block_reg_0_bram_5_1(ram_block_reg_0_bram_5_1),
        .ram_block_reg_0_bram_6(ram_block_reg_0_bram_6),
        .ram_block_reg_0_bram_7(ram_block_reg_0_bram_7),
        .ram_block_reg_0_bram_7_0(ram_block_reg_0_bram_7_0),
        .ram_block_reg_0_bram_7_1(ram_block_reg_0_bram_7_1),
        .ram_block_reg_1_bram_0(ram_block_reg_1_bram_0),
        .ram_block_reg_1_bram_1(ram_block_reg_1_bram_1),
        .ram_block_reg_1_bram_2(ram_block_reg_1_bram_2),
        .ram_block_reg_1_bram_3(ram_block_reg_1_bram_3),
        .ram_block_reg_1_bram_4(ram_block_reg_1_bram_4),
        .ram_block_reg_1_bram_5(ram_block_reg_1_bram_5),
        .ram_block_reg_1_bram_6(ram_block_reg_1_bram_6),
        .ram_block_reg_1_bram_7(ram_block_reg_1_bram_7),
        .ram_block_reg_2_bram_0(ram_block_reg_2_bram_0),
        .ram_block_reg_2_bram_0_0(ram_block_reg_2_bram_0_0),
        .ram_block_reg_2_bram_1(ram_block_reg_2_bram_1),
        .ram_block_reg_2_bram_2(ram_block_reg_2_bram_2),
        .ram_block_reg_2_bram_3(ram_block_reg_2_bram_3),
        .ram_block_reg_2_bram_4(ram_block_reg_2_bram_4),
        .ram_block_reg_2_bram_5(ram_block_reg_2_bram_5),
        .ram_block_reg_2_bram_6(ram_block_reg_2_bram_6),
        .ram_block_reg_2_bram_6_0(ram_block_reg_2_bram_6_0),
        .ram_block_reg_2_bram_7(ram_block_reg_2_bram_7),
        .ram_block_reg_3_bram_0(ram_block_reg_3_bram_0),
        .ram_block_reg_3_bram_0_0(ram_block_reg_3_bram_0_0),
        .ram_block_reg_3_bram_1(ram_block_reg_3_bram_1),
        .ram_block_reg_3_bram_2(ram_block_reg_3_bram_2),
        .ram_block_reg_3_bram_3(ram_block_reg_3_bram_3),
        .ram_block_reg_3_bram_4(ram_block_reg_3_bram_4),
        .ram_block_reg_3_bram_5(ram_block_reg_3_bram_5),
        .ram_block_reg_3_bram_6(ram_block_reg_3_bram_6),
        .ram_block_reg_3_bram_6_0(ram_block_reg_3_bram_6_0),
        .ram_block_reg_3_bram_7(ram_block_reg_3_bram_7),
        .ram_rdata(ram_rdata),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .\slv_reg3_reg[0]_0 (\slv_reg3_reg[0] ),
        .\slv_reg3_reg[0]_1 (\slv_reg3_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "picorv32" *) 
module design_1_zcu104_0_0_picorv32
   (trap_reg_0,
    \mem_addr_reg[16]_0 ,
    \mem_addr_reg[16]_1 ,
    DINBDIN,
    ram_ready0,
    Q,
    \mem_wstrb_reg[3]_0 ,
    \mem_wstrb_reg[3]_1 ,
    \mem_wstrb_reg[3]_2 ,
    \mem_wstrb_reg[3]_3 ,
    \mem_wstrb_reg[3]_4 ,
    \mem_wstrb_reg[3]_5 ,
    \mem_wstrb_reg[3]_6 ,
    \mem_wstrb_reg[3]_7 ,
    \mem_wstrb_reg[2]_0 ,
    \mem_wstrb_reg[2]_1 ,
    \mem_wstrb_reg[2]_2 ,
    \mem_wstrb_reg[2]_3 ,
    \mem_wstrb_reg[2]_4 ,
    \mem_wstrb_reg[2]_5 ,
    \mem_wstrb_reg[2]_6 ,
    \mem_wstrb_reg[2]_7 ,
    \mem_wstrb_reg[1]_0 ,
    \mem_wstrb_reg[1]_1 ,
    \mem_wstrb_reg[1]_2 ,
    \mem_wstrb_reg[1]_3 ,
    \mem_wstrb_reg[1]_4 ,
    \mem_wstrb_reg[1]_5 ,
    \mem_wstrb_reg[1]_6 ,
    \mem_wstrb_reg[1]_7 ,
    \mem_wstrb_reg[0]_0 ,
    \mem_wstrb_reg[0]_1 ,
    \mem_wstrb_reg[0]_2 ,
    \mem_wstrb_reg[0]_3 ,
    \mem_wstrb_reg[0]_4 ,
    \mem_wstrb_reg[0]_5 ,
    \mem_wstrb_reg[0]_6 ,
    WEBWE,
    E,
    D,
    \mem_wstrb_reg[3]_8 ,
    \slv_reg3_reg[0] ,
    iomem_ready_reg,
    \mem_wdata_reg[0]_0 ,
    \mem_wdata_reg[7]_0 ,
    \mem_addr_reg[2]_0 ,
    \mem_addr_reg[5]_0 ,
    \mem_addr_reg[13]_0 ,
    \mem_addr_reg[2]_1 ,
    \mem_addr_reg[2]_2 ,
    \mem_wstrb_reg[0]_7 ,
    \mem_addr_reg[15]_0 ,
    \mem_addr_reg[14]_0 ,
    \mem_addr_reg[14]_1 ,
    \mem_addr_reg[15]_1 ,
    \mem_addr_reg[14]_2 ,
    \mem_addr_reg[16]_2 ,
    \mem_addr_reg[14]_3 ,
    \mem_addr_reg[16]_3 ,
    \mem_addr_reg[14]_4 ,
    \mem_addr_reg[15]_2 ,
    \mem_addr_reg[14]_5 ,
    \mem_addr_reg[15]_3 ,
    \mem_addr_reg[14]_6 ,
    \mem_wstrb_reg[2]_8 ,
    clk,
    SS,
    iomem_ready_reg_0,
    ram_ready,
    recv_buf_valid,
    mem_do_rinst_reg_0,
    i_read_ack,
    \iomem_rdata_reg[31] ,
    o_write_message,
    i_read_message,
    o_write_ack,
    \mem_rdata_q_reg[31]_0 ,
    mem_valid_reg_0,
    \send_pattern_reg[8] ,
    \send_pattern_reg[8]_0 ,
    \send_bitcnt_reg[2] ,
    simpleuart_reg_dat_do,
    ram_rdata,
    \mem_rdata_q_reg[31]_1 );
  output trap_reg_0;
  output \mem_addr_reg[16]_0 ;
  output \mem_addr_reg[16]_1 ;
  output [7:0]DINBDIN;
  output ram_ready0;
  output [31:0]Q;
  output [0:0]\mem_wstrb_reg[3]_0 ;
  output [0:0]\mem_wstrb_reg[3]_1 ;
  output [0:0]\mem_wstrb_reg[3]_2 ;
  output [0:0]\mem_wstrb_reg[3]_3 ;
  output [0:0]\mem_wstrb_reg[3]_4 ;
  output [0:0]\mem_wstrb_reg[3]_5 ;
  output [0:0]\mem_wstrb_reg[3]_6 ;
  output [0:0]\mem_wstrb_reg[3]_7 ;
  output [0:0]\mem_wstrb_reg[2]_0 ;
  output [0:0]\mem_wstrb_reg[2]_1 ;
  output [0:0]\mem_wstrb_reg[2]_2 ;
  output [0:0]\mem_wstrb_reg[2]_3 ;
  output [0:0]\mem_wstrb_reg[2]_4 ;
  output [0:0]\mem_wstrb_reg[2]_5 ;
  output [0:0]\mem_wstrb_reg[2]_6 ;
  output [0:0]\mem_wstrb_reg[2]_7 ;
  output [0:0]\mem_wstrb_reg[1]_0 ;
  output [0:0]\mem_wstrb_reg[1]_1 ;
  output [0:0]\mem_wstrb_reg[1]_2 ;
  output [0:0]\mem_wstrb_reg[1]_3 ;
  output [0:0]\mem_wstrb_reg[1]_4 ;
  output [0:0]\mem_wstrb_reg[1]_5 ;
  output [0:0]\mem_wstrb_reg[1]_6 ;
  output [0:0]\mem_wstrb_reg[1]_7 ;
  output [0:0]\mem_wstrb_reg[0]_0 ;
  output [0:0]\mem_wstrb_reg[0]_1 ;
  output [0:0]\mem_wstrb_reg[0]_2 ;
  output [0:0]\mem_wstrb_reg[0]_3 ;
  output [0:0]\mem_wstrb_reg[0]_4 ;
  output [0:0]\mem_wstrb_reg[0]_5 ;
  output [0:0]\mem_wstrb_reg[0]_6 ;
  output [0:0]WEBWE;
  output [3:0]E;
  output [31:0]D;
  output [3:0]\mem_wstrb_reg[3]_8 ;
  output [0:0]\slv_reg3_reg[0] ;
  output iomem_ready_reg;
  output \mem_wdata_reg[0]_0 ;
  output [0:0]\mem_wdata_reg[7]_0 ;
  output \mem_addr_reg[2]_0 ;
  output \mem_addr_reg[5]_0 ;
  output [11:0]\mem_addr_reg[13]_0 ;
  output \mem_addr_reg[2]_1 ;
  output [3:0]\mem_addr_reg[2]_2 ;
  output \mem_wstrb_reg[0]_7 ;
  output \mem_addr_reg[15]_0 ;
  output \mem_addr_reg[14]_0 ;
  output \mem_addr_reg[14]_1 ;
  output \mem_addr_reg[15]_1 ;
  output \mem_addr_reg[14]_2 ;
  output \mem_addr_reg[16]_2 ;
  output \mem_addr_reg[14]_3 ;
  output \mem_addr_reg[16]_3 ;
  output \mem_addr_reg[14]_4 ;
  output \mem_addr_reg[15]_2 ;
  output \mem_addr_reg[14]_5 ;
  output \mem_addr_reg[15]_3 ;
  output \mem_addr_reg[14]_6 ;
  output \mem_wstrb_reg[2]_8 ;
  input clk;
  input [0:0]SS;
  input iomem_ready_reg_0;
  input ram_ready;
  input recv_buf_valid;
  input [0:0]mem_do_rinst_reg_0;
  input i_read_ack;
  input [31:0]\iomem_rdata_reg[31] ;
  input [30:0]o_write_message;
  input [30:0]i_read_message;
  input o_write_ack;
  input [31:0]\mem_rdata_q_reg[31]_0 ;
  input mem_valid_reg_0;
  input \send_pattern_reg[8] ;
  input \send_pattern_reg[8]_0 ;
  input [0:0]\send_bitcnt_reg[2] ;
  input [7:0]simpleuart_reg_dat_do;
  input [31:0]ram_rdata;
  input [31:0]\mem_rdata_q_reg[31]_1 ;

  wire [31:0]D;
  wire [7:0]DINBDIN;
  wire [3:0]E;
  wire [31:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire [31:0]alu_out;
  wire alu_out_0;
  wire [31:0]alu_out_q;
  wire \alu_out_q[0]_i_10_n_0 ;
  wire \alu_out_q[0]_i_11_n_0 ;
  wire \alu_out_q[0]_i_12_n_0 ;
  wire \alu_out_q[0]_i_14_n_0 ;
  wire \alu_out_q[0]_i_15_n_0 ;
  wire \alu_out_q[0]_i_16_n_0 ;
  wire \alu_out_q[0]_i_17_n_0 ;
  wire \alu_out_q[0]_i_18_n_0 ;
  wire \alu_out_q[0]_i_19_n_0 ;
  wire \alu_out_q[0]_i_20_n_0 ;
  wire \alu_out_q[0]_i_21_n_0 ;
  wire \alu_out_q[0]_i_22_n_0 ;
  wire \alu_out_q[0]_i_23_n_0 ;
  wire \alu_out_q[0]_i_24_n_0 ;
  wire \alu_out_q[0]_i_25_n_0 ;
  wire \alu_out_q[0]_i_26_n_0 ;
  wire \alu_out_q[0]_i_27_n_0 ;
  wire \alu_out_q[0]_i_28_n_0 ;
  wire \alu_out_q[0]_i_29_n_0 ;
  wire \alu_out_q[0]_i_2_n_0 ;
  wire \alu_out_q[0]_i_31_n_0 ;
  wire \alu_out_q[0]_i_32_n_0 ;
  wire \alu_out_q[0]_i_33_n_0 ;
  wire \alu_out_q[0]_i_34_n_0 ;
  wire \alu_out_q[0]_i_35_n_0 ;
  wire \alu_out_q[0]_i_36_n_0 ;
  wire \alu_out_q[0]_i_37_n_0 ;
  wire \alu_out_q[0]_i_38_n_0 ;
  wire \alu_out_q[0]_i_39_n_0 ;
  wire \alu_out_q[0]_i_3_n_0 ;
  wire \alu_out_q[0]_i_40_n_0 ;
  wire \alu_out_q[0]_i_41_n_0 ;
  wire \alu_out_q[0]_i_42_n_0 ;
  wire \alu_out_q[0]_i_43_n_0 ;
  wire \alu_out_q[0]_i_44_n_0 ;
  wire \alu_out_q[0]_i_45_n_0 ;
  wire \alu_out_q[0]_i_46_n_0 ;
  wire \alu_out_q[0]_i_47_n_0 ;
  wire \alu_out_q[0]_i_48_n_0 ;
  wire \alu_out_q[0]_i_49_n_0 ;
  wire \alu_out_q[0]_i_50_n_0 ;
  wire \alu_out_q[0]_i_51_n_0 ;
  wire \alu_out_q[0]_i_52_n_0 ;
  wire \alu_out_q[0]_i_53_n_0 ;
  wire \alu_out_q[0]_i_54_n_0 ;
  wire \alu_out_q[0]_i_55_n_0 ;
  wire \alu_out_q[0]_i_56_n_0 ;
  wire \alu_out_q[0]_i_57_n_0 ;
  wire \alu_out_q[0]_i_58_n_0 ;
  wire \alu_out_q[0]_i_59_n_0 ;
  wire \alu_out_q[0]_i_5_n_0 ;
  wire \alu_out_q[0]_i_60_n_0 ;
  wire \alu_out_q[0]_i_61_n_0 ;
  wire \alu_out_q[0]_i_62_n_0 ;
  wire \alu_out_q[0]_i_63_n_0 ;
  wire \alu_out_q[0]_i_64_n_0 ;
  wire \alu_out_q[0]_i_65_n_0 ;
  wire \alu_out_q[0]_i_66_n_0 ;
  wire \alu_out_q[0]_i_67_n_0 ;
  wire \alu_out_q[0]_i_68_n_0 ;
  wire \alu_out_q[0]_i_69_n_0 ;
  wire \alu_out_q[0]_i_70_n_0 ;
  wire \alu_out_q[0]_i_71_n_0 ;
  wire \alu_out_q[0]_i_72_n_0 ;
  wire \alu_out_q[0]_i_73_n_0 ;
  wire \alu_out_q[0]_i_74_n_0 ;
  wire \alu_out_q[0]_i_75_n_0 ;
  wire \alu_out_q[0]_i_76_n_0 ;
  wire \alu_out_q[0]_i_77_n_0 ;
  wire \alu_out_q[0]_i_78_n_0 ;
  wire \alu_out_q[0]_i_79_n_0 ;
  wire \alu_out_q[0]_i_80_n_0 ;
  wire \alu_out_q[0]_i_81_n_0 ;
  wire \alu_out_q[0]_i_82_n_0 ;
  wire \alu_out_q[0]_i_83_n_0 ;
  wire \alu_out_q[0]_i_84_n_0 ;
  wire \alu_out_q[0]_i_85_n_0 ;
  wire \alu_out_q[0]_i_86_n_0 ;
  wire \alu_out_q[10]_i_2_n_0 ;
  wire \alu_out_q[11]_i_2_n_0 ;
  wire \alu_out_q[12]_i_2_n_0 ;
  wire \alu_out_q[13]_i_2_n_0 ;
  wire \alu_out_q[14]_i_2_n_0 ;
  wire \alu_out_q[15]_i_10_n_0 ;
  wire \alu_out_q[15]_i_11_n_0 ;
  wire \alu_out_q[15]_i_2_n_0 ;
  wire \alu_out_q[15]_i_4_n_0 ;
  wire \alu_out_q[15]_i_5_n_0 ;
  wire \alu_out_q[15]_i_6_n_0 ;
  wire \alu_out_q[15]_i_7_n_0 ;
  wire \alu_out_q[15]_i_8_n_0 ;
  wire \alu_out_q[15]_i_9_n_0 ;
  wire \alu_out_q[16]_i_2_n_0 ;
  wire \alu_out_q[17]_i_2_n_0 ;
  wire \alu_out_q[18]_i_2_n_0 ;
  wire \alu_out_q[19]_i_2_n_0 ;
  wire \alu_out_q[1]_i_2_n_0 ;
  wire \alu_out_q[20]_i_2_n_0 ;
  wire \alu_out_q[21]_i_2_n_0 ;
  wire \alu_out_q[22]_i_2_n_0 ;
  wire \alu_out_q[23]_i_10_n_0 ;
  wire \alu_out_q[23]_i_11_n_0 ;
  wire \alu_out_q[23]_i_2_n_0 ;
  wire \alu_out_q[23]_i_4_n_0 ;
  wire \alu_out_q[23]_i_5_n_0 ;
  wire \alu_out_q[23]_i_6_n_0 ;
  wire \alu_out_q[23]_i_7_n_0 ;
  wire \alu_out_q[23]_i_8_n_0 ;
  wire \alu_out_q[23]_i_9_n_0 ;
  wire \alu_out_q[24]_i_2_n_0 ;
  wire \alu_out_q[25]_i_2_n_0 ;
  wire \alu_out_q[26]_i_2_n_0 ;
  wire \alu_out_q[27]_i_2_n_0 ;
  wire \alu_out_q[28]_i_2_n_0 ;
  wire \alu_out_q[29]_i_2_n_0 ;
  wire \alu_out_q[2]_i_2_n_0 ;
  wire \alu_out_q[30]_i_2_n_0 ;
  wire \alu_out_q[31]_i_10_n_0 ;
  wire \alu_out_q[31]_i_11_n_0 ;
  wire \alu_out_q[31]_i_12_n_0 ;
  wire \alu_out_q[31]_i_13_n_0 ;
  wire \alu_out_q[31]_i_14_n_0 ;
  wire \alu_out_q[31]_i_2_n_0 ;
  wire \alu_out_q[31]_i_3_n_0 ;
  wire \alu_out_q[31]_i_4_n_0 ;
  wire \alu_out_q[31]_i_5_n_0 ;
  wire \alu_out_q[31]_i_7_n_0 ;
  wire \alu_out_q[31]_i_8_n_0 ;
  wire \alu_out_q[31]_i_9_n_0 ;
  wire \alu_out_q[3]_i_2_n_0 ;
  wire \alu_out_q[4]_i_2_n_0 ;
  wire \alu_out_q[5]_i_2_n_0 ;
  wire \alu_out_q[6]_i_2_n_0 ;
  wire \alu_out_q[7]_i_10_n_0 ;
  wire \alu_out_q[7]_i_11_n_0 ;
  wire \alu_out_q[7]_i_2_n_0 ;
  wire \alu_out_q[7]_i_4_n_0 ;
  wire \alu_out_q[7]_i_5_n_0 ;
  wire \alu_out_q[7]_i_6_n_0 ;
  wire \alu_out_q[7]_i_7_n_0 ;
  wire \alu_out_q[7]_i_8_n_0 ;
  wire \alu_out_q[7]_i_9_n_0 ;
  wire \alu_out_q[8]_i_2_n_0 ;
  wire \alu_out_q[9]_i_2_n_0 ;
  wire \alu_out_q_reg[0]_i_13_n_0 ;
  wire \alu_out_q_reg[0]_i_13_n_1 ;
  wire \alu_out_q_reg[0]_i_13_n_2 ;
  wire \alu_out_q_reg[0]_i_13_n_3 ;
  wire \alu_out_q_reg[0]_i_13_n_4 ;
  wire \alu_out_q_reg[0]_i_13_n_5 ;
  wire \alu_out_q_reg[0]_i_13_n_6 ;
  wire \alu_out_q_reg[0]_i_13_n_7 ;
  wire \alu_out_q_reg[0]_i_30_n_0 ;
  wire \alu_out_q_reg[0]_i_30_n_1 ;
  wire \alu_out_q_reg[0]_i_30_n_2 ;
  wire \alu_out_q_reg[0]_i_30_n_3 ;
  wire \alu_out_q_reg[0]_i_30_n_4 ;
  wire \alu_out_q_reg[0]_i_30_n_5 ;
  wire \alu_out_q_reg[0]_i_30_n_6 ;
  wire \alu_out_q_reg[0]_i_30_n_7 ;
  wire \alu_out_q_reg[0]_i_6_n_5 ;
  wire \alu_out_q_reg[0]_i_6_n_6 ;
  wire \alu_out_q_reg[0]_i_6_n_7 ;
  wire \alu_out_q_reg[0]_i_7_n_1 ;
  wire \alu_out_q_reg[0]_i_7_n_2 ;
  wire \alu_out_q_reg[0]_i_7_n_3 ;
  wire \alu_out_q_reg[0]_i_7_n_4 ;
  wire \alu_out_q_reg[0]_i_7_n_5 ;
  wire \alu_out_q_reg[0]_i_7_n_6 ;
  wire \alu_out_q_reg[0]_i_7_n_7 ;
  wire \alu_out_q_reg[0]_i_8_n_1 ;
  wire \alu_out_q_reg[0]_i_8_n_2 ;
  wire \alu_out_q_reg[0]_i_8_n_3 ;
  wire \alu_out_q_reg[0]_i_8_n_4 ;
  wire \alu_out_q_reg[0]_i_8_n_5 ;
  wire \alu_out_q_reg[0]_i_8_n_6 ;
  wire \alu_out_q_reg[0]_i_8_n_7 ;
  wire \alu_out_q_reg[0]_i_9_n_0 ;
  wire \alu_out_q_reg[0]_i_9_n_1 ;
  wire \alu_out_q_reg[0]_i_9_n_2 ;
  wire \alu_out_q_reg[0]_i_9_n_3 ;
  wire \alu_out_q_reg[0]_i_9_n_4 ;
  wire \alu_out_q_reg[0]_i_9_n_5 ;
  wire \alu_out_q_reg[0]_i_9_n_6 ;
  wire \alu_out_q_reg[0]_i_9_n_7 ;
  wire \alu_out_q_reg[15]_i_3_n_0 ;
  wire \alu_out_q_reg[15]_i_3_n_1 ;
  wire \alu_out_q_reg[15]_i_3_n_10 ;
  wire \alu_out_q_reg[15]_i_3_n_11 ;
  wire \alu_out_q_reg[15]_i_3_n_12 ;
  wire \alu_out_q_reg[15]_i_3_n_13 ;
  wire \alu_out_q_reg[15]_i_3_n_14 ;
  wire \alu_out_q_reg[15]_i_3_n_15 ;
  wire \alu_out_q_reg[15]_i_3_n_2 ;
  wire \alu_out_q_reg[15]_i_3_n_3 ;
  wire \alu_out_q_reg[15]_i_3_n_4 ;
  wire \alu_out_q_reg[15]_i_3_n_5 ;
  wire \alu_out_q_reg[15]_i_3_n_6 ;
  wire \alu_out_q_reg[15]_i_3_n_7 ;
  wire \alu_out_q_reg[15]_i_3_n_8 ;
  wire \alu_out_q_reg[15]_i_3_n_9 ;
  wire \alu_out_q_reg[23]_i_3_n_0 ;
  wire \alu_out_q_reg[23]_i_3_n_1 ;
  wire \alu_out_q_reg[23]_i_3_n_10 ;
  wire \alu_out_q_reg[23]_i_3_n_11 ;
  wire \alu_out_q_reg[23]_i_3_n_12 ;
  wire \alu_out_q_reg[23]_i_3_n_13 ;
  wire \alu_out_q_reg[23]_i_3_n_14 ;
  wire \alu_out_q_reg[23]_i_3_n_15 ;
  wire \alu_out_q_reg[23]_i_3_n_2 ;
  wire \alu_out_q_reg[23]_i_3_n_3 ;
  wire \alu_out_q_reg[23]_i_3_n_4 ;
  wire \alu_out_q_reg[23]_i_3_n_5 ;
  wire \alu_out_q_reg[23]_i_3_n_6 ;
  wire \alu_out_q_reg[23]_i_3_n_7 ;
  wire \alu_out_q_reg[23]_i_3_n_8 ;
  wire \alu_out_q_reg[23]_i_3_n_9 ;
  wire \alu_out_q_reg[31]_i_6_n_1 ;
  wire \alu_out_q_reg[31]_i_6_n_10 ;
  wire \alu_out_q_reg[31]_i_6_n_11 ;
  wire \alu_out_q_reg[31]_i_6_n_12 ;
  wire \alu_out_q_reg[31]_i_6_n_13 ;
  wire \alu_out_q_reg[31]_i_6_n_14 ;
  wire \alu_out_q_reg[31]_i_6_n_15 ;
  wire \alu_out_q_reg[31]_i_6_n_2 ;
  wire \alu_out_q_reg[31]_i_6_n_3 ;
  wire \alu_out_q_reg[31]_i_6_n_4 ;
  wire \alu_out_q_reg[31]_i_6_n_5 ;
  wire \alu_out_q_reg[31]_i_6_n_6 ;
  wire \alu_out_q_reg[31]_i_6_n_7 ;
  wire \alu_out_q_reg[31]_i_6_n_8 ;
  wire \alu_out_q_reg[31]_i_6_n_9 ;
  wire \alu_out_q_reg[7]_i_3_n_0 ;
  wire \alu_out_q_reg[7]_i_3_n_1 ;
  wire \alu_out_q_reg[7]_i_3_n_10 ;
  wire \alu_out_q_reg[7]_i_3_n_11 ;
  wire \alu_out_q_reg[7]_i_3_n_12 ;
  wire \alu_out_q_reg[7]_i_3_n_13 ;
  wire \alu_out_q_reg[7]_i_3_n_14 ;
  wire \alu_out_q_reg[7]_i_3_n_15 ;
  wire \alu_out_q_reg[7]_i_3_n_2 ;
  wire \alu_out_q_reg[7]_i_3_n_3 ;
  wire \alu_out_q_reg[7]_i_3_n_4 ;
  wire \alu_out_q_reg[7]_i_3_n_5 ;
  wire \alu_out_q_reg[7]_i_3_n_6 ;
  wire \alu_out_q_reg[7]_i_3_n_7 ;
  wire \alu_out_q_reg[7]_i_3_n_8 ;
  wire \alu_out_q_reg[7]_i_3_n_9 ;
  wire clk;
  wire \count_cycle[0]_i_2_n_0 ;
  wire [63:0]count_cycle_reg;
  wire \count_cycle_reg[0]_i_1_n_0 ;
  wire \count_cycle_reg[0]_i_1_n_1 ;
  wire \count_cycle_reg[0]_i_1_n_10 ;
  wire \count_cycle_reg[0]_i_1_n_11 ;
  wire \count_cycle_reg[0]_i_1_n_12 ;
  wire \count_cycle_reg[0]_i_1_n_13 ;
  wire \count_cycle_reg[0]_i_1_n_14 ;
  wire \count_cycle_reg[0]_i_1_n_15 ;
  wire \count_cycle_reg[0]_i_1_n_2 ;
  wire \count_cycle_reg[0]_i_1_n_3 ;
  wire \count_cycle_reg[0]_i_1_n_4 ;
  wire \count_cycle_reg[0]_i_1_n_5 ;
  wire \count_cycle_reg[0]_i_1_n_6 ;
  wire \count_cycle_reg[0]_i_1_n_7 ;
  wire \count_cycle_reg[0]_i_1_n_8 ;
  wire \count_cycle_reg[0]_i_1_n_9 ;
  wire \count_cycle_reg[16]_i_1_n_0 ;
  wire \count_cycle_reg[16]_i_1_n_1 ;
  wire \count_cycle_reg[16]_i_1_n_10 ;
  wire \count_cycle_reg[16]_i_1_n_11 ;
  wire \count_cycle_reg[16]_i_1_n_12 ;
  wire \count_cycle_reg[16]_i_1_n_13 ;
  wire \count_cycle_reg[16]_i_1_n_14 ;
  wire \count_cycle_reg[16]_i_1_n_15 ;
  wire \count_cycle_reg[16]_i_1_n_2 ;
  wire \count_cycle_reg[16]_i_1_n_3 ;
  wire \count_cycle_reg[16]_i_1_n_4 ;
  wire \count_cycle_reg[16]_i_1_n_5 ;
  wire \count_cycle_reg[16]_i_1_n_6 ;
  wire \count_cycle_reg[16]_i_1_n_7 ;
  wire \count_cycle_reg[16]_i_1_n_8 ;
  wire \count_cycle_reg[16]_i_1_n_9 ;
  wire \count_cycle_reg[24]_i_1_n_0 ;
  wire \count_cycle_reg[24]_i_1_n_1 ;
  wire \count_cycle_reg[24]_i_1_n_10 ;
  wire \count_cycle_reg[24]_i_1_n_11 ;
  wire \count_cycle_reg[24]_i_1_n_12 ;
  wire \count_cycle_reg[24]_i_1_n_13 ;
  wire \count_cycle_reg[24]_i_1_n_14 ;
  wire \count_cycle_reg[24]_i_1_n_15 ;
  wire \count_cycle_reg[24]_i_1_n_2 ;
  wire \count_cycle_reg[24]_i_1_n_3 ;
  wire \count_cycle_reg[24]_i_1_n_4 ;
  wire \count_cycle_reg[24]_i_1_n_5 ;
  wire \count_cycle_reg[24]_i_1_n_6 ;
  wire \count_cycle_reg[24]_i_1_n_7 ;
  wire \count_cycle_reg[24]_i_1_n_8 ;
  wire \count_cycle_reg[24]_i_1_n_9 ;
  wire \count_cycle_reg[32]_i_1_n_0 ;
  wire \count_cycle_reg[32]_i_1_n_1 ;
  wire \count_cycle_reg[32]_i_1_n_10 ;
  wire \count_cycle_reg[32]_i_1_n_11 ;
  wire \count_cycle_reg[32]_i_1_n_12 ;
  wire \count_cycle_reg[32]_i_1_n_13 ;
  wire \count_cycle_reg[32]_i_1_n_14 ;
  wire \count_cycle_reg[32]_i_1_n_15 ;
  wire \count_cycle_reg[32]_i_1_n_2 ;
  wire \count_cycle_reg[32]_i_1_n_3 ;
  wire \count_cycle_reg[32]_i_1_n_4 ;
  wire \count_cycle_reg[32]_i_1_n_5 ;
  wire \count_cycle_reg[32]_i_1_n_6 ;
  wire \count_cycle_reg[32]_i_1_n_7 ;
  wire \count_cycle_reg[32]_i_1_n_8 ;
  wire \count_cycle_reg[32]_i_1_n_9 ;
  wire \count_cycle_reg[40]_i_1_n_0 ;
  wire \count_cycle_reg[40]_i_1_n_1 ;
  wire \count_cycle_reg[40]_i_1_n_10 ;
  wire \count_cycle_reg[40]_i_1_n_11 ;
  wire \count_cycle_reg[40]_i_1_n_12 ;
  wire \count_cycle_reg[40]_i_1_n_13 ;
  wire \count_cycle_reg[40]_i_1_n_14 ;
  wire \count_cycle_reg[40]_i_1_n_15 ;
  wire \count_cycle_reg[40]_i_1_n_2 ;
  wire \count_cycle_reg[40]_i_1_n_3 ;
  wire \count_cycle_reg[40]_i_1_n_4 ;
  wire \count_cycle_reg[40]_i_1_n_5 ;
  wire \count_cycle_reg[40]_i_1_n_6 ;
  wire \count_cycle_reg[40]_i_1_n_7 ;
  wire \count_cycle_reg[40]_i_1_n_8 ;
  wire \count_cycle_reg[40]_i_1_n_9 ;
  wire \count_cycle_reg[48]_i_1_n_0 ;
  wire \count_cycle_reg[48]_i_1_n_1 ;
  wire \count_cycle_reg[48]_i_1_n_10 ;
  wire \count_cycle_reg[48]_i_1_n_11 ;
  wire \count_cycle_reg[48]_i_1_n_12 ;
  wire \count_cycle_reg[48]_i_1_n_13 ;
  wire \count_cycle_reg[48]_i_1_n_14 ;
  wire \count_cycle_reg[48]_i_1_n_15 ;
  wire \count_cycle_reg[48]_i_1_n_2 ;
  wire \count_cycle_reg[48]_i_1_n_3 ;
  wire \count_cycle_reg[48]_i_1_n_4 ;
  wire \count_cycle_reg[48]_i_1_n_5 ;
  wire \count_cycle_reg[48]_i_1_n_6 ;
  wire \count_cycle_reg[48]_i_1_n_7 ;
  wire \count_cycle_reg[48]_i_1_n_8 ;
  wire \count_cycle_reg[48]_i_1_n_9 ;
  wire \count_cycle_reg[56]_i_1_n_1 ;
  wire \count_cycle_reg[56]_i_1_n_10 ;
  wire \count_cycle_reg[56]_i_1_n_11 ;
  wire \count_cycle_reg[56]_i_1_n_12 ;
  wire \count_cycle_reg[56]_i_1_n_13 ;
  wire \count_cycle_reg[56]_i_1_n_14 ;
  wire \count_cycle_reg[56]_i_1_n_15 ;
  wire \count_cycle_reg[56]_i_1_n_2 ;
  wire \count_cycle_reg[56]_i_1_n_3 ;
  wire \count_cycle_reg[56]_i_1_n_4 ;
  wire \count_cycle_reg[56]_i_1_n_5 ;
  wire \count_cycle_reg[56]_i_1_n_6 ;
  wire \count_cycle_reg[56]_i_1_n_7 ;
  wire \count_cycle_reg[56]_i_1_n_8 ;
  wire \count_cycle_reg[56]_i_1_n_9 ;
  wire \count_cycle_reg[8]_i_1_n_0 ;
  wire \count_cycle_reg[8]_i_1_n_1 ;
  wire \count_cycle_reg[8]_i_1_n_10 ;
  wire \count_cycle_reg[8]_i_1_n_11 ;
  wire \count_cycle_reg[8]_i_1_n_12 ;
  wire \count_cycle_reg[8]_i_1_n_13 ;
  wire \count_cycle_reg[8]_i_1_n_14 ;
  wire \count_cycle_reg[8]_i_1_n_15 ;
  wire \count_cycle_reg[8]_i_1_n_2 ;
  wire \count_cycle_reg[8]_i_1_n_3 ;
  wire \count_cycle_reg[8]_i_1_n_4 ;
  wire \count_cycle_reg[8]_i_1_n_5 ;
  wire \count_cycle_reg[8]_i_1_n_6 ;
  wire \count_cycle_reg[8]_i_1_n_7 ;
  wire \count_cycle_reg[8]_i_1_n_8 ;
  wire \count_cycle_reg[8]_i_1_n_9 ;
  wire count_instr;
  wire \count_instr[0]_i_3_n_0 ;
  wire \count_instr_reg[0]_i_2_n_0 ;
  wire \count_instr_reg[0]_i_2_n_1 ;
  wire \count_instr_reg[0]_i_2_n_10 ;
  wire \count_instr_reg[0]_i_2_n_11 ;
  wire \count_instr_reg[0]_i_2_n_12 ;
  wire \count_instr_reg[0]_i_2_n_13 ;
  wire \count_instr_reg[0]_i_2_n_14 ;
  wire \count_instr_reg[0]_i_2_n_15 ;
  wire \count_instr_reg[0]_i_2_n_2 ;
  wire \count_instr_reg[0]_i_2_n_3 ;
  wire \count_instr_reg[0]_i_2_n_4 ;
  wire \count_instr_reg[0]_i_2_n_5 ;
  wire \count_instr_reg[0]_i_2_n_6 ;
  wire \count_instr_reg[0]_i_2_n_7 ;
  wire \count_instr_reg[0]_i_2_n_8 ;
  wire \count_instr_reg[0]_i_2_n_9 ;
  wire \count_instr_reg[16]_i_1_n_0 ;
  wire \count_instr_reg[16]_i_1_n_1 ;
  wire \count_instr_reg[16]_i_1_n_10 ;
  wire \count_instr_reg[16]_i_1_n_11 ;
  wire \count_instr_reg[16]_i_1_n_12 ;
  wire \count_instr_reg[16]_i_1_n_13 ;
  wire \count_instr_reg[16]_i_1_n_14 ;
  wire \count_instr_reg[16]_i_1_n_15 ;
  wire \count_instr_reg[16]_i_1_n_2 ;
  wire \count_instr_reg[16]_i_1_n_3 ;
  wire \count_instr_reg[16]_i_1_n_4 ;
  wire \count_instr_reg[16]_i_1_n_5 ;
  wire \count_instr_reg[16]_i_1_n_6 ;
  wire \count_instr_reg[16]_i_1_n_7 ;
  wire \count_instr_reg[16]_i_1_n_8 ;
  wire \count_instr_reg[16]_i_1_n_9 ;
  wire \count_instr_reg[24]_i_1_n_0 ;
  wire \count_instr_reg[24]_i_1_n_1 ;
  wire \count_instr_reg[24]_i_1_n_10 ;
  wire \count_instr_reg[24]_i_1_n_11 ;
  wire \count_instr_reg[24]_i_1_n_12 ;
  wire \count_instr_reg[24]_i_1_n_13 ;
  wire \count_instr_reg[24]_i_1_n_14 ;
  wire \count_instr_reg[24]_i_1_n_15 ;
  wire \count_instr_reg[24]_i_1_n_2 ;
  wire \count_instr_reg[24]_i_1_n_3 ;
  wire \count_instr_reg[24]_i_1_n_4 ;
  wire \count_instr_reg[24]_i_1_n_5 ;
  wire \count_instr_reg[24]_i_1_n_6 ;
  wire \count_instr_reg[24]_i_1_n_7 ;
  wire \count_instr_reg[24]_i_1_n_8 ;
  wire \count_instr_reg[24]_i_1_n_9 ;
  wire \count_instr_reg[32]_i_1_n_0 ;
  wire \count_instr_reg[32]_i_1_n_1 ;
  wire \count_instr_reg[32]_i_1_n_10 ;
  wire \count_instr_reg[32]_i_1_n_11 ;
  wire \count_instr_reg[32]_i_1_n_12 ;
  wire \count_instr_reg[32]_i_1_n_13 ;
  wire \count_instr_reg[32]_i_1_n_14 ;
  wire \count_instr_reg[32]_i_1_n_15 ;
  wire \count_instr_reg[32]_i_1_n_2 ;
  wire \count_instr_reg[32]_i_1_n_3 ;
  wire \count_instr_reg[32]_i_1_n_4 ;
  wire \count_instr_reg[32]_i_1_n_5 ;
  wire \count_instr_reg[32]_i_1_n_6 ;
  wire \count_instr_reg[32]_i_1_n_7 ;
  wire \count_instr_reg[32]_i_1_n_8 ;
  wire \count_instr_reg[32]_i_1_n_9 ;
  wire \count_instr_reg[40]_i_1_n_0 ;
  wire \count_instr_reg[40]_i_1_n_1 ;
  wire \count_instr_reg[40]_i_1_n_10 ;
  wire \count_instr_reg[40]_i_1_n_11 ;
  wire \count_instr_reg[40]_i_1_n_12 ;
  wire \count_instr_reg[40]_i_1_n_13 ;
  wire \count_instr_reg[40]_i_1_n_14 ;
  wire \count_instr_reg[40]_i_1_n_15 ;
  wire \count_instr_reg[40]_i_1_n_2 ;
  wire \count_instr_reg[40]_i_1_n_3 ;
  wire \count_instr_reg[40]_i_1_n_4 ;
  wire \count_instr_reg[40]_i_1_n_5 ;
  wire \count_instr_reg[40]_i_1_n_6 ;
  wire \count_instr_reg[40]_i_1_n_7 ;
  wire \count_instr_reg[40]_i_1_n_8 ;
  wire \count_instr_reg[40]_i_1_n_9 ;
  wire \count_instr_reg[48]_i_1_n_0 ;
  wire \count_instr_reg[48]_i_1_n_1 ;
  wire \count_instr_reg[48]_i_1_n_10 ;
  wire \count_instr_reg[48]_i_1_n_11 ;
  wire \count_instr_reg[48]_i_1_n_12 ;
  wire \count_instr_reg[48]_i_1_n_13 ;
  wire \count_instr_reg[48]_i_1_n_14 ;
  wire \count_instr_reg[48]_i_1_n_15 ;
  wire \count_instr_reg[48]_i_1_n_2 ;
  wire \count_instr_reg[48]_i_1_n_3 ;
  wire \count_instr_reg[48]_i_1_n_4 ;
  wire \count_instr_reg[48]_i_1_n_5 ;
  wire \count_instr_reg[48]_i_1_n_6 ;
  wire \count_instr_reg[48]_i_1_n_7 ;
  wire \count_instr_reg[48]_i_1_n_8 ;
  wire \count_instr_reg[48]_i_1_n_9 ;
  wire \count_instr_reg[56]_i_1_n_1 ;
  wire \count_instr_reg[56]_i_1_n_10 ;
  wire \count_instr_reg[56]_i_1_n_11 ;
  wire \count_instr_reg[56]_i_1_n_12 ;
  wire \count_instr_reg[56]_i_1_n_13 ;
  wire \count_instr_reg[56]_i_1_n_14 ;
  wire \count_instr_reg[56]_i_1_n_15 ;
  wire \count_instr_reg[56]_i_1_n_2 ;
  wire \count_instr_reg[56]_i_1_n_3 ;
  wire \count_instr_reg[56]_i_1_n_4 ;
  wire \count_instr_reg[56]_i_1_n_5 ;
  wire \count_instr_reg[56]_i_1_n_6 ;
  wire \count_instr_reg[56]_i_1_n_7 ;
  wire \count_instr_reg[56]_i_1_n_8 ;
  wire \count_instr_reg[56]_i_1_n_9 ;
  wire \count_instr_reg[8]_i_1_n_0 ;
  wire \count_instr_reg[8]_i_1_n_1 ;
  wire \count_instr_reg[8]_i_1_n_10 ;
  wire \count_instr_reg[8]_i_1_n_11 ;
  wire \count_instr_reg[8]_i_1_n_12 ;
  wire \count_instr_reg[8]_i_1_n_13 ;
  wire \count_instr_reg[8]_i_1_n_14 ;
  wire \count_instr_reg[8]_i_1_n_15 ;
  wire \count_instr_reg[8]_i_1_n_2 ;
  wire \count_instr_reg[8]_i_1_n_3 ;
  wire \count_instr_reg[8]_i_1_n_4 ;
  wire \count_instr_reg[8]_i_1_n_5 ;
  wire \count_instr_reg[8]_i_1_n_6 ;
  wire \count_instr_reg[8]_i_1_n_7 ;
  wire \count_instr_reg[8]_i_1_n_8 ;
  wire \count_instr_reg[8]_i_1_n_9 ;
  wire \count_instr_reg_n_0_[0] ;
  wire \count_instr_reg_n_0_[10] ;
  wire \count_instr_reg_n_0_[11] ;
  wire \count_instr_reg_n_0_[12] ;
  wire \count_instr_reg_n_0_[13] ;
  wire \count_instr_reg_n_0_[14] ;
  wire \count_instr_reg_n_0_[15] ;
  wire \count_instr_reg_n_0_[16] ;
  wire \count_instr_reg_n_0_[17] ;
  wire \count_instr_reg_n_0_[18] ;
  wire \count_instr_reg_n_0_[19] ;
  wire \count_instr_reg_n_0_[1] ;
  wire \count_instr_reg_n_0_[20] ;
  wire \count_instr_reg_n_0_[21] ;
  wire \count_instr_reg_n_0_[22] ;
  wire \count_instr_reg_n_0_[23] ;
  wire \count_instr_reg_n_0_[24] ;
  wire \count_instr_reg_n_0_[25] ;
  wire \count_instr_reg_n_0_[26] ;
  wire \count_instr_reg_n_0_[27] ;
  wire \count_instr_reg_n_0_[28] ;
  wire \count_instr_reg_n_0_[29] ;
  wire \count_instr_reg_n_0_[2] ;
  wire \count_instr_reg_n_0_[30] ;
  wire \count_instr_reg_n_0_[31] ;
  wire \count_instr_reg_n_0_[3] ;
  wire \count_instr_reg_n_0_[4] ;
  wire \count_instr_reg_n_0_[5] ;
  wire \count_instr_reg_n_0_[6] ;
  wire \count_instr_reg_n_0_[7] ;
  wire \count_instr_reg_n_0_[8] ;
  wire \count_instr_reg_n_0_[9] ;
  wire [7:0]cpu_state0_out;
  wire \cpu_state[2]_i_2_n_0 ;
  wire \cpu_state[3]_i_2_n_0 ;
  wire \cpu_state[3]_i_3_n_0 ;
  wire \cpu_state[6]_i_2_n_0 ;
  wire \cpu_state[7]_i_10_n_0 ;
  wire \cpu_state[7]_i_11_n_0 ;
  wire \cpu_state[7]_i_12_n_0 ;
  wire \cpu_state[7]_i_13_n_0 ;
  wire \cpu_state[7]_i_14_n_0 ;
  wire \cpu_state[7]_i_15_n_0 ;
  wire \cpu_state[7]_i_16_n_0 ;
  wire \cpu_state[7]_i_17_n_0 ;
  wire \cpu_state[7]_i_18_n_0 ;
  wire \cpu_state[7]_i_19_n_0 ;
  wire \cpu_state[7]_i_1_n_0 ;
  wire \cpu_state[7]_i_20_n_0 ;
  wire \cpu_state[7]_i_21_n_0 ;
  wire \cpu_state[7]_i_2_n_0 ;
  wire \cpu_state[7]_i_4_n_0 ;
  wire \cpu_state[7]_i_6_n_0 ;
  wire \cpu_state[7]_i_7_n_0 ;
  wire \cpu_state[7]_i_8_n_0 ;
  wire \cpu_state_reg_n_0_[0] ;
  wire \cpu_state_reg_n_0_[1] ;
  wire \cpu_state_reg_n_0_[2] ;
  wire \cpu_state_reg_n_0_[3] ;
  wire \cpu_state_reg_n_0_[5] ;
  wire \cpu_state_reg_n_0_[7] ;
  wire cpuregs_reg_r1_0_31_0_13_i_10_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_11_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_12_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_13_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_14_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_15_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_16_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_10;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_11;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_12;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_13;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_14;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_2;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_3;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_4;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_5;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_6;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_7;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_8;
  wire cpuregs_reg_r1_0_31_0_13_i_17_n_9;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_1;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_10;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_11;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_12;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_13;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_14;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_15;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_2;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_3;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_4;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_5;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_6;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_7;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_8;
  wire cpuregs_reg_r1_0_31_0_13_i_18_n_9;
  wire cpuregs_reg_r1_0_31_0_13_i_19_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_1_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_20_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_2_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_3_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_4_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_5_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_6_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_7_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_8_n_0;
  wire cpuregs_reg_r1_0_31_0_13_i_9_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_10_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_11_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_12_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_13_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_14_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_10;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_11;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_12;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_13;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_14;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_15;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_2;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_3;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_4;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_5;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_6;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_7;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_8;
  wire cpuregs_reg_r1_0_31_14_27_i_15_n_9;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_1;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_10;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_11;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_12;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_13;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_14;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_15;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_2;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_3;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_4;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_5;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_6;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_7;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_8;
  wire cpuregs_reg_r1_0_31_14_27_i_16_n_9;
  wire cpuregs_reg_r1_0_31_14_27_i_1_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_2_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_3_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_4_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_5_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_6_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_7_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_8_n_0;
  wire cpuregs_reg_r1_0_31_14_27_i_9_n_0;
  wire cpuregs_reg_r1_0_31_28_31_i_1_n_0;
  wire cpuregs_reg_r1_0_31_28_31_i_2_n_0;
  wire cpuregs_reg_r1_0_31_28_31_i_3_n_0;
  wire cpuregs_reg_r1_0_31_28_31_i_4_n_0;
  wire [31:1]current_pc;
  wire [31:0]data3;
  wire data4;
  wire data5;
  wire [19:0]decoded_imm;
  wire \decoded_imm[0]_i_2_n_0 ;
  wire \decoded_imm[10]_i_2_n_0 ;
  wire \decoded_imm[11]_i_2_n_0 ;
  wire \decoded_imm[11]_i_3_n_0 ;
  wire \decoded_imm[11]_i_4_n_0 ;
  wire \decoded_imm[11]_i_5_n_0 ;
  wire \decoded_imm[19]_i_2_n_0 ;
  wire \decoded_imm[20]_i_1_n_0 ;
  wire \decoded_imm[21]_i_1_n_0 ;
  wire \decoded_imm[22]_i_1_n_0 ;
  wire \decoded_imm[23]_i_1_n_0 ;
  wire \decoded_imm[24]_i_1_n_0 ;
  wire \decoded_imm[25]_i_1_n_0 ;
  wire \decoded_imm[26]_i_1_n_0 ;
  wire \decoded_imm[27]_i_1_n_0 ;
  wire \decoded_imm[28]_i_1_n_0 ;
  wire \decoded_imm[29]_i_1_n_0 ;
  wire \decoded_imm[30]_i_1_n_0 ;
  wire \decoded_imm[31]_i_1_n_0 ;
  wire \decoded_imm[31]_i_2_n_0 ;
  wire \decoded_imm[4]_i_2_n_0 ;
  wire [25:1]decoded_imm_j;
  wire \decoded_imm_j[10]_i_1_n_0 ;
  wire \decoded_imm_j[10]_i_3_n_0 ;
  wire \decoded_imm_j[12]_i_1_n_0 ;
  wire \decoded_imm_j[12]_i_3_n_0 ;
  wire \decoded_imm_j[13]_i_1_n_0 ;
  wire \decoded_imm_j[13]_i_3_n_0 ;
  wire \decoded_imm_j[14]_i_1_n_0 ;
  wire \decoded_imm_j[14]_i_3_n_0 ;
  wire \decoded_imm_j[25]_i_3_n_0 ;
  wire \decoded_imm_j[5]_i_1_n_0 ;
  wire \decoded_imm_j[5]_i_3_n_0 ;
  wire \decoded_imm_j[6]_i_1_n_0 ;
  wire \decoded_imm_j[6]_i_3_n_0 ;
  wire \decoded_imm_j[7]_i_1_n_0 ;
  wire \decoded_imm_j[7]_i_3_n_0 ;
  wire \decoded_imm_j[8]_i_1_n_0 ;
  wire \decoded_imm_j[8]_i_3_n_0 ;
  wire \decoded_imm_j[9]_i_1_n_0 ;
  wire \decoded_imm_j[9]_i_3_n_0 ;
  wire \decoded_imm_reg_n_0_[0] ;
  wire \decoded_imm_reg_n_0_[10] ;
  wire \decoded_imm_reg_n_0_[11] ;
  wire \decoded_imm_reg_n_0_[12] ;
  wire \decoded_imm_reg_n_0_[13] ;
  wire \decoded_imm_reg_n_0_[14] ;
  wire \decoded_imm_reg_n_0_[15] ;
  wire \decoded_imm_reg_n_0_[16] ;
  wire \decoded_imm_reg_n_0_[17] ;
  wire \decoded_imm_reg_n_0_[18] ;
  wire \decoded_imm_reg_n_0_[19] ;
  wire \decoded_imm_reg_n_0_[1] ;
  wire \decoded_imm_reg_n_0_[20] ;
  wire \decoded_imm_reg_n_0_[21] ;
  wire \decoded_imm_reg_n_0_[22] ;
  wire \decoded_imm_reg_n_0_[23] ;
  wire \decoded_imm_reg_n_0_[24] ;
  wire \decoded_imm_reg_n_0_[25] ;
  wire \decoded_imm_reg_n_0_[26] ;
  wire \decoded_imm_reg_n_0_[27] ;
  wire \decoded_imm_reg_n_0_[28] ;
  wire \decoded_imm_reg_n_0_[29] ;
  wire \decoded_imm_reg_n_0_[2] ;
  wire \decoded_imm_reg_n_0_[30] ;
  wire \decoded_imm_reg_n_0_[31] ;
  wire \decoded_imm_reg_n_0_[3] ;
  wire \decoded_imm_reg_n_0_[4] ;
  wire \decoded_imm_reg_n_0_[5] ;
  wire \decoded_imm_reg_n_0_[6] ;
  wire \decoded_imm_reg_n_0_[7] ;
  wire \decoded_imm_reg_n_0_[8] ;
  wire \decoded_imm_reg_n_0_[9] ;
  wire [4:0]decoded_rd;
  wire \decoded_rd[1]_i_1_n_0 ;
  wire \decoded_rd[1]_i_3_n_0 ;
  wire \decoded_rd[2]_i_1_n_0 ;
  wire \decoded_rd[2]_i_3_n_0 ;
  wire \decoded_rd[3]_i_1_n_0 ;
  wire \decoded_rd[3]_i_3_n_0 ;
  wire \decoded_rd[4]_i_1_n_0 ;
  wire \decoded_rd[4]_i_3_n_0 ;
  wire [4:0]decoded_rs1;
  wire [4:0]decoded_rs1__0;
  wire \decoded_rs1_rep[0]_i_1_n_0 ;
  wire \decoded_rs1_rep[0]_i_3_n_0 ;
  wire \decoded_rs1_rep[1]_i_1_n_0 ;
  wire \decoded_rs1_rep[1]_i_3_n_0 ;
  wire \decoded_rs1_rep[2]_i_1_n_0 ;
  wire \decoded_rs1_rep[2]_i_3_n_0 ;
  wire \decoded_rs1_rep[3]_i_1_n_0 ;
  wire \decoded_rs1_rep[3]_i_3_n_0 ;
  wire \decoded_rs1_rep[4]_i_1_n_0 ;
  wire \decoded_rs1_rep[4]_i_3_n_0 ;
  wire [4:0]decoded_rs2;
  wire \decoded_rs2_rep[0]_i_3_n_0 ;
  wire \decoded_rs2_rep[1]_i_3_n_0 ;
  wire \decoded_rs2_rep[2]_i_3_n_0 ;
  wire \decoded_rs2_rep[3]_i_3_n_0 ;
  wire \decoded_rs2_rep[4]_i_3_n_0 ;
  wire decoder_pseudo_trigger;
  wire decoder_pseudo_trigger_i_2_n_0;
  wire decoder_pseudo_trigger_reg_n_0;
  wire decoder_trigger1;
  wire decoder_trigger_i_1_n_0;
  wire decoder_trigger_i_2_n_0;
  wire decoder_trigger_i_3_n_0;
  wire decoder_trigger_reg_n_0;
  wire gpio1__4;
  wire \gpio[1]_i_5_n_0 ;
  wire i_read_ack;
  wire [30:0]i_read_message;
  wire instr_add;
  wire instr_add0;
  wire instr_addi;
  wire instr_addi0;
  wire instr_and;
  wire instr_and0;
  wire instr_and_i_3_n_0;
  wire instr_andi;
  wire instr_andi0;
  wire instr_auipc;
  wire instr_auipc_i_1_n_0;
  wire instr_beq;
  wire instr_beq0;
  wire instr_bge;
  wire instr_bge0;
  wire instr_bgeu;
  wire instr_bgeu0;
  wire instr_blt;
  wire instr_blt0;
  wire instr_bltu;
  wire instr_bltu0;
  wire instr_bne;
  wire instr_bne0;
  wire instr_jal;
  wire instr_jal_i_2_n_0;
  wire instr_jal_i_3_n_0;
  wire instr_jalr;
  wire instr_jalr0;
  wire instr_jalr_i_2_n_0;
  wire instr_lb;
  wire instr_lb_i_1_n_0;
  wire instr_lbu;
  wire instr_lbu_i_1_n_0;
  wire instr_lh;
  wire instr_lh_i_1_n_0;
  wire instr_lhu;
  wire instr_lhu_i_1_n_0;
  wire instr_lhu_i_2_n_0;
  wire instr_lui;
  wire instr_lui0;
  wire instr_lui_i_1_n_0;
  wire instr_lw;
  wire instr_lw_i_1_n_0;
  wire instr_or;
  wire instr_or0;
  wire instr_ori;
  wire instr_ori0;
  wire instr_rdcycle;
  wire instr_rdcycle0;
  wire instr_rdcycle_i_2_n_0;
  wire instr_rdcycle_i_3_n_0;
  wire instr_rdcycle_i_4_n_0;
  wire instr_rdcycleh;
  wire instr_rdcycleh0;
  wire instr_rdcycleh_i_2_n_0;
  wire instr_rdinstr;
  wire instr_rdinstr0;
  wire instr_rdinstr_i_2_n_0;
  wire instr_rdinstr_i_3_n_0;
  wire instr_rdinstr_i_4_n_0;
  wire instr_rdinstr_i_5_n_0;
  wire instr_rdinstrh;
  wire instr_rdinstrh0;
  wire instr_rdinstrh_i_2_n_0;
  wire instr_rdinstrh_i_3_n_0;
  wire instr_rdinstrh_i_4_n_0;
  wire instr_rdinstrh_i_5_n_0;
  wire instr_rdinstrh_i_6_n_0;
  wire instr_rdinstrh_i_7_n_0;
  wire instr_rdinstrh_i_8_n_0;
  wire instr_sb;
  wire instr_sb0;
  wire instr_sh;
  wire instr_sh0;
  wire instr_sll;
  wire instr_sll0;
  wire instr_slli;
  wire instr_slli0;
  wire instr_slli1;
  wire instr_slt;
  wire instr_slt0;
  wire instr_slti;
  wire instr_slti0;
  wire instr_sltiu;
  wire instr_sltiu0;
  wire instr_sltu;
  wire instr_sltu0;
  wire instr_sra;
  wire instr_sra0;
  wire instr_srai;
  wire instr_srai0;
  wire instr_srl;
  wire instr_srl0;
  wire instr_srli;
  wire instr_srli0;
  wire instr_sub;
  wire instr_sub0;
  wire instr_sw;
  wire instr_sw0;
  wire instr_trap;
  wire instr_xor;
  wire instr_xor0;
  wire instr_xori;
  wire instr_xori0;
  wire [31:24]iomem_addr;
  wire [31:0]\iomem_rdata_reg[31] ;
  wire iomem_ready06_out;
  wire iomem_ready_reg;
  wire iomem_ready_reg_0;
  wire [3:0]iomem_wstrb;
  wire is_alu_reg_imm;
  wire is_alu_reg_imm_i_1_n_0;
  wire is_alu_reg_reg;
  wire is_alu_reg_reg_i_1_n_0;
  wire is_beq_bne_blt_bge_bltu_bgeu;
  wire is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0;
  wire is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0;
  wire is_compare;
  wire is_compare_i_1_n_0;
  wire is_compare_i_2_n_0;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi0;
  wire is_lb_lh_lw_lbu_lhu;
  wire is_lb_lh_lw_lbu_lhu_i_1_n_0;
  wire is_lbu_lhu_lw;
  wire is_lbu_lhu_lw_i_1_n_0;
  wire is_lui_auipc_jal;
  wire is_lui_auipc_jal_i_1_n_0;
  wire is_lui_auipc_jal_jalr_addi_add_sub;
  wire is_lui_auipc_jal_jalr_addi_add_sub0;
  wire is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0;
  wire is_rdcycle_rdcycleh_rdinstr_rdinstrh;
  wire is_sb_sh_sw;
  wire is_sb_sh_sw_i_1_n_0;
  wire is_sb_sh_sw_i_2_n_0;
  wire is_sll_srl_sra;
  wire is_sll_srl_sra0;
  wire is_sll_srl_sra_i_3_n_0;
  wire is_sll_srl_sra_i_4_n_0;
  wire is_slli_srli_srai;
  wire is_slli_srli_srai0;
  wire is_slti_blt_slt;
  wire is_slti_blt_slt_i_1_n_0;
  wire is_sltiu_bltu_sltu;
  wire is_sltiu_bltu_sltu_i_1_n_0;
  wire latched_branch_i_1_n_0;
  wire latched_branch_i_2_n_0;
  wire latched_branch_i_3_n_0;
  wire latched_branch_reg_n_0;
  wire latched_is_lb;
  wire latched_is_lb_reg_n_0;
  wire latched_is_lh;
  wire latched_is_lh_reg_n_0;
  wire latched_is_lu;
  wire latched_is_lu_i_1_n_0;
  wire latched_is_lu_reg_n_0;
  wire [4:0]latched_rd;
  wire \latched_rd[0]_i_1_n_0 ;
  wire \latched_rd[1]_i_1_n_0 ;
  wire \latched_rd[2]_i_1_n_0 ;
  wire \latched_rd[3]_i_1_n_0 ;
  wire \latched_rd[4]_i_1_n_0 ;
  wire \latched_rd[4]_i_2_n_0 ;
  wire latched_stalu_i_1_n_0;
  wire latched_stalu_reg_n_0;
  wire latched_store;
  wire latched_store_i_1_n_0;
  wire latched_store_i_2_n_0;
  wire latched_store_reg_n_0;
  wire \mem_addr[10]_i_1_n_0 ;
  wire \mem_addr[11]_i_1_n_0 ;
  wire \mem_addr[12]_i_1_n_0 ;
  wire \mem_addr[13]_i_1_n_0 ;
  wire \mem_addr[14]_i_1_n_0 ;
  wire \mem_addr[15]_i_1_n_0 ;
  wire \mem_addr[16]_i_1_n_0 ;
  wire \mem_addr[17]_i_1_n_0 ;
  wire \mem_addr[18]_i_1_n_0 ;
  wire \mem_addr[19]_i_1_n_0 ;
  wire \mem_addr[20]_i_1_n_0 ;
  wire \mem_addr[21]_i_1_n_0 ;
  wire \mem_addr[22]_i_1_n_0 ;
  wire \mem_addr[23]_i_1_n_0 ;
  wire \mem_addr[24]_i_1_n_0 ;
  wire \mem_addr[25]_i_1_n_0 ;
  wire \mem_addr[26]_i_1_n_0 ;
  wire \mem_addr[27]_i_1_n_0 ;
  wire \mem_addr[28]_i_1_n_0 ;
  wire \mem_addr[29]_i_1_n_0 ;
  wire \mem_addr[2]_i_1_n_0 ;
  wire \mem_addr[30]_i_1_n_0 ;
  wire \mem_addr[31]_i_1_n_0 ;
  wire \mem_addr[31]_i_2_n_0 ;
  wire \mem_addr[31]_i_3_n_0 ;
  wire \mem_addr[3]_i_1_n_0 ;
  wire \mem_addr[4]_i_1_n_0 ;
  wire \mem_addr[5]_i_1_n_0 ;
  wire \mem_addr[6]_i_1_n_0 ;
  wire \mem_addr[7]_i_1_n_0 ;
  wire \mem_addr[8]_i_1_n_0 ;
  wire \mem_addr[9]_i_1_n_0 ;
  wire [11:0]\mem_addr_reg[13]_0 ;
  wire \mem_addr_reg[14]_0 ;
  wire \mem_addr_reg[14]_1 ;
  wire \mem_addr_reg[14]_2 ;
  wire \mem_addr_reg[14]_3 ;
  wire \mem_addr_reg[14]_4 ;
  wire \mem_addr_reg[14]_5 ;
  wire \mem_addr_reg[14]_6 ;
  wire \mem_addr_reg[15]_0 ;
  wire \mem_addr_reg[15]_1 ;
  wire \mem_addr_reg[15]_2 ;
  wire \mem_addr_reg[15]_3 ;
  wire \mem_addr_reg[16]_0 ;
  wire \mem_addr_reg[16]_1 ;
  wire \mem_addr_reg[16]_2 ;
  wire \mem_addr_reg[16]_3 ;
  wire \mem_addr_reg[2]_0 ;
  wire \mem_addr_reg[2]_1 ;
  wire [3:0]\mem_addr_reg[2]_2 ;
  wire \mem_addr_reg[5]_0 ;
  wire \mem_addr_reg_n_0_[14] ;
  wire \mem_addr_reg_n_0_[15] ;
  wire \mem_addr_reg_n_0_[16] ;
  wire \mem_addr_reg_n_0_[17] ;
  wire \mem_addr_reg_n_0_[18] ;
  wire \mem_addr_reg_n_0_[19] ;
  wire \mem_addr_reg_n_0_[20] ;
  wire \mem_addr_reg_n_0_[21] ;
  wire \mem_addr_reg_n_0_[22] ;
  wire \mem_addr_reg_n_0_[23] ;
  wire mem_do_prefetch_i_1_n_0;
  wire mem_do_prefetch_i_2_n_0;
  wire mem_do_prefetch_reg_n_0;
  wire mem_do_rdata;
  wire mem_do_rdata_i_1_n_0;
  wire mem_do_rdata_i_2_n_0;
  wire mem_do_rinst5_out;
  wire mem_do_rinst_i_1_n_0;
  wire mem_do_rinst_i_3_n_0;
  wire mem_do_rinst_i_4_n_0;
  wire mem_do_rinst_i_5_n_0;
  wire mem_do_rinst_i_6_n_0;
  wire mem_do_rinst_i_7_n_0;
  wire mem_do_rinst_i_8_n_0;
  wire mem_do_rinst_i_9_n_0;
  wire [0:0]mem_do_rinst_reg_0;
  wire mem_do_rinst_reg_n_0;
  wire mem_do_wdata;
  wire mem_do_wdata_i_1_n_0;
  wire mem_done;
  wire [31:0]mem_rdata;
  wire \mem_rdata_q[0]_i_1_n_0 ;
  wire \mem_rdata_q[0]_i_3_n_0 ;
  wire \mem_rdata_q[0]_i_4_n_0 ;
  wire \mem_rdata_q[10]_i_1_n_0 ;
  wire \mem_rdata_q[11]_i_1_n_0 ;
  wire \mem_rdata_q[12]_i_1_n_0 ;
  wire \mem_rdata_q[13]_i_1_n_0 ;
  wire \mem_rdata_q[14]_i_1_n_0 ;
  wire \mem_rdata_q[15]_i_1_n_0 ;
  wire \mem_rdata_q[16]_i_1_n_0 ;
  wire \mem_rdata_q[17]_i_1_n_0 ;
  wire \mem_rdata_q[18]_i_1_n_0 ;
  wire \mem_rdata_q[19]_i_1_n_0 ;
  wire \mem_rdata_q[1]_i_1_n_0 ;
  wire \mem_rdata_q[1]_i_3_n_0 ;
  wire \mem_rdata_q[1]_i_4_n_0 ;
  wire \mem_rdata_q[20]_i_1_n_0 ;
  wire \mem_rdata_q[21]_i_1_n_0 ;
  wire \mem_rdata_q[22]_i_1_n_0 ;
  wire \mem_rdata_q[23]_i_1_n_0 ;
  wire \mem_rdata_q[24]_i_1_n_0 ;
  wire \mem_rdata_q[25]_i_1_n_0 ;
  wire \mem_rdata_q[26]_i_1_n_0 ;
  wire \mem_rdata_q[27]_i_1_n_0 ;
  wire \mem_rdata_q[28]_i_1_n_0 ;
  wire \mem_rdata_q[29]_i_1_n_0 ;
  wire \mem_rdata_q[2]_i_1_n_0 ;
  wire \mem_rdata_q[2]_i_3_n_0 ;
  wire \mem_rdata_q[2]_i_4_n_0 ;
  wire \mem_rdata_q[30]_i_1_n_0 ;
  wire \mem_rdata_q[31]_i_10_n_0 ;
  wire \mem_rdata_q[31]_i_11_n_0 ;
  wire \mem_rdata_q[31]_i_12_n_0 ;
  wire \mem_rdata_q[31]_i_13_n_0 ;
  wire \mem_rdata_q[31]_i_14_n_0 ;
  wire \mem_rdata_q[31]_i_15_n_0 ;
  wire \mem_rdata_q[31]_i_16_n_0 ;
  wire \mem_rdata_q[31]_i_17_n_0 ;
  wire \mem_rdata_q[31]_i_18_n_0 ;
  wire \mem_rdata_q[31]_i_19_n_0 ;
  wire \mem_rdata_q[31]_i_1_n_0 ;
  wire \mem_rdata_q[31]_i_20_n_0 ;
  wire \mem_rdata_q[31]_i_21_n_0 ;
  wire \mem_rdata_q[31]_i_3_n_0 ;
  wire \mem_rdata_q[31]_i_4_n_0 ;
  wire \mem_rdata_q[31]_i_5_n_0 ;
  wire \mem_rdata_q[31]_i_6_n_0 ;
  wire \mem_rdata_q[31]_i_7_n_0 ;
  wire \mem_rdata_q[31]_i_8_n_0 ;
  wire \mem_rdata_q[31]_i_9_n_0 ;
  wire \mem_rdata_q[3]_i_1_n_0 ;
  wire \mem_rdata_q[3]_i_3_n_0 ;
  wire \mem_rdata_q[3]_i_4_n_0 ;
  wire \mem_rdata_q[4]_i_1_n_0 ;
  wire \mem_rdata_q[4]_i_3_n_0 ;
  wire \mem_rdata_q[4]_i_4_n_0 ;
  wire \mem_rdata_q[5]_i_1_n_0 ;
  wire \mem_rdata_q[5]_i_3_n_0 ;
  wire \mem_rdata_q[5]_i_4_n_0 ;
  wire \mem_rdata_q[6]_i_1_n_0 ;
  wire \mem_rdata_q[6]_i_3_n_0 ;
  wire \mem_rdata_q[6]_i_4_n_0 ;
  wire \mem_rdata_q[6]_i_6_n_0 ;
  wire \mem_rdata_q[7]_i_1_n_0 ;
  wire \mem_rdata_q[7]_i_3_n_0 ;
  wire \mem_rdata_q[7]_i_4_n_0 ;
  wire \mem_rdata_q[8]_i_1_n_0 ;
  wire \mem_rdata_q[9]_i_1_n_0 ;
  wire [31:0]\mem_rdata_q_reg[31]_0 ;
  wire [31:0]\mem_rdata_q_reg[31]_1 ;
  wire \mem_rdata_q_reg_n_0_[0] ;
  wire \mem_rdata_q_reg_n_0_[10] ;
  wire \mem_rdata_q_reg_n_0_[11] ;
  wire \mem_rdata_q_reg_n_0_[15] ;
  wire \mem_rdata_q_reg_n_0_[16] ;
  wire \mem_rdata_q_reg_n_0_[17] ;
  wire \mem_rdata_q_reg_n_0_[18] ;
  wire \mem_rdata_q_reg_n_0_[19] ;
  wire \mem_rdata_q_reg_n_0_[1] ;
  wire \mem_rdata_q_reg_n_0_[20] ;
  wire \mem_rdata_q_reg_n_0_[21] ;
  wire \mem_rdata_q_reg_n_0_[22] ;
  wire \mem_rdata_q_reg_n_0_[23] ;
  wire \mem_rdata_q_reg_n_0_[24] ;
  wire \mem_rdata_q_reg_n_0_[25] ;
  wire \mem_rdata_q_reg_n_0_[26] ;
  wire \mem_rdata_q_reg_n_0_[27] ;
  wire \mem_rdata_q_reg_n_0_[28] ;
  wire \mem_rdata_q_reg_n_0_[29] ;
  wire \mem_rdata_q_reg_n_0_[2] ;
  wire \mem_rdata_q_reg_n_0_[30] ;
  wire \mem_rdata_q_reg_n_0_[31] ;
  wire \mem_rdata_q_reg_n_0_[3] ;
  wire \mem_rdata_q_reg_n_0_[4] ;
  wire \mem_rdata_q_reg_n_0_[5] ;
  wire \mem_rdata_q_reg_n_0_[6] ;
  wire \mem_rdata_q_reg_n_0_[7] ;
  wire \mem_rdata_q_reg_n_0_[8] ;
  wire \mem_rdata_q_reg_n_0_[9] ;
  wire mem_state;
  wire \mem_state[0]_i_1_n_0 ;
  wire \mem_state[1]_i_2_n_0 ;
  wire \mem_state[1]_i_4_n_0 ;
  wire \mem_state_reg_n_0_[0] ;
  wire \mem_state_reg_n_0_[1] ;
  wire mem_valid;
  wire mem_valid11_out;
  wire mem_valid_i_1_n_0;
  wire mem_valid_i_2_n_0;
  wire mem_valid_i_3_n_0;
  wire mem_valid_reg_0;
  wire \mem_wdata[10]_i_1_n_0 ;
  wire \mem_wdata[11]_i_1_n_0 ;
  wire \mem_wdata[12]_i_1_n_0 ;
  wire \mem_wdata[13]_i_1_n_0 ;
  wire \mem_wdata[14]_i_1_n_0 ;
  wire \mem_wdata[15]_i_1_n_0 ;
  wire \mem_wdata[16]_i_1_n_0 ;
  wire \mem_wdata[17]_i_1_n_0 ;
  wire \mem_wdata[18]_i_1_n_0 ;
  wire \mem_wdata[19]_i_1_n_0 ;
  wire \mem_wdata[20]_i_1_n_0 ;
  wire \mem_wdata[21]_i_1_n_0 ;
  wire \mem_wdata[22]_i_1_n_0 ;
  wire \mem_wdata[23]_i_1_n_0 ;
  wire \mem_wdata[24]_i_1_n_0 ;
  wire \mem_wdata[25]_i_1_n_0 ;
  wire \mem_wdata[26]_i_1_n_0 ;
  wire \mem_wdata[27]_i_1_n_0 ;
  wire \mem_wdata[28]_i_1_n_0 ;
  wire \mem_wdata[29]_i_1_n_0 ;
  wire \mem_wdata[30]_i_1_n_0 ;
  wire \mem_wdata[31]_i_1_n_0 ;
  wire \mem_wdata[31]_i_2_n_0 ;
  wire \mem_wdata[8]_i_1_n_0 ;
  wire \mem_wdata[9]_i_1_n_0 ;
  wire \mem_wdata_reg[0]_0 ;
  wire [0:0]\mem_wdata_reg[7]_0 ;
  wire [1:0]mem_wordsize;
  wire \mem_wordsize[1]_i_1_n_0 ;
  wire \mem_wordsize[1]_i_3_n_0 ;
  wire \mem_wordsize_reg_n_0_[0] ;
  wire \mem_wordsize_reg_n_0_[1] ;
  wire \mem_wstrb[0]_i_1_n_0 ;
  wire \mem_wstrb[1]_i_1_n_0 ;
  wire \mem_wstrb[2]_i_1_n_0 ;
  wire \mem_wstrb[3]_i_1_n_0 ;
  wire \mem_wstrb[3]_i_2_n_0 ;
  wire [0:0]\mem_wstrb_reg[0]_0 ;
  wire [0:0]\mem_wstrb_reg[0]_1 ;
  wire [0:0]\mem_wstrb_reg[0]_2 ;
  wire [0:0]\mem_wstrb_reg[0]_3 ;
  wire [0:0]\mem_wstrb_reg[0]_4 ;
  wire [0:0]\mem_wstrb_reg[0]_5 ;
  wire [0:0]\mem_wstrb_reg[0]_6 ;
  wire \mem_wstrb_reg[0]_7 ;
  wire [0:0]\mem_wstrb_reg[1]_0 ;
  wire [0:0]\mem_wstrb_reg[1]_1 ;
  wire [0:0]\mem_wstrb_reg[1]_2 ;
  wire [0:0]\mem_wstrb_reg[1]_3 ;
  wire [0:0]\mem_wstrb_reg[1]_4 ;
  wire [0:0]\mem_wstrb_reg[1]_5 ;
  wire [0:0]\mem_wstrb_reg[1]_6 ;
  wire [0:0]\mem_wstrb_reg[1]_7 ;
  wire [0:0]\mem_wstrb_reg[2]_0 ;
  wire [0:0]\mem_wstrb_reg[2]_1 ;
  wire [0:0]\mem_wstrb_reg[2]_2 ;
  wire [0:0]\mem_wstrb_reg[2]_3 ;
  wire [0:0]\mem_wstrb_reg[2]_4 ;
  wire [0:0]\mem_wstrb_reg[2]_5 ;
  wire [0:0]\mem_wstrb_reg[2]_6 ;
  wire [0:0]\mem_wstrb_reg[2]_7 ;
  wire \mem_wstrb_reg[2]_8 ;
  wire [0:0]\mem_wstrb_reg[3]_0 ;
  wire [0:0]\mem_wstrb_reg[3]_1 ;
  wire [0:0]\mem_wstrb_reg[3]_2 ;
  wire [0:0]\mem_wstrb_reg[3]_3 ;
  wire [0:0]\mem_wstrb_reg[3]_4 ;
  wire [0:0]\mem_wstrb_reg[3]_5 ;
  wire [0:0]\mem_wstrb_reg[3]_6 ;
  wire [0:0]\mem_wstrb_reg[3]_7 ;
  wire [3:0]\mem_wstrb_reg[3]_8 ;
  wire mem_xfer;
  wire o_write_ack;
  wire o_write_ack_i_2_n_0;
  wire [30:0]o_write_message;
  wire \o_write_message[31]_i_2_n_0 ;
  wire [2:0]p_0_in;
  wire p_0_in0;
  wire [4:0]p_1_in;
  wire p_8_in;
  wire p_8_in_0;
  wire [31:0]ram_rdata;
  wire ram_ready;
  wire ram_ready0;
  wire ram_ready_i_2_n_0;
  wire ram_ready_i_3_n_0;
  wire ram_ready_i_4_n_0;
  wire recv_buf_valid;
  wire reg_next_pc;
  wire [31:1]reg_next_pc1_in;
  wire \reg_next_pc[16]_i_2_n_0 ;
  wire \reg_next_pc[16]_i_3_n_0 ;
  wire \reg_next_pc[16]_i_4_n_0 ;
  wire \reg_next_pc[16]_i_5_n_0 ;
  wire \reg_next_pc[16]_i_6_n_0 ;
  wire \reg_next_pc[16]_i_7_n_0 ;
  wire \reg_next_pc[16]_i_8_n_0 ;
  wire \reg_next_pc[16]_i_9_n_0 ;
  wire \reg_next_pc[24]_i_2_n_0 ;
  wire \reg_next_pc[24]_i_3_n_0 ;
  wire \reg_next_pc[24]_i_4_n_0 ;
  wire \reg_next_pc[24]_i_5_n_0 ;
  wire \reg_next_pc[24]_i_6_n_0 ;
  wire \reg_next_pc[24]_i_7_n_0 ;
  wire \reg_next_pc[24]_i_8_n_0 ;
  wire \reg_next_pc[24]_i_9_n_0 ;
  wire \reg_next_pc[31]_i_2_n_0 ;
  wire \reg_next_pc[31]_i_3_n_0 ;
  wire \reg_next_pc[31]_i_4_n_0 ;
  wire \reg_next_pc[31]_i_5_n_0 ;
  wire \reg_next_pc[31]_i_6_n_0 ;
  wire \reg_next_pc[31]_i_7_n_0 ;
  wire \reg_next_pc[31]_i_8_n_0 ;
  wire \reg_next_pc[8]_i_2_n_0 ;
  wire \reg_next_pc[8]_i_3_n_0 ;
  wire \reg_next_pc[8]_i_4_n_0 ;
  wire \reg_next_pc[8]_i_5_n_0 ;
  wire \reg_next_pc[8]_i_6_n_0 ;
  wire \reg_next_pc[8]_i_7_n_0 ;
  wire \reg_next_pc[8]_i_8_n_0 ;
  wire \reg_next_pc[8]_i_9_n_0 ;
  wire \reg_next_pc_reg[16]_i_1_n_0 ;
  wire \reg_next_pc_reg[16]_i_1_n_1 ;
  wire \reg_next_pc_reg[16]_i_1_n_2 ;
  wire \reg_next_pc_reg[16]_i_1_n_3 ;
  wire \reg_next_pc_reg[16]_i_1_n_4 ;
  wire \reg_next_pc_reg[16]_i_1_n_5 ;
  wire \reg_next_pc_reg[16]_i_1_n_6 ;
  wire \reg_next_pc_reg[16]_i_1_n_7 ;
  wire \reg_next_pc_reg[24]_i_1_n_0 ;
  wire \reg_next_pc_reg[24]_i_1_n_1 ;
  wire \reg_next_pc_reg[24]_i_1_n_2 ;
  wire \reg_next_pc_reg[24]_i_1_n_3 ;
  wire \reg_next_pc_reg[24]_i_1_n_4 ;
  wire \reg_next_pc_reg[24]_i_1_n_5 ;
  wire \reg_next_pc_reg[24]_i_1_n_6 ;
  wire \reg_next_pc_reg[24]_i_1_n_7 ;
  wire \reg_next_pc_reg[31]_i_1_n_2 ;
  wire \reg_next_pc_reg[31]_i_1_n_3 ;
  wire \reg_next_pc_reg[31]_i_1_n_4 ;
  wire \reg_next_pc_reg[31]_i_1_n_5 ;
  wire \reg_next_pc_reg[31]_i_1_n_6 ;
  wire \reg_next_pc_reg[31]_i_1_n_7 ;
  wire \reg_next_pc_reg[8]_i_1_n_0 ;
  wire \reg_next_pc_reg[8]_i_1_n_1 ;
  wire \reg_next_pc_reg[8]_i_1_n_2 ;
  wire \reg_next_pc_reg[8]_i_1_n_3 ;
  wire \reg_next_pc_reg[8]_i_1_n_4 ;
  wire \reg_next_pc_reg[8]_i_1_n_5 ;
  wire \reg_next_pc_reg[8]_i_1_n_6 ;
  wire \reg_next_pc_reg[8]_i_1_n_7 ;
  wire \reg_next_pc_reg_n_0_[10] ;
  wire \reg_next_pc_reg_n_0_[11] ;
  wire \reg_next_pc_reg_n_0_[12] ;
  wire \reg_next_pc_reg_n_0_[13] ;
  wire \reg_next_pc_reg_n_0_[14] ;
  wire \reg_next_pc_reg_n_0_[15] ;
  wire \reg_next_pc_reg_n_0_[16] ;
  wire \reg_next_pc_reg_n_0_[17] ;
  wire \reg_next_pc_reg_n_0_[18] ;
  wire \reg_next_pc_reg_n_0_[19] ;
  wire \reg_next_pc_reg_n_0_[1] ;
  wire \reg_next_pc_reg_n_0_[20] ;
  wire \reg_next_pc_reg_n_0_[21] ;
  wire \reg_next_pc_reg_n_0_[22] ;
  wire \reg_next_pc_reg_n_0_[23] ;
  wire \reg_next_pc_reg_n_0_[24] ;
  wire \reg_next_pc_reg_n_0_[25] ;
  wire \reg_next_pc_reg_n_0_[26] ;
  wire \reg_next_pc_reg_n_0_[27] ;
  wire \reg_next_pc_reg_n_0_[28] ;
  wire \reg_next_pc_reg_n_0_[29] ;
  wire \reg_next_pc_reg_n_0_[2] ;
  wire \reg_next_pc_reg_n_0_[30] ;
  wire \reg_next_pc_reg_n_0_[31] ;
  wire \reg_next_pc_reg_n_0_[3] ;
  wire \reg_next_pc_reg_n_0_[4] ;
  wire \reg_next_pc_reg_n_0_[5] ;
  wire \reg_next_pc_reg_n_0_[6] ;
  wire \reg_next_pc_reg_n_0_[7] ;
  wire \reg_next_pc_reg_n_0_[8] ;
  wire \reg_next_pc_reg_n_0_[9] ;
  wire \reg_op1[0]_i_1_n_0 ;
  wire \reg_op1[0]_i_2_n_0 ;
  wire \reg_op1[10]_i_1_n_0 ;
  wire \reg_op1[10]_i_2_n_0 ;
  wire \reg_op1[10]_i_3_n_0 ;
  wire \reg_op1[11]_i_1_n_0 ;
  wire \reg_op1[11]_i_2_n_0 ;
  wire \reg_op1[11]_i_3_n_0 ;
  wire \reg_op1[12]_i_1_n_0 ;
  wire \reg_op1[12]_i_2_n_0 ;
  wire \reg_op1[12]_i_3_n_0 ;
  wire \reg_op1[13]_i_1_n_0 ;
  wire \reg_op1[13]_i_2_n_0 ;
  wire \reg_op1[13]_i_3_n_0 ;
  wire \reg_op1[14]_i_1_n_0 ;
  wire \reg_op1[14]_i_2_n_0 ;
  wire \reg_op1[14]_i_3_n_0 ;
  wire \reg_op1[15]_i_10_n_0 ;
  wire \reg_op1[15]_i_11_n_0 ;
  wire \reg_op1[15]_i_12_n_0 ;
  wire \reg_op1[15]_i_1_n_0 ;
  wire \reg_op1[15]_i_2_n_0 ;
  wire \reg_op1[15]_i_3_n_0 ;
  wire \reg_op1[15]_i_5_n_0 ;
  wire \reg_op1[15]_i_6_n_0 ;
  wire \reg_op1[15]_i_7_n_0 ;
  wire \reg_op1[15]_i_8_n_0 ;
  wire \reg_op1[15]_i_9_n_0 ;
  wire \reg_op1[16]_i_1_n_0 ;
  wire \reg_op1[16]_i_2_n_0 ;
  wire \reg_op1[16]_i_3_n_0 ;
  wire \reg_op1[17]_i_1_n_0 ;
  wire \reg_op1[17]_i_2_n_0 ;
  wire \reg_op1[17]_i_3_n_0 ;
  wire \reg_op1[18]_i_1_n_0 ;
  wire \reg_op1[18]_i_2_n_0 ;
  wire \reg_op1[18]_i_3_n_0 ;
  wire \reg_op1[19]_i_1_n_0 ;
  wire \reg_op1[19]_i_2_n_0 ;
  wire \reg_op1[19]_i_3_n_0 ;
  wire \reg_op1[1]_i_1_n_0 ;
  wire \reg_op1[1]_i_2_n_0 ;
  wire \reg_op1[1]_i_3_n_0 ;
  wire \reg_op1[20]_i_1_n_0 ;
  wire \reg_op1[20]_i_2_n_0 ;
  wire \reg_op1[20]_i_3_n_0 ;
  wire \reg_op1[21]_i_1_n_0 ;
  wire \reg_op1[21]_i_2_n_0 ;
  wire \reg_op1[21]_i_3_n_0 ;
  wire \reg_op1[22]_i_1_n_0 ;
  wire \reg_op1[22]_i_2_n_0 ;
  wire \reg_op1[22]_i_3_n_0 ;
  wire \reg_op1[23]_i_10_n_0 ;
  wire \reg_op1[23]_i_11_n_0 ;
  wire \reg_op1[23]_i_12_n_0 ;
  wire \reg_op1[23]_i_1_n_0 ;
  wire \reg_op1[23]_i_2_n_0 ;
  wire \reg_op1[23]_i_3_n_0 ;
  wire \reg_op1[23]_i_5_n_0 ;
  wire \reg_op1[23]_i_6_n_0 ;
  wire \reg_op1[23]_i_7_n_0 ;
  wire \reg_op1[23]_i_8_n_0 ;
  wire \reg_op1[23]_i_9_n_0 ;
  wire \reg_op1[24]_i_1_n_0 ;
  wire \reg_op1[24]_i_2_n_0 ;
  wire \reg_op1[24]_i_3_n_0 ;
  wire \reg_op1[25]_i_1_n_0 ;
  wire \reg_op1[25]_i_2_n_0 ;
  wire \reg_op1[25]_i_3_n_0 ;
  wire \reg_op1[26]_i_1_n_0 ;
  wire \reg_op1[26]_i_2_n_0 ;
  wire \reg_op1[26]_i_3_n_0 ;
  wire \reg_op1[27]_i_1_n_0 ;
  wire \reg_op1[27]_i_2_n_0 ;
  wire \reg_op1[27]_i_3_n_0 ;
  wire \reg_op1[27]_i_4_n_0 ;
  wire \reg_op1[28]_i_1_n_0 ;
  wire \reg_op1[28]_i_2_n_0 ;
  wire \reg_op1[28]_i_3_n_0 ;
  wire \reg_op1[29]_i_1_n_0 ;
  wire \reg_op1[29]_i_2_n_0 ;
  wire \reg_op1[29]_i_3_n_0 ;
  wire \reg_op1[29]_i_4_n_0 ;
  wire \reg_op1[29]_i_5_n_0 ;
  wire \reg_op1[2]_i_1_n_0 ;
  wire \reg_op1[2]_i_2_n_0 ;
  wire \reg_op1[2]_i_3_n_0 ;
  wire \reg_op1[30]_i_1_n_0 ;
  wire \reg_op1[30]_i_2_n_0 ;
  wire \reg_op1[30]_i_3_n_0 ;
  wire \reg_op1[30]_i_4_n_0 ;
  wire \reg_op1[30]_i_5_n_0 ;
  wire \reg_op1[30]_i_6_n_0 ;
  wire \reg_op1[31]_i_11_n_0 ;
  wire \reg_op1[31]_i_12_n_0 ;
  wire \reg_op1[31]_i_13_n_0 ;
  wire \reg_op1[31]_i_14_n_0 ;
  wire \reg_op1[31]_i_15_n_0 ;
  wire \reg_op1[31]_i_16_n_0 ;
  wire \reg_op1[31]_i_17_n_0 ;
  wire \reg_op1[31]_i_18_n_0 ;
  wire \reg_op1[31]_i_19_n_0 ;
  wire \reg_op1[31]_i_1_n_0 ;
  wire \reg_op1[31]_i_20_n_0 ;
  wire \reg_op1[31]_i_21_n_0 ;
  wire \reg_op1[31]_i_2_n_0 ;
  wire \reg_op1[31]_i_3_n_0 ;
  wire \reg_op1[31]_i_4_n_0 ;
  wire \reg_op1[31]_i_5_n_0 ;
  wire \reg_op1[31]_i_6_n_0 ;
  wire \reg_op1[31]_i_7_n_0 ;
  wire \reg_op1[31]_i_8_n_0 ;
  wire \reg_op1[31]_i_9_n_0 ;
  wire \reg_op1[3]_i_1_n_0 ;
  wire \reg_op1[3]_i_2_n_0 ;
  wire \reg_op1[3]_i_3_n_0 ;
  wire \reg_op1[3]_i_4_n_0 ;
  wire \reg_op1[4]_i_1_n_0 ;
  wire \reg_op1[4]_i_2_n_0 ;
  wire \reg_op1[4]_i_3_n_0 ;
  wire \reg_op1[5]_i_1_n_0 ;
  wire \reg_op1[5]_i_2_n_0 ;
  wire \reg_op1[5]_i_3_n_0 ;
  wire \reg_op1[6]_i_1_n_0 ;
  wire \reg_op1[6]_i_2_n_0 ;
  wire \reg_op1[6]_i_3_n_0 ;
  wire \reg_op1[7]_i_10_n_0 ;
  wire \reg_op1[7]_i_11_n_0 ;
  wire \reg_op1[7]_i_12_n_0 ;
  wire \reg_op1[7]_i_1_n_0 ;
  wire \reg_op1[7]_i_2_n_0 ;
  wire \reg_op1[7]_i_3_n_0 ;
  wire \reg_op1[7]_i_5_n_0 ;
  wire \reg_op1[7]_i_6_n_0 ;
  wire \reg_op1[7]_i_7_n_0 ;
  wire \reg_op1[7]_i_8_n_0 ;
  wire \reg_op1[7]_i_9_n_0 ;
  wire \reg_op1[8]_i_1_n_0 ;
  wire \reg_op1[8]_i_2_n_0 ;
  wire \reg_op1[8]_i_3_n_0 ;
  wire \reg_op1[9]_i_1_n_0 ;
  wire \reg_op1[9]_i_2_n_0 ;
  wire \reg_op1[9]_i_3_n_0 ;
  wire \reg_op1_reg[15]_i_4_n_0 ;
  wire \reg_op1_reg[15]_i_4_n_1 ;
  wire \reg_op1_reg[15]_i_4_n_10 ;
  wire \reg_op1_reg[15]_i_4_n_11 ;
  wire \reg_op1_reg[15]_i_4_n_12 ;
  wire \reg_op1_reg[15]_i_4_n_13 ;
  wire \reg_op1_reg[15]_i_4_n_14 ;
  wire \reg_op1_reg[15]_i_4_n_15 ;
  wire \reg_op1_reg[15]_i_4_n_2 ;
  wire \reg_op1_reg[15]_i_4_n_3 ;
  wire \reg_op1_reg[15]_i_4_n_4 ;
  wire \reg_op1_reg[15]_i_4_n_5 ;
  wire \reg_op1_reg[15]_i_4_n_6 ;
  wire \reg_op1_reg[15]_i_4_n_7 ;
  wire \reg_op1_reg[15]_i_4_n_8 ;
  wire \reg_op1_reg[15]_i_4_n_9 ;
  wire \reg_op1_reg[23]_i_4_n_0 ;
  wire \reg_op1_reg[23]_i_4_n_1 ;
  wire \reg_op1_reg[23]_i_4_n_10 ;
  wire \reg_op1_reg[23]_i_4_n_11 ;
  wire \reg_op1_reg[23]_i_4_n_12 ;
  wire \reg_op1_reg[23]_i_4_n_13 ;
  wire \reg_op1_reg[23]_i_4_n_14 ;
  wire \reg_op1_reg[23]_i_4_n_15 ;
  wire \reg_op1_reg[23]_i_4_n_2 ;
  wire \reg_op1_reg[23]_i_4_n_3 ;
  wire \reg_op1_reg[23]_i_4_n_4 ;
  wire \reg_op1_reg[23]_i_4_n_5 ;
  wire \reg_op1_reg[23]_i_4_n_6 ;
  wire \reg_op1_reg[23]_i_4_n_7 ;
  wire \reg_op1_reg[23]_i_4_n_8 ;
  wire \reg_op1_reg[23]_i_4_n_9 ;
  wire \reg_op1_reg[31]_i_10_n_1 ;
  wire \reg_op1_reg[31]_i_10_n_10 ;
  wire \reg_op1_reg[31]_i_10_n_11 ;
  wire \reg_op1_reg[31]_i_10_n_12 ;
  wire \reg_op1_reg[31]_i_10_n_13 ;
  wire \reg_op1_reg[31]_i_10_n_14 ;
  wire \reg_op1_reg[31]_i_10_n_15 ;
  wire \reg_op1_reg[31]_i_10_n_2 ;
  wire \reg_op1_reg[31]_i_10_n_3 ;
  wire \reg_op1_reg[31]_i_10_n_4 ;
  wire \reg_op1_reg[31]_i_10_n_5 ;
  wire \reg_op1_reg[31]_i_10_n_6 ;
  wire \reg_op1_reg[31]_i_10_n_7 ;
  wire \reg_op1_reg[31]_i_10_n_8 ;
  wire \reg_op1_reg[31]_i_10_n_9 ;
  wire \reg_op1_reg[7]_i_4_n_0 ;
  wire \reg_op1_reg[7]_i_4_n_1 ;
  wire \reg_op1_reg[7]_i_4_n_10 ;
  wire \reg_op1_reg[7]_i_4_n_11 ;
  wire \reg_op1_reg[7]_i_4_n_12 ;
  wire \reg_op1_reg[7]_i_4_n_13 ;
  wire \reg_op1_reg[7]_i_4_n_14 ;
  wire \reg_op1_reg[7]_i_4_n_15 ;
  wire \reg_op1_reg[7]_i_4_n_2 ;
  wire \reg_op1_reg[7]_i_4_n_3 ;
  wire \reg_op1_reg[7]_i_4_n_4 ;
  wire \reg_op1_reg[7]_i_4_n_5 ;
  wire \reg_op1_reg[7]_i_4_n_6 ;
  wire \reg_op1_reg[7]_i_4_n_7 ;
  wire \reg_op1_reg[7]_i_4_n_8 ;
  wire \reg_op1_reg[7]_i_4_n_9 ;
  wire \reg_op1_reg_n_0_[0] ;
  wire \reg_op1_reg_n_0_[10] ;
  wire \reg_op1_reg_n_0_[11] ;
  wire \reg_op1_reg_n_0_[12] ;
  wire \reg_op1_reg_n_0_[13] ;
  wire \reg_op1_reg_n_0_[14] ;
  wire \reg_op1_reg_n_0_[15] ;
  wire \reg_op1_reg_n_0_[16] ;
  wire \reg_op1_reg_n_0_[17] ;
  wire \reg_op1_reg_n_0_[18] ;
  wire \reg_op1_reg_n_0_[19] ;
  wire \reg_op1_reg_n_0_[1] ;
  wire \reg_op1_reg_n_0_[20] ;
  wire \reg_op1_reg_n_0_[21] ;
  wire \reg_op1_reg_n_0_[22] ;
  wire \reg_op1_reg_n_0_[23] ;
  wire \reg_op1_reg_n_0_[24] ;
  wire \reg_op1_reg_n_0_[25] ;
  wire \reg_op1_reg_n_0_[26] ;
  wire \reg_op1_reg_n_0_[27] ;
  wire \reg_op1_reg_n_0_[28] ;
  wire \reg_op1_reg_n_0_[29] ;
  wire \reg_op1_reg_n_0_[2] ;
  wire \reg_op1_reg_n_0_[30] ;
  wire \reg_op1_reg_n_0_[31] ;
  wire \reg_op1_reg_n_0_[3] ;
  wire \reg_op1_reg_n_0_[4] ;
  wire \reg_op1_reg_n_0_[5] ;
  wire \reg_op1_reg_n_0_[6] ;
  wire \reg_op1_reg_n_0_[7] ;
  wire \reg_op1_reg_n_0_[8] ;
  wire \reg_op1_reg_n_0_[9] ;
  wire [31:0]reg_op2;
  wire \reg_op2[31]_i_1_n_0 ;
  wire \reg_op2[31]_i_3_n_0 ;
  wire \reg_op2_reg_n_0_[0] ;
  wire \reg_op2_reg_n_0_[10] ;
  wire \reg_op2_reg_n_0_[11] ;
  wire \reg_op2_reg_n_0_[12] ;
  wire \reg_op2_reg_n_0_[13] ;
  wire \reg_op2_reg_n_0_[14] ;
  wire \reg_op2_reg_n_0_[15] ;
  wire \reg_op2_reg_n_0_[16] ;
  wire \reg_op2_reg_n_0_[17] ;
  wire \reg_op2_reg_n_0_[18] ;
  wire \reg_op2_reg_n_0_[19] ;
  wire \reg_op2_reg_n_0_[1] ;
  wire \reg_op2_reg_n_0_[20] ;
  wire \reg_op2_reg_n_0_[21] ;
  wire \reg_op2_reg_n_0_[22] ;
  wire \reg_op2_reg_n_0_[23] ;
  wire \reg_op2_reg_n_0_[24] ;
  wire \reg_op2_reg_n_0_[25] ;
  wire \reg_op2_reg_n_0_[26] ;
  wire \reg_op2_reg_n_0_[27] ;
  wire \reg_op2_reg_n_0_[28] ;
  wire \reg_op2_reg_n_0_[29] ;
  wire \reg_op2_reg_n_0_[2] ;
  wire \reg_op2_reg_n_0_[30] ;
  wire \reg_op2_reg_n_0_[31] ;
  wire \reg_op2_reg_n_0_[3] ;
  wire \reg_op2_reg_n_0_[4] ;
  wire \reg_op2_reg_n_0_[5] ;
  wire \reg_op2_reg_n_0_[6] ;
  wire \reg_op2_reg_n_0_[7] ;
  wire \reg_op2_reg_n_0_[8] ;
  wire \reg_op2_reg_n_0_[9] ;
  wire [31:0]reg_out1;
  wire \reg_out[0]_i_1_n_0 ;
  wire \reg_out[0]_i_2_n_0 ;
  wire \reg_out[0]_i_3_n_0 ;
  wire \reg_out[0]_i_4_n_0 ;
  wire \reg_out[0]_i_5_n_0 ;
  wire \reg_out[0]_i_6_n_0 ;
  wire \reg_out[10]_i_1_n_0 ;
  wire \reg_out[10]_i_2_n_0 ;
  wire \reg_out[10]_i_3_n_0 ;
  wire \reg_out[10]_i_4_n_0 ;
  wire \reg_out[11]_i_1_n_0 ;
  wire \reg_out[11]_i_2_n_0 ;
  wire \reg_out[11]_i_3_n_0 ;
  wire \reg_out[11]_i_4_n_0 ;
  wire \reg_out[12]_i_1_n_0 ;
  wire \reg_out[12]_i_2_n_0 ;
  wire \reg_out[12]_i_3_n_0 ;
  wire \reg_out[12]_i_4_n_0 ;
  wire \reg_out[13]_i_1_n_0 ;
  wire \reg_out[13]_i_2_n_0 ;
  wire \reg_out[13]_i_3_n_0 ;
  wire \reg_out[13]_i_4_n_0 ;
  wire \reg_out[14]_i_10_n_0 ;
  wire \reg_out[14]_i_1_n_0 ;
  wire \reg_out[14]_i_2_n_0 ;
  wire \reg_out[14]_i_3_n_0 ;
  wire \reg_out[14]_i_4_n_0 ;
  wire \reg_out[14]_i_5_n_0 ;
  wire \reg_out[14]_i_6_n_0 ;
  wire \reg_out[14]_i_7_n_0 ;
  wire \reg_out[14]_i_8_n_0 ;
  wire \reg_out[14]_i_9_n_0 ;
  wire \reg_out[15]_i_1_n_0 ;
  wire \reg_out[15]_i_2_n_0 ;
  wire \reg_out[15]_i_3_n_0 ;
  wire \reg_out[15]_i_4_n_0 ;
  wire \reg_out[15]_i_5_n_0 ;
  wire \reg_out[15]_i_6_n_0 ;
  wire \reg_out[15]_i_7_n_0 ;
  wire \reg_out[16]_i_10_n_0 ;
  wire \reg_out[16]_i_11_n_0 ;
  wire \reg_out[16]_i_12_n_0 ;
  wire \reg_out[16]_i_13_n_0 ;
  wire \reg_out[16]_i_14_n_0 ;
  wire \reg_out[16]_i_1_n_0 ;
  wire \reg_out[16]_i_2_n_0 ;
  wire \reg_out[16]_i_3_n_0 ;
  wire \reg_out[16]_i_4_n_0 ;
  wire \reg_out[16]_i_6_n_0 ;
  wire \reg_out[16]_i_7_n_0 ;
  wire \reg_out[16]_i_8_n_0 ;
  wire \reg_out[16]_i_9_n_0 ;
  wire \reg_out[17]_i_1_n_0 ;
  wire \reg_out[17]_i_2_n_0 ;
  wire \reg_out[17]_i_3_n_0 ;
  wire \reg_out[17]_i_4_n_0 ;
  wire \reg_out[17]_i_5_n_0 ;
  wire \reg_out[18]_i_1_n_0 ;
  wire \reg_out[18]_i_2_n_0 ;
  wire \reg_out[18]_i_3_n_0 ;
  wire \reg_out[18]_i_4_n_0 ;
  wire \reg_out[18]_i_5_n_0 ;
  wire \reg_out[19]_i_1_n_0 ;
  wire \reg_out[19]_i_2_n_0 ;
  wire \reg_out[19]_i_3_n_0 ;
  wire \reg_out[19]_i_4_n_0 ;
  wire \reg_out[19]_i_5_n_0 ;
  wire \reg_out[1]_i_1_n_0 ;
  wire \reg_out[1]_i_2_n_0 ;
  wire \reg_out[1]_i_3_n_0 ;
  wire \reg_out[1]_i_4_n_0 ;
  wire \reg_out[1]_i_5_n_0 ;
  wire \reg_out[1]_i_6_n_0 ;
  wire \reg_out[1]_i_7_n_0 ;
  wire \reg_out[20]_i_1_n_0 ;
  wire \reg_out[20]_i_2_n_0 ;
  wire \reg_out[20]_i_3_n_0 ;
  wire \reg_out[20]_i_4_n_0 ;
  wire \reg_out[20]_i_5_n_0 ;
  wire \reg_out[21]_i_1_n_0 ;
  wire \reg_out[21]_i_2_n_0 ;
  wire \reg_out[21]_i_3_n_0 ;
  wire \reg_out[21]_i_4_n_0 ;
  wire \reg_out[21]_i_5_n_0 ;
  wire \reg_out[22]_i_1_n_0 ;
  wire \reg_out[22]_i_2_n_0 ;
  wire \reg_out[22]_i_3_n_0 ;
  wire \reg_out[22]_i_4_n_0 ;
  wire \reg_out[22]_i_5_n_0 ;
  wire \reg_out[23]_i_1_n_0 ;
  wire \reg_out[23]_i_2_n_0 ;
  wire \reg_out[23]_i_3_n_0 ;
  wire \reg_out[23]_i_4_n_0 ;
  wire \reg_out[23]_i_5_n_0 ;
  wire \reg_out[24]_i_10_n_0 ;
  wire \reg_out[24]_i_11_n_0 ;
  wire \reg_out[24]_i_12_n_0 ;
  wire \reg_out[24]_i_13_n_0 ;
  wire \reg_out[24]_i_14_n_0 ;
  wire \reg_out[24]_i_1_n_0 ;
  wire \reg_out[24]_i_2_n_0 ;
  wire \reg_out[24]_i_3_n_0 ;
  wire \reg_out[24]_i_4_n_0 ;
  wire \reg_out[24]_i_6_n_0 ;
  wire \reg_out[24]_i_7_n_0 ;
  wire \reg_out[24]_i_8_n_0 ;
  wire \reg_out[24]_i_9_n_0 ;
  wire \reg_out[25]_i_1_n_0 ;
  wire \reg_out[25]_i_2_n_0 ;
  wire \reg_out[25]_i_3_n_0 ;
  wire \reg_out[25]_i_4_n_0 ;
  wire \reg_out[25]_i_5_n_0 ;
  wire \reg_out[26]_i_1_n_0 ;
  wire \reg_out[26]_i_2_n_0 ;
  wire \reg_out[26]_i_3_n_0 ;
  wire \reg_out[26]_i_4_n_0 ;
  wire \reg_out[26]_i_5_n_0 ;
  wire \reg_out[27]_i_1_n_0 ;
  wire \reg_out[27]_i_2_n_0 ;
  wire \reg_out[27]_i_3_n_0 ;
  wire \reg_out[27]_i_4_n_0 ;
  wire \reg_out[27]_i_5_n_0 ;
  wire \reg_out[28]_i_1_n_0 ;
  wire \reg_out[28]_i_2_n_0 ;
  wire \reg_out[28]_i_3_n_0 ;
  wire \reg_out[28]_i_4_n_0 ;
  wire \reg_out[28]_i_5_n_0 ;
  wire \reg_out[29]_i_1_n_0 ;
  wire \reg_out[29]_i_2_n_0 ;
  wire \reg_out[29]_i_3_n_0 ;
  wire \reg_out[29]_i_4_n_0 ;
  wire \reg_out[29]_i_5_n_0 ;
  wire \reg_out[2]_i_1_n_0 ;
  wire \reg_out[2]_i_2_n_0 ;
  wire \reg_out[2]_i_3_n_0 ;
  wire \reg_out[2]_i_4_n_0 ;
  wire \reg_out[2]_i_5_n_0 ;
  wire \reg_out[2]_i_6_n_0 ;
  wire \reg_out[30]_i_1_n_0 ;
  wire \reg_out[30]_i_2_n_0 ;
  wire \reg_out[30]_i_3_n_0 ;
  wire \reg_out[30]_i_4_n_0 ;
  wire \reg_out[30]_i_5_n_0 ;
  wire \reg_out[31]_i_10_n_0 ;
  wire \reg_out[31]_i_12_n_0 ;
  wire \reg_out[31]_i_13_n_0 ;
  wire \reg_out[31]_i_14_n_0 ;
  wire \reg_out[31]_i_15_n_0 ;
  wire \reg_out[31]_i_16_n_0 ;
  wire \reg_out[31]_i_17_n_0 ;
  wire \reg_out[31]_i_18_n_0 ;
  wire \reg_out[31]_i_19_n_0 ;
  wire \reg_out[31]_i_1_n_0 ;
  wire \reg_out[31]_i_20_n_0 ;
  wire \reg_out[31]_i_21_n_0 ;
  wire \reg_out[31]_i_22_n_0 ;
  wire \reg_out[31]_i_23_n_0 ;
  wire \reg_out[31]_i_24_n_0 ;
  wire \reg_out[31]_i_25_n_0 ;
  wire \reg_out[31]_i_26_n_0 ;
  wire \reg_out[31]_i_27_n_0 ;
  wire \reg_out[31]_i_2_n_0 ;
  wire \reg_out[31]_i_3_n_0 ;
  wire \reg_out[31]_i_4_n_0 ;
  wire \reg_out[31]_i_5_n_0 ;
  wire \reg_out[31]_i_6_n_0 ;
  wire \reg_out[31]_i_7_n_0 ;
  wire \reg_out[31]_i_8_n_0 ;
  wire \reg_out[31]_i_9_n_0 ;
  wire \reg_out[3]_i_1_n_0 ;
  wire \reg_out[3]_i_2_n_0 ;
  wire \reg_out[3]_i_3_n_0 ;
  wire \reg_out[3]_i_4_n_0 ;
  wire \reg_out[3]_i_5_n_0 ;
  wire \reg_out[3]_i_6_n_0 ;
  wire \reg_out[4]_i_1_n_0 ;
  wire \reg_out[4]_i_2_n_0 ;
  wire \reg_out[4]_i_3_n_0 ;
  wire \reg_out[4]_i_4_n_0 ;
  wire \reg_out[4]_i_5_n_0 ;
  wire \reg_out[4]_i_6_n_0 ;
  wire \reg_out[5]_i_1_n_0 ;
  wire \reg_out[5]_i_2_n_0 ;
  wire \reg_out[5]_i_3_n_0 ;
  wire \reg_out[5]_i_4_n_0 ;
  wire \reg_out[5]_i_5_n_0 ;
  wire \reg_out[5]_i_6_n_0 ;
  wire \reg_out[6]_i_1_n_0 ;
  wire \reg_out[6]_i_2_n_0 ;
  wire \reg_out[6]_i_3_n_0 ;
  wire \reg_out[6]_i_4_n_0 ;
  wire \reg_out[6]_i_5_n_0 ;
  wire \reg_out[6]_i_6_n_0 ;
  wire \reg_out[6]_i_7_n_0 ;
  wire \reg_out[7]_i_1_n_0 ;
  wire \reg_out[7]_i_2_n_0 ;
  wire \reg_out[7]_i_3_n_0 ;
  wire \reg_out[7]_i_4_n_0 ;
  wire \reg_out[7]_i_5_n_0 ;
  wire \reg_out[7]_i_6_n_0 ;
  wire \reg_out[7]_i_7_n_0 ;
  wire \reg_out[8]_i_10_n_0 ;
  wire \reg_out[8]_i_11_n_0 ;
  wire \reg_out[8]_i_12_n_0 ;
  wire \reg_out[8]_i_13_n_0 ;
  wire \reg_out[8]_i_1_n_0 ;
  wire \reg_out[8]_i_2_n_0 ;
  wire \reg_out[8]_i_3_n_0 ;
  wire \reg_out[8]_i_5_n_0 ;
  wire \reg_out[8]_i_6_n_0 ;
  wire \reg_out[8]_i_7_n_0 ;
  wire \reg_out[8]_i_8_n_0 ;
  wire \reg_out[8]_i_9_n_0 ;
  wire \reg_out[9]_i_1_n_0 ;
  wire \reg_out[9]_i_2_n_0 ;
  wire \reg_out[9]_i_3_n_0 ;
  wire \reg_out[9]_i_4_n_0 ;
  wire \reg_out_reg[16]_i_5_n_0 ;
  wire \reg_out_reg[16]_i_5_n_1 ;
  wire \reg_out_reg[16]_i_5_n_10 ;
  wire \reg_out_reg[16]_i_5_n_11 ;
  wire \reg_out_reg[16]_i_5_n_12 ;
  wire \reg_out_reg[16]_i_5_n_13 ;
  wire \reg_out_reg[16]_i_5_n_14 ;
  wire \reg_out_reg[16]_i_5_n_15 ;
  wire \reg_out_reg[16]_i_5_n_2 ;
  wire \reg_out_reg[16]_i_5_n_3 ;
  wire \reg_out_reg[16]_i_5_n_4 ;
  wire \reg_out_reg[16]_i_5_n_5 ;
  wire \reg_out_reg[16]_i_5_n_6 ;
  wire \reg_out_reg[16]_i_5_n_7 ;
  wire \reg_out_reg[16]_i_5_n_8 ;
  wire \reg_out_reg[16]_i_5_n_9 ;
  wire \reg_out_reg[24]_i_5_n_0 ;
  wire \reg_out_reg[24]_i_5_n_1 ;
  wire \reg_out_reg[24]_i_5_n_10 ;
  wire \reg_out_reg[24]_i_5_n_11 ;
  wire \reg_out_reg[24]_i_5_n_12 ;
  wire \reg_out_reg[24]_i_5_n_13 ;
  wire \reg_out_reg[24]_i_5_n_14 ;
  wire \reg_out_reg[24]_i_5_n_15 ;
  wire \reg_out_reg[24]_i_5_n_2 ;
  wire \reg_out_reg[24]_i_5_n_3 ;
  wire \reg_out_reg[24]_i_5_n_4 ;
  wire \reg_out_reg[24]_i_5_n_5 ;
  wire \reg_out_reg[24]_i_5_n_6 ;
  wire \reg_out_reg[24]_i_5_n_7 ;
  wire \reg_out_reg[24]_i_5_n_8 ;
  wire \reg_out_reg[24]_i_5_n_9 ;
  wire \reg_out_reg[31]_i_11_n_10 ;
  wire \reg_out_reg[31]_i_11_n_11 ;
  wire \reg_out_reg[31]_i_11_n_12 ;
  wire \reg_out_reg[31]_i_11_n_13 ;
  wire \reg_out_reg[31]_i_11_n_14 ;
  wire \reg_out_reg[31]_i_11_n_15 ;
  wire \reg_out_reg[31]_i_11_n_2 ;
  wire \reg_out_reg[31]_i_11_n_3 ;
  wire \reg_out_reg[31]_i_11_n_4 ;
  wire \reg_out_reg[31]_i_11_n_5 ;
  wire \reg_out_reg[31]_i_11_n_6 ;
  wire \reg_out_reg[31]_i_11_n_7 ;
  wire \reg_out_reg[31]_i_11_n_9 ;
  wire \reg_out_reg[8]_i_4_n_0 ;
  wire \reg_out_reg[8]_i_4_n_1 ;
  wire \reg_out_reg[8]_i_4_n_10 ;
  wire \reg_out_reg[8]_i_4_n_11 ;
  wire \reg_out_reg[8]_i_4_n_12 ;
  wire \reg_out_reg[8]_i_4_n_13 ;
  wire \reg_out_reg[8]_i_4_n_14 ;
  wire \reg_out_reg[8]_i_4_n_2 ;
  wire \reg_out_reg[8]_i_4_n_3 ;
  wire \reg_out_reg[8]_i_4_n_4 ;
  wire \reg_out_reg[8]_i_4_n_5 ;
  wire \reg_out_reg[8]_i_4_n_6 ;
  wire \reg_out_reg[8]_i_4_n_7 ;
  wire \reg_out_reg[8]_i_4_n_8 ;
  wire \reg_out_reg[8]_i_4_n_9 ;
  wire \reg_out_reg_n_0_[0] ;
  wire \reg_out_reg_n_0_[10] ;
  wire \reg_out_reg_n_0_[11] ;
  wire \reg_out_reg_n_0_[12] ;
  wire \reg_out_reg_n_0_[13] ;
  wire \reg_out_reg_n_0_[14] ;
  wire \reg_out_reg_n_0_[15] ;
  wire \reg_out_reg_n_0_[16] ;
  wire \reg_out_reg_n_0_[17] ;
  wire \reg_out_reg_n_0_[18] ;
  wire \reg_out_reg_n_0_[19] ;
  wire \reg_out_reg_n_0_[1] ;
  wire \reg_out_reg_n_0_[20] ;
  wire \reg_out_reg_n_0_[21] ;
  wire \reg_out_reg_n_0_[22] ;
  wire \reg_out_reg_n_0_[23] ;
  wire \reg_out_reg_n_0_[24] ;
  wire \reg_out_reg_n_0_[25] ;
  wire \reg_out_reg_n_0_[26] ;
  wire \reg_out_reg_n_0_[27] ;
  wire \reg_out_reg_n_0_[28] ;
  wire \reg_out_reg_n_0_[29] ;
  wire \reg_out_reg_n_0_[2] ;
  wire \reg_out_reg_n_0_[30] ;
  wire \reg_out_reg_n_0_[31] ;
  wire \reg_out_reg_n_0_[3] ;
  wire \reg_out_reg_n_0_[4] ;
  wire \reg_out_reg_n_0_[5] ;
  wire \reg_out_reg_n_0_[6] ;
  wire \reg_out_reg_n_0_[7] ;
  wire \reg_out_reg_n_0_[8] ;
  wire \reg_out_reg_n_0_[9] ;
  wire \reg_pc_reg_n_0_[10] ;
  wire \reg_pc_reg_n_0_[11] ;
  wire \reg_pc_reg_n_0_[12] ;
  wire \reg_pc_reg_n_0_[13] ;
  wire \reg_pc_reg_n_0_[14] ;
  wire \reg_pc_reg_n_0_[15] ;
  wire \reg_pc_reg_n_0_[16] ;
  wire \reg_pc_reg_n_0_[17] ;
  wire \reg_pc_reg_n_0_[18] ;
  wire \reg_pc_reg_n_0_[19] ;
  wire \reg_pc_reg_n_0_[1] ;
  wire \reg_pc_reg_n_0_[20] ;
  wire \reg_pc_reg_n_0_[21] ;
  wire \reg_pc_reg_n_0_[22] ;
  wire \reg_pc_reg_n_0_[23] ;
  wire \reg_pc_reg_n_0_[24] ;
  wire \reg_pc_reg_n_0_[25] ;
  wire \reg_pc_reg_n_0_[26] ;
  wire \reg_pc_reg_n_0_[27] ;
  wire \reg_pc_reg_n_0_[28] ;
  wire \reg_pc_reg_n_0_[29] ;
  wire \reg_pc_reg_n_0_[2] ;
  wire \reg_pc_reg_n_0_[30] ;
  wire \reg_pc_reg_n_0_[31] ;
  wire \reg_pc_reg_n_0_[3] ;
  wire \reg_pc_reg_n_0_[4] ;
  wire \reg_pc_reg_n_0_[5] ;
  wire \reg_pc_reg_n_0_[6] ;
  wire \reg_pc_reg_n_0_[7] ;
  wire \reg_pc_reg_n_0_[8] ;
  wire \reg_pc_reg_n_0_[9] ;
  wire [31:0]reg_sh1;
  wire \reg_sh[0]_i_1_n_0 ;
  wire \reg_sh[0]_i_2_n_0 ;
  wire \reg_sh[1]_i_1_n_0 ;
  wire \reg_sh[1]_i_2_n_0 ;
  wire \reg_sh[2]_i_1_n_0 ;
  wire \reg_sh[2]_i_2_n_0 ;
  wire \reg_sh[3]_i_1_n_0 ;
  wire \reg_sh[3]_i_2_n_0 ;
  wire \reg_sh[3]_i_3_n_0 ;
  wire \reg_sh[4]_i_1_n_0 ;
  wire \reg_sh[4]_i_2_n_0 ;
  wire \reg_sh[4]_i_3_n_0 ;
  wire \reg_sh_reg_n_0_[0] ;
  wire \reg_sh_reg_n_0_[1] ;
  wire \reg_sh_reg_n_0_[2] ;
  wire \reg_sh_reg_n_0_[3] ;
  wire \reg_sh_reg_n_0_[4] ;
  wire [0:0]\send_bitcnt_reg[2] ;
  wire \send_pattern_reg[8] ;
  wire \send_pattern_reg[8]_0 ;
  wire [7:0]simpleuart_reg_dat_do;
  wire [0:0]\slv_reg3_reg[0] ;
  wire trap_reg_0;
  wire [7:0]\NLW_alu_out_q_reg[0]_i_13_O_UNCONNECTED ;
  wire [7:0]\NLW_alu_out_q_reg[0]_i_30_O_UNCONNECTED ;
  wire [7:3]\NLW_alu_out_q_reg[0]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_alu_out_q_reg[0]_i_6_O_UNCONNECTED ;
  wire [7:0]\NLW_alu_out_q_reg[0]_i_7_O_UNCONNECTED ;
  wire [7:0]\NLW_alu_out_q_reg[0]_i_8_O_UNCONNECTED ;
  wire [7:0]\NLW_alu_out_q_reg[0]_i_9_O_UNCONNECTED ;
  wire [7:7]\NLW_alu_out_q_reg[31]_i_6_CO_UNCONNECTED ;
  wire [7:7]\NLW_count_cycle_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_count_instr_reg[56]_i_1_CO_UNCONNECTED ;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_0_13_DOH_UNCONNECTED;
  wire [0:0]NLW_cpuregs_reg_r1_0_31_0_13_i_17_O_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_14_27_DOH_UNCONNECTED;
  wire [7:7]NLW_cpuregs_reg_r1_0_31_14_27_i_16_CO_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_28_31_DOC_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_28_31_DOD_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_28_31_DOE_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_28_31_DOF_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_28_31_DOG_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r1_0_31_28_31_DOH_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_28_31_DOC_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_28_31_DOD_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_28_31_DOE_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_28_31_DOF_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_28_31_DOG_UNCONNECTED;
  wire [1:0]NLW_cpuregs_reg_r2_0_31_28_31_DOH_UNCONNECTED;
  wire [7:6]\NLW_reg_next_pc_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_reg_next_pc_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_reg_next_pc_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_reg_op1_reg[31]_i_10_CO_UNCONNECTED ;
  wire [7:6]\NLW_reg_out_reg[31]_i_11_CO_UNCONNECTED ;
  wire [7:7]\NLW_reg_out_reg[31]_i_11_O_UNCONNECTED ;
  wire [0:0]\NLW_reg_out_reg[8]_i_4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFEAEAEAEAEA)) 
    \alu_out_q[0]_i_1 
       (.I0(\alu_out_q[0]_i_2_n_0 ),
        .I1(\alu_out_q[0]_i_3_n_0 ),
        .I2(alu_out_0),
        .I3(\reg_op1_reg_n_0_[0] ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(\alu_out_q[31]_i_3_n_0 ),
        .O(alu_out[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_10 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[31] ),
        .O(\alu_out_q[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_11 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\reg_op2_reg_n_0_[27] ),
        .I2(\reg_op1_reg_n_0_[28] ),
        .I3(\reg_op2_reg_n_0_[28] ),
        .I4(\reg_op2_reg_n_0_[29] ),
        .I5(\reg_op1_reg_n_0_[29] ),
        .O(\alu_out_q[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_12 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\reg_op2_reg_n_0_[24] ),
        .I2(\reg_op1_reg_n_0_[25] ),
        .I3(\reg_op2_reg_n_0_[25] ),
        .I4(\reg_op2_reg_n_0_[26] ),
        .I5(\reg_op1_reg_n_0_[26] ),
        .O(\alu_out_q[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \alu_out_q[0]_i_14 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op2_reg_n_0_[31] ),
        .I3(\reg_op1_reg_n_0_[31] ),
        .O(\alu_out_q[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_15 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_16 
       (.I0(\reg_op2_reg_n_0_[27] ),
        .I1(\reg_op1_reg_n_0_[27] ),
        .I2(\reg_op2_reg_n_0_[26] ),
        .I3(\reg_op1_reg_n_0_[26] ),
        .O(\alu_out_q[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_17 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(\reg_op1_reg_n_0_[25] ),
        .I2(\reg_op2_reg_n_0_[24] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_18 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_19 
       (.I0(\reg_op2_reg_n_0_[21] ),
        .I1(\reg_op1_reg_n_0_[21] ),
        .I2(\reg_op2_reg_n_0_[20] ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .O(\alu_out_q[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFF88FF8F8888888)) 
    \alu_out_q[0]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_15 ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[31]_i_4_n_0 ),
        .I5(\alu_out_q[31]_i_5_n_0 ),
        .O(\alu_out_q[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_20 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_21 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_22 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[31] ),
        .O(\alu_out_q[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_23 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_24 
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(\reg_op1_reg_n_0_[26] ),
        .I2(\reg_op2_reg_n_0_[27] ),
        .I3(\reg_op1_reg_n_0_[27] ),
        .O(\alu_out_q[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_25 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(\reg_op1_reg_n_0_[25] ),
        .I2(\reg_op2_reg_n_0_[24] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_26 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_27 
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[21] ),
        .I3(\reg_op1_reg_n_0_[21] ),
        .O(\alu_out_q[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_28 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_29 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[0]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \alu_out_q[0]_i_3 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(is_compare),
        .O(\alu_out_q[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \alu_out_q[0]_i_31 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[31] ),
        .O(\alu_out_q[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_32 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_33 
       (.I0(\reg_op2_reg_n_0_[27] ),
        .I1(\reg_op1_reg_n_0_[27] ),
        .I2(\reg_op2_reg_n_0_[26] ),
        .I3(\reg_op1_reg_n_0_[26] ),
        .O(\alu_out_q[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_34 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(\reg_op1_reg_n_0_[25] ),
        .I2(\reg_op2_reg_n_0_[24] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_35 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_36 
       (.I0(\reg_op2_reg_n_0_[21] ),
        .I1(\reg_op1_reg_n_0_[21] ),
        .I2(\reg_op2_reg_n_0_[20] ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .O(\alu_out_q[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_37 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_38 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_39 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[31] ),
        .O(\alu_out_q[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hF40E)) 
    \alu_out_q[0]_i_4 
       (.I0(instr_bne),
        .I1(\alu_out_q[0]_i_5_n_0 ),
        .I2(instr_beq),
        .I3(\alu_out_q_reg[0]_i_6_n_5 ),
        .O(alu_out_0));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_40 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_41 
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(\reg_op1_reg_n_0_[26] ),
        .I2(\reg_op2_reg_n_0_[27] ),
        .I3(\reg_op1_reg_n_0_[27] ),
        .O(\alu_out_q[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_42 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(\reg_op1_reg_n_0_[25] ),
        .I2(\reg_op2_reg_n_0_[24] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_43 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_44 
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[21] ),
        .I3(\reg_op1_reg_n_0_[21] ),
        .O(\alu_out_q[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_45 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_46 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_47 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\reg_op2_reg_n_0_[21] ),
        .I2(\reg_op1_reg_n_0_[22] ),
        .I3(\reg_op2_reg_n_0_[22] ),
        .I4(\reg_op2_reg_n_0_[23] ),
        .I5(\reg_op1_reg_n_0_[23] ),
        .O(\alu_out_q[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_48 
       (.I0(\reg_op1_reg_n_0_[18] ),
        .I1(\reg_op2_reg_n_0_[18] ),
        .I2(\reg_op1_reg_n_0_[19] ),
        .I3(\reg_op2_reg_n_0_[19] ),
        .I4(\reg_op2_reg_n_0_[20] ),
        .I5(\reg_op1_reg_n_0_[20] ),
        .O(\alu_out_q[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_49 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_op2_reg_n_0_[15] ),
        .I2(\reg_op1_reg_n_0_[16] ),
        .I3(\reg_op2_reg_n_0_[16] ),
        .I4(\reg_op2_reg_n_0_[17] ),
        .I5(\reg_op1_reg_n_0_[17] ),
        .O(\alu_out_q[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h11551044AAEEBAEE)) 
    \alu_out_q[0]_i_5 
       (.I0(instr_bge),
        .I1(instr_bgeu),
        .I2(is_sltiu_bltu_sltu),
        .I3(data5),
        .I4(is_slti_blt_slt),
        .I5(data4),
        .O(\alu_out_q[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_50 
       (.I0(\reg_op1_reg_n_0_[12] ),
        .I1(\reg_op2_reg_n_0_[12] ),
        .I2(\reg_op1_reg_n_0_[13] ),
        .I3(\reg_op2_reg_n_0_[13] ),
        .I4(\reg_op2_reg_n_0_[14] ),
        .I5(\reg_op1_reg_n_0_[14] ),
        .O(\alu_out_q[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_51 
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\reg_op2_reg_n_0_[9] ),
        .I2(\reg_op1_reg_n_0_[10] ),
        .I3(\reg_op2_reg_n_0_[10] ),
        .I4(\reg_op2_reg_n_0_[11] ),
        .I5(\reg_op1_reg_n_0_[11] ),
        .O(\alu_out_q[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_52 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\reg_op2_reg_n_0_[6] ),
        .I2(\reg_op1_reg_n_0_[7] ),
        .I3(\reg_op2_reg_n_0_[7] ),
        .I4(\reg_op2_reg_n_0_[8] ),
        .I5(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_53 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[4] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[5] ),
        .I5(\reg_op1_reg_n_0_[5] ),
        .O(\alu_out_q[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \alu_out_q[0]_i_54 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\reg_op1_reg_n_0_[2] ),
        .O(\alu_out_q[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_55 
       (.I0(\reg_op2_reg_n_0_[15] ),
        .I1(\reg_op1_reg_n_0_[15] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(\reg_op1_reg_n_0_[14] ),
        .O(\alu_out_q[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_56 
       (.I0(\reg_op2_reg_n_0_[13] ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_57 
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[0]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_58 
       (.I0(\reg_op2_reg_n_0_[9] ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_59 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\reg_op1_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_60 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(\alu_out_q[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_61 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .O(\alu_out_q[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_62 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[0] ),
        .O(\alu_out_q[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_63 
       (.I0(\reg_op2_reg_n_0_[14] ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(\reg_op1_reg_n_0_[15] ),
        .O(\alu_out_q[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_64 
       (.I0(\reg_op2_reg_n_0_[13] ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_65 
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[0]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_66 
       (.I0(\reg_op2_reg_n_0_[8] ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .O(\alu_out_q[0]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_67 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\reg_op1_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[0]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_68 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(\alu_out_q[0]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_69 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .O(\alu_out_q[0]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_70 
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[0]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_71 
       (.I0(\reg_op2_reg_n_0_[15] ),
        .I1(\reg_op1_reg_n_0_[15] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(\reg_op1_reg_n_0_[14] ),
        .O(\alu_out_q[0]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_72 
       (.I0(\reg_op2_reg_n_0_[13] ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[0]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_73 
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[0]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_74 
       (.I0(\reg_op2_reg_n_0_[9] ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[0]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_75 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\reg_op1_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[0]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_76 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(\alu_out_q[0]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_77 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .O(\alu_out_q[0]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_out_q[0]_i_78 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[0] ),
        .O(\alu_out_q[0]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_79 
       (.I0(\reg_op2_reg_n_0_[14] ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(\reg_op1_reg_n_0_[15] ),
        .O(\alu_out_q[0]_i_79_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_80 
       (.I0(\reg_op2_reg_n_0_[13] ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[0]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_81 
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[0]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_82 
       (.I0(\reg_op2_reg_n_0_[8] ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .O(\alu_out_q[0]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_83 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\reg_op1_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[0]_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_84 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(\alu_out_q[0]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_85 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .O(\alu_out_q[0]_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_out_q[0]_i_86 
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[10]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[10] ),
        .I3(\reg_op2_reg_n_0_[10] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[10]_i_2_n_0 ),
        .O(alu_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[10]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_13 ),
        .O(\alu_out_q[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[11]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[11] ),
        .I3(\reg_op2_reg_n_0_[11] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[11]_i_2_n_0 ),
        .O(alu_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[11]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_12 ),
        .O(\alu_out_q[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[12]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[12] ),
        .I3(\reg_op2_reg_n_0_[12] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[12]_i_2_n_0 ),
        .O(alu_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[12]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_11 ),
        .O(\alu_out_q[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[13]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[13] ),
        .I3(\reg_op2_reg_n_0_[13] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[13]_i_2_n_0 ),
        .O(alu_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[13]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_10 ),
        .O(\alu_out_q[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[14]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[14] ),
        .I3(\reg_op2_reg_n_0_[14] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[14]_i_2_n_0 ),
        .O(alu_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[14]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_9 ),
        .O(\alu_out_q[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[15]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[15] ),
        .I3(\reg_op2_reg_n_0_[15] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[15]_i_2_n_0 ),
        .O(alu_out[15]));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_10 
       (.I0(\reg_op2_reg_n_0_[9] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[9] ),
        .O(\alu_out_q[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_11 
       (.I0(\reg_op2_reg_n_0_[8] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[15]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_8 ),
        .O(\alu_out_q[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_4 
       (.I0(\reg_op2_reg_n_0_[15] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[15] ),
        .O(\alu_out_q[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_5 
       (.I0(\reg_op2_reg_n_0_[14] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[14] ),
        .O(\alu_out_q[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_6 
       (.I0(\reg_op2_reg_n_0_[13] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[13] ),
        .O(\alu_out_q[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_7 
       (.I0(\reg_op2_reg_n_0_[12] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_8 
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[11] ),
        .O(\alu_out_q[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_9 
       (.I0(\reg_op2_reg_n_0_[10] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[16]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[16] ),
        .I3(\reg_op2_reg_n_0_[16] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[16]_i_2_n_0 ),
        .O(alu_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[16]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_15 ),
        .O(\alu_out_q[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[17]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[17] ),
        .I3(\reg_op2_reg_n_0_[17] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[17]_i_2_n_0 ),
        .O(alu_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[17]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_14 ),
        .O(\alu_out_q[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[18]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[18] ),
        .I3(\reg_op2_reg_n_0_[18] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[18]_i_2_n_0 ),
        .O(alu_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[18]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_13 ),
        .O(\alu_out_q[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[19]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[19] ),
        .I3(\reg_op2_reg_n_0_[19] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[19]_i_2_n_0 ),
        .O(alu_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[19]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_12 ),
        .O(\alu_out_q[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[1]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[1]_i_2_n_0 ),
        .O(alu_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[1]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_14 ),
        .O(\alu_out_q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[20]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[20] ),
        .I3(\reg_op2_reg_n_0_[20] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[20]_i_2_n_0 ),
        .O(alu_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[20]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_11 ),
        .O(\alu_out_q[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[21]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[21] ),
        .I3(\reg_op2_reg_n_0_[21] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[21]_i_2_n_0 ),
        .O(alu_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[21]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_10 ),
        .O(\alu_out_q[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[22]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[22] ),
        .I3(\reg_op2_reg_n_0_[22] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[22]_i_2_n_0 ),
        .O(alu_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[22]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_9 ),
        .O(\alu_out_q[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[23]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[23] ),
        .I3(\reg_op2_reg_n_0_[23] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[23]_i_2_n_0 ),
        .O(alu_out[23]));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_10 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[17] ),
        .O(\alu_out_q[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_11 
       (.I0(\reg_op2_reg_n_0_[16] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[23]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[23]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[23]_i_3_n_8 ),
        .O(\alu_out_q[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_4 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[23] ),
        .O(\alu_out_q[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_5 
       (.I0(\reg_op2_reg_n_0_[22] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_6 
       (.I0(\reg_op2_reg_n_0_[21] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[21] ),
        .O(\alu_out_q[23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_7 
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[20] ),
        .O(\alu_out_q[23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_8 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[19] ),
        .O(\alu_out_q[23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_9 
       (.I0(\reg_op2_reg_n_0_[18] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[24]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[24] ),
        .I3(\reg_op2_reg_n_0_[24] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[24]_i_2_n_0 ),
        .O(alu_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[24]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_15 ),
        .O(\alu_out_q[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[25]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[25] ),
        .I3(\reg_op2_reg_n_0_[25] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[25]_i_2_n_0 ),
        .O(alu_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[25]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_14 ),
        .O(\alu_out_q[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[26]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[26] ),
        .I3(\reg_op2_reg_n_0_[26] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[26]_i_2_n_0 ),
        .O(alu_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[26]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_13 ),
        .O(\alu_out_q[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[27]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[27] ),
        .I3(\reg_op2_reg_n_0_[27] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[27]_i_2_n_0 ),
        .O(alu_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[27]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_12 ),
        .O(\alu_out_q[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[28]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[28] ),
        .I3(\reg_op2_reg_n_0_[28] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[28]_i_2_n_0 ),
        .O(alu_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[28]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_11 ),
        .O(\alu_out_q[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[29]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[29] ),
        .I3(\reg_op2_reg_n_0_[29] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[29]_i_2_n_0 ),
        .O(alu_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[29]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_10 ),
        .O(\alu_out_q[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[2]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[2] ),
        .I3(\reg_op2_reg_n_0_[2] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[2]_i_2_n_0 ),
        .O(alu_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[2]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_13 ),
        .O(\alu_out_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[30]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[30] ),
        .I3(\reg_op2_reg_n_0_[30] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[30]_i_2_n_0 ),
        .O(alu_out[30]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[30]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_9 ),
        .O(\alu_out_q[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAEFFAFEEAEEEA)) 
    \alu_out_q[31]_i_1 
       (.I0(\alu_out_q[31]_i_2_n_0 ),
        .I1(\alu_out_q[31]_i_3_n_0 ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[31] ),
        .I4(\alu_out_q[31]_i_4_n_0 ),
        .I5(\alu_out_q[31]_i_5_n_0 ),
        .O(alu_out[31]));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_10 
       (.I0(\reg_op2_reg_n_0_[28] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_11 
       (.I0(\reg_op2_reg_n_0_[27] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[27] ),
        .O(\alu_out_q[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_12 
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[26] ),
        .O(\alu_out_q[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_13 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[25] ),
        .O(\alu_out_q[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_14 
       (.I0(\reg_op2_reg_n_0_[24] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[31]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[31]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[31]_i_6_n_8 ),
        .O(\alu_out_q[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    \alu_out_q[31]_i_3 
       (.I0(is_compare),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_or),
        .I5(instr_ori),
        .O(\alu_out_q[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    \alu_out_q[31]_i_4 
       (.I0(is_compare),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(instr_xor),
        .I3(instr_xori),
        .I4(instr_and),
        .I5(instr_andi),
        .O(\alu_out_q[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h000E)) 
    \alu_out_q[31]_i_5 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(is_compare),
        .I3(is_lui_auipc_jal_jalr_addi_add_sub),
        .O(\alu_out_q[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_7 
       (.I0(instr_sub),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[31] ),
        .O(\alu_out_q[31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_8 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[30] ),
        .O(\alu_out_q[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_9 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[29] ),
        .O(\alu_out_q[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[3]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[3] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[3]_i_2_n_0 ),
        .O(alu_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[3]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_12 ),
        .O(\alu_out_q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[4]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[4] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[4]_i_2_n_0 ),
        .O(alu_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[4]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_11 ),
        .O(\alu_out_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[5]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[5] ),
        .I3(\reg_op2_reg_n_0_[5] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[5]_i_2_n_0 ),
        .O(alu_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[5]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_10 ),
        .O(\alu_out_q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[6]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[6] ),
        .I3(\reg_op2_reg_n_0_[6] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[6]_i_2_n_0 ),
        .O(alu_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[6]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_9 ),
        .O(\alu_out_q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[7]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[7] ),
        .I3(\reg_op2_reg_n_0_[7] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[7]_i_2_n_0 ),
        .O(alu_out[7]));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_10 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[1] ),
        .O(\alu_out_q[7]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \alu_out_q[7]_i_11 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[7]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[7]_i_3_n_8 ),
        .O(\alu_out_q[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_4 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[7] ),
        .O(\alu_out_q[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_5 
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_6 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[5] ),
        .O(\alu_out_q[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_7 
       (.I0(\reg_op2_reg_n_0_[4] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[4] ),
        .O(\alu_out_q[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_8 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[3] ),
        .O(\alu_out_q[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_9 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[2] ),
        .O(\alu_out_q[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[8]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[8] ),
        .I3(\reg_op2_reg_n_0_[8] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[8]_i_2_n_0 ),
        .O(alu_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[8]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_15 ),
        .O(\alu_out_q[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFF0EAA0)) 
    \alu_out_q[9]_i_1 
       (.I0(\alu_out_q[31]_i_3_n_0 ),
        .I1(\alu_out_q[31]_i_4_n_0 ),
        .I2(\reg_op1_reg_n_0_[9] ),
        .I3(\reg_op2_reg_n_0_[9] ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[9]_i_2_n_0 ),
        .O(alu_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \alu_out_q[9]_i_2 
       (.I0(is_lui_auipc_jal_jalr_addi_add_sub),
        .I1(\alu_out_q_reg[15]_i_3_n_14 ),
        .O(\alu_out_q[9]_i_2_n_0 ));
  FDRE \alu_out_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[0]),
        .Q(alu_out_q[0]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[0]_i_13 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\alu_out_q_reg[0]_i_13_n_0 ,\alu_out_q_reg[0]_i_13_n_1 ,\alu_out_q_reg[0]_i_13_n_2 ,\alu_out_q_reg[0]_i_13_n_3 ,\alu_out_q_reg[0]_i_13_n_4 ,\alu_out_q_reg[0]_i_13_n_5 ,\alu_out_q_reg[0]_i_13_n_6 ,\alu_out_q_reg[0]_i_13_n_7 }),
        .DI({\alu_out_q[0]_i_55_n_0 ,\alu_out_q[0]_i_56_n_0 ,\alu_out_q[0]_i_57_n_0 ,\alu_out_q[0]_i_58_n_0 ,\alu_out_q[0]_i_59_n_0 ,\alu_out_q[0]_i_60_n_0 ,\alu_out_q[0]_i_61_n_0 ,\alu_out_q[0]_i_62_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_13_O_UNCONNECTED [7:0]),
        .S({\alu_out_q[0]_i_63_n_0 ,\alu_out_q[0]_i_64_n_0 ,\alu_out_q[0]_i_65_n_0 ,\alu_out_q[0]_i_66_n_0 ,\alu_out_q[0]_i_67_n_0 ,\alu_out_q[0]_i_68_n_0 ,\alu_out_q[0]_i_69_n_0 ,\alu_out_q[0]_i_70_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[0]_i_30 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\alu_out_q_reg[0]_i_30_n_0 ,\alu_out_q_reg[0]_i_30_n_1 ,\alu_out_q_reg[0]_i_30_n_2 ,\alu_out_q_reg[0]_i_30_n_3 ,\alu_out_q_reg[0]_i_30_n_4 ,\alu_out_q_reg[0]_i_30_n_5 ,\alu_out_q_reg[0]_i_30_n_6 ,\alu_out_q_reg[0]_i_30_n_7 }),
        .DI({\alu_out_q[0]_i_71_n_0 ,\alu_out_q[0]_i_72_n_0 ,\alu_out_q[0]_i_73_n_0 ,\alu_out_q[0]_i_74_n_0 ,\alu_out_q[0]_i_75_n_0 ,\alu_out_q[0]_i_76_n_0 ,\alu_out_q[0]_i_77_n_0 ,\alu_out_q[0]_i_78_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_30_O_UNCONNECTED [7:0]),
        .S({\alu_out_q[0]_i_79_n_0 ,\alu_out_q[0]_i_80_n_0 ,\alu_out_q[0]_i_81_n_0 ,\alu_out_q[0]_i_82_n_0 ,\alu_out_q[0]_i_83_n_0 ,\alu_out_q[0]_i_84_n_0 ,\alu_out_q[0]_i_85_n_0 ,\alu_out_q[0]_i_86_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[0]_i_6 
       (.CI(\alu_out_q_reg[0]_i_9_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_alu_out_q_reg[0]_i_6_CO_UNCONNECTED [7:3],\alu_out_q_reg[0]_i_6_n_5 ,\alu_out_q_reg[0]_i_6_n_6 ,\alu_out_q_reg[0]_i_6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alu_out_q_reg[0]_i_6_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\alu_out_q[0]_i_10_n_0 ,\alu_out_q[0]_i_11_n_0 ,\alu_out_q[0]_i_12_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[0]_i_7 
       (.CI(\alu_out_q_reg[0]_i_13_n_0 ),
        .CI_TOP(1'b0),
        .CO({data5,\alu_out_q_reg[0]_i_7_n_1 ,\alu_out_q_reg[0]_i_7_n_2 ,\alu_out_q_reg[0]_i_7_n_3 ,\alu_out_q_reg[0]_i_7_n_4 ,\alu_out_q_reg[0]_i_7_n_5 ,\alu_out_q_reg[0]_i_7_n_6 ,\alu_out_q_reg[0]_i_7_n_7 }),
        .DI({\alu_out_q[0]_i_14_n_0 ,\alu_out_q[0]_i_15_n_0 ,\alu_out_q[0]_i_16_n_0 ,\alu_out_q[0]_i_17_n_0 ,\alu_out_q[0]_i_18_n_0 ,\alu_out_q[0]_i_19_n_0 ,\alu_out_q[0]_i_20_n_0 ,\alu_out_q[0]_i_21_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_7_O_UNCONNECTED [7:0]),
        .S({\alu_out_q[0]_i_22_n_0 ,\alu_out_q[0]_i_23_n_0 ,\alu_out_q[0]_i_24_n_0 ,\alu_out_q[0]_i_25_n_0 ,\alu_out_q[0]_i_26_n_0 ,\alu_out_q[0]_i_27_n_0 ,\alu_out_q[0]_i_28_n_0 ,\alu_out_q[0]_i_29_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[0]_i_8 
       (.CI(\alu_out_q_reg[0]_i_30_n_0 ),
        .CI_TOP(1'b0),
        .CO({data4,\alu_out_q_reg[0]_i_8_n_1 ,\alu_out_q_reg[0]_i_8_n_2 ,\alu_out_q_reg[0]_i_8_n_3 ,\alu_out_q_reg[0]_i_8_n_4 ,\alu_out_q_reg[0]_i_8_n_5 ,\alu_out_q_reg[0]_i_8_n_6 ,\alu_out_q_reg[0]_i_8_n_7 }),
        .DI({\alu_out_q[0]_i_31_n_0 ,\alu_out_q[0]_i_32_n_0 ,\alu_out_q[0]_i_33_n_0 ,\alu_out_q[0]_i_34_n_0 ,\alu_out_q[0]_i_35_n_0 ,\alu_out_q[0]_i_36_n_0 ,\alu_out_q[0]_i_37_n_0 ,\alu_out_q[0]_i_38_n_0 }),
        .O(\NLW_alu_out_q_reg[0]_i_8_O_UNCONNECTED [7:0]),
        .S({\alu_out_q[0]_i_39_n_0 ,\alu_out_q[0]_i_40_n_0 ,\alu_out_q[0]_i_41_n_0 ,\alu_out_q[0]_i_42_n_0 ,\alu_out_q[0]_i_43_n_0 ,\alu_out_q[0]_i_44_n_0 ,\alu_out_q[0]_i_45_n_0 ,\alu_out_q[0]_i_46_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[0]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\alu_out_q_reg[0]_i_9_n_0 ,\alu_out_q_reg[0]_i_9_n_1 ,\alu_out_q_reg[0]_i_9_n_2 ,\alu_out_q_reg[0]_i_9_n_3 ,\alu_out_q_reg[0]_i_9_n_4 ,\alu_out_q_reg[0]_i_9_n_5 ,\alu_out_q_reg[0]_i_9_n_6 ,\alu_out_q_reg[0]_i_9_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_alu_out_q_reg[0]_i_9_O_UNCONNECTED [7:0]),
        .S({\alu_out_q[0]_i_47_n_0 ,\alu_out_q[0]_i_48_n_0 ,\alu_out_q[0]_i_49_n_0 ,\alu_out_q[0]_i_50_n_0 ,\alu_out_q[0]_i_51_n_0 ,\alu_out_q[0]_i_52_n_0 ,\alu_out_q[0]_i_53_n_0 ,\alu_out_q[0]_i_54_n_0 }));
  FDRE \alu_out_q_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[10]),
        .Q(alu_out_q[10]),
        .R(1'b0));
  FDRE \alu_out_q_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[11]),
        .Q(alu_out_q[11]),
        .R(1'b0));
  FDRE \alu_out_q_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[12]),
        .Q(alu_out_q[12]),
        .R(1'b0));
  FDRE \alu_out_q_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[13]),
        .Q(alu_out_q[13]),
        .R(1'b0));
  FDRE \alu_out_q_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[14]),
        .Q(alu_out_q[14]),
        .R(1'b0));
  FDRE \alu_out_q_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[15]),
        .Q(alu_out_q[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[15]_i_3 
       (.CI(\alu_out_q_reg[7]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\alu_out_q_reg[15]_i_3_n_0 ,\alu_out_q_reg[15]_i_3_n_1 ,\alu_out_q_reg[15]_i_3_n_2 ,\alu_out_q_reg[15]_i_3_n_3 ,\alu_out_q_reg[15]_i_3_n_4 ,\alu_out_q_reg[15]_i_3_n_5 ,\alu_out_q_reg[15]_i_3_n_6 ,\alu_out_q_reg[15]_i_3_n_7 }),
        .DI({\reg_op1_reg_n_0_[15] ,\reg_op1_reg_n_0_[14] ,\reg_op1_reg_n_0_[13] ,\reg_op1_reg_n_0_[12] ,\reg_op1_reg_n_0_[11] ,\reg_op1_reg_n_0_[10] ,\reg_op1_reg_n_0_[9] ,\reg_op1_reg_n_0_[8] }),
        .O({\alu_out_q_reg[15]_i_3_n_8 ,\alu_out_q_reg[15]_i_3_n_9 ,\alu_out_q_reg[15]_i_3_n_10 ,\alu_out_q_reg[15]_i_3_n_11 ,\alu_out_q_reg[15]_i_3_n_12 ,\alu_out_q_reg[15]_i_3_n_13 ,\alu_out_q_reg[15]_i_3_n_14 ,\alu_out_q_reg[15]_i_3_n_15 }),
        .S({\alu_out_q[15]_i_4_n_0 ,\alu_out_q[15]_i_5_n_0 ,\alu_out_q[15]_i_6_n_0 ,\alu_out_q[15]_i_7_n_0 ,\alu_out_q[15]_i_8_n_0 ,\alu_out_q[15]_i_9_n_0 ,\alu_out_q[15]_i_10_n_0 ,\alu_out_q[15]_i_11_n_0 }));
  FDRE \alu_out_q_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[16]),
        .Q(alu_out_q[16]),
        .R(1'b0));
  FDRE \alu_out_q_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[17]),
        .Q(alu_out_q[17]),
        .R(1'b0));
  FDRE \alu_out_q_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[18]),
        .Q(alu_out_q[18]),
        .R(1'b0));
  FDRE \alu_out_q_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[19]),
        .Q(alu_out_q[19]),
        .R(1'b0));
  FDRE \alu_out_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[1]),
        .Q(alu_out_q[1]),
        .R(1'b0));
  FDRE \alu_out_q_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[20]),
        .Q(alu_out_q[20]),
        .R(1'b0));
  FDRE \alu_out_q_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[21]),
        .Q(alu_out_q[21]),
        .R(1'b0));
  FDRE \alu_out_q_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[22]),
        .Q(alu_out_q[22]),
        .R(1'b0));
  FDRE \alu_out_q_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[23]),
        .Q(alu_out_q[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[23]_i_3 
       (.CI(\alu_out_q_reg[15]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\alu_out_q_reg[23]_i_3_n_0 ,\alu_out_q_reg[23]_i_3_n_1 ,\alu_out_q_reg[23]_i_3_n_2 ,\alu_out_q_reg[23]_i_3_n_3 ,\alu_out_q_reg[23]_i_3_n_4 ,\alu_out_q_reg[23]_i_3_n_5 ,\alu_out_q_reg[23]_i_3_n_6 ,\alu_out_q_reg[23]_i_3_n_7 }),
        .DI({\reg_op1_reg_n_0_[23] ,\reg_op1_reg_n_0_[22] ,\reg_op1_reg_n_0_[21] ,\reg_op1_reg_n_0_[20] ,\reg_op1_reg_n_0_[19] ,\reg_op1_reg_n_0_[18] ,\reg_op1_reg_n_0_[17] ,\reg_op1_reg_n_0_[16] }),
        .O({\alu_out_q_reg[23]_i_3_n_8 ,\alu_out_q_reg[23]_i_3_n_9 ,\alu_out_q_reg[23]_i_3_n_10 ,\alu_out_q_reg[23]_i_3_n_11 ,\alu_out_q_reg[23]_i_3_n_12 ,\alu_out_q_reg[23]_i_3_n_13 ,\alu_out_q_reg[23]_i_3_n_14 ,\alu_out_q_reg[23]_i_3_n_15 }),
        .S({\alu_out_q[23]_i_4_n_0 ,\alu_out_q[23]_i_5_n_0 ,\alu_out_q[23]_i_6_n_0 ,\alu_out_q[23]_i_7_n_0 ,\alu_out_q[23]_i_8_n_0 ,\alu_out_q[23]_i_9_n_0 ,\alu_out_q[23]_i_10_n_0 ,\alu_out_q[23]_i_11_n_0 }));
  FDRE \alu_out_q_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[24]),
        .Q(alu_out_q[24]),
        .R(1'b0));
  FDRE \alu_out_q_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[25]),
        .Q(alu_out_q[25]),
        .R(1'b0));
  FDRE \alu_out_q_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[26]),
        .Q(alu_out_q[26]),
        .R(1'b0));
  FDRE \alu_out_q_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[27]),
        .Q(alu_out_q[27]),
        .R(1'b0));
  FDRE \alu_out_q_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[28]),
        .Q(alu_out_q[28]),
        .R(1'b0));
  FDRE \alu_out_q_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[29]),
        .Q(alu_out_q[29]),
        .R(1'b0));
  FDRE \alu_out_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[2]),
        .Q(alu_out_q[2]),
        .R(1'b0));
  FDRE \alu_out_q_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[30]),
        .Q(alu_out_q[30]),
        .R(1'b0));
  FDRE \alu_out_q_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[31]),
        .Q(alu_out_q[31]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[31]_i_6 
       (.CI(\alu_out_q_reg[23]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_alu_out_q_reg[31]_i_6_CO_UNCONNECTED [7],\alu_out_q_reg[31]_i_6_n_1 ,\alu_out_q_reg[31]_i_6_n_2 ,\alu_out_q_reg[31]_i_6_n_3 ,\alu_out_q_reg[31]_i_6_n_4 ,\alu_out_q_reg[31]_i_6_n_5 ,\alu_out_q_reg[31]_i_6_n_6 ,\alu_out_q_reg[31]_i_6_n_7 }),
        .DI({1'b0,\reg_op1_reg_n_0_[30] ,\reg_op1_reg_n_0_[29] ,\reg_op1_reg_n_0_[28] ,\reg_op1_reg_n_0_[27] ,\reg_op1_reg_n_0_[26] ,\reg_op1_reg_n_0_[25] ,\reg_op1_reg_n_0_[24] }),
        .O({\alu_out_q_reg[31]_i_6_n_8 ,\alu_out_q_reg[31]_i_6_n_9 ,\alu_out_q_reg[31]_i_6_n_10 ,\alu_out_q_reg[31]_i_6_n_11 ,\alu_out_q_reg[31]_i_6_n_12 ,\alu_out_q_reg[31]_i_6_n_13 ,\alu_out_q_reg[31]_i_6_n_14 ,\alu_out_q_reg[31]_i_6_n_15 }),
        .S({\alu_out_q[31]_i_7_n_0 ,\alu_out_q[31]_i_8_n_0 ,\alu_out_q[31]_i_9_n_0 ,\alu_out_q[31]_i_10_n_0 ,\alu_out_q[31]_i_11_n_0 ,\alu_out_q[31]_i_12_n_0 ,\alu_out_q[31]_i_13_n_0 ,\alu_out_q[31]_i_14_n_0 }));
  FDRE \alu_out_q_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[3]),
        .Q(alu_out_q[3]),
        .R(1'b0));
  FDRE \alu_out_q_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[4]),
        .Q(alu_out_q[4]),
        .R(1'b0));
  FDRE \alu_out_q_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[5]),
        .Q(alu_out_q[5]),
        .R(1'b0));
  FDRE \alu_out_q_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[6]),
        .Q(alu_out_q[6]),
        .R(1'b0));
  FDRE \alu_out_q_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[7]),
        .Q(alu_out_q[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \alu_out_q_reg[7]_i_3 
       (.CI(\reg_op1_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\alu_out_q_reg[7]_i_3_n_0 ,\alu_out_q_reg[7]_i_3_n_1 ,\alu_out_q_reg[7]_i_3_n_2 ,\alu_out_q_reg[7]_i_3_n_3 ,\alu_out_q_reg[7]_i_3_n_4 ,\alu_out_q_reg[7]_i_3_n_5 ,\alu_out_q_reg[7]_i_3_n_6 ,\alu_out_q_reg[7]_i_3_n_7 }),
        .DI({\reg_op1_reg_n_0_[7] ,\reg_op1_reg_n_0_[6] ,\reg_op1_reg_n_0_[5] ,\reg_op1_reg_n_0_[4] ,\reg_op1_reg_n_0_[3] ,\reg_op1_reg_n_0_[2] ,\reg_op1_reg_n_0_[1] ,instr_sub}),
        .O({\alu_out_q_reg[7]_i_3_n_8 ,\alu_out_q_reg[7]_i_3_n_9 ,\alu_out_q_reg[7]_i_3_n_10 ,\alu_out_q_reg[7]_i_3_n_11 ,\alu_out_q_reg[7]_i_3_n_12 ,\alu_out_q_reg[7]_i_3_n_13 ,\alu_out_q_reg[7]_i_3_n_14 ,\alu_out_q_reg[7]_i_3_n_15 }),
        .S({\alu_out_q[7]_i_4_n_0 ,\alu_out_q[7]_i_5_n_0 ,\alu_out_q[7]_i_6_n_0 ,\alu_out_q[7]_i_7_n_0 ,\alu_out_q[7]_i_8_n_0 ,\alu_out_q[7]_i_9_n_0 ,\alu_out_q[7]_i_10_n_0 ,\alu_out_q[7]_i_11_n_0 }));
  FDRE \alu_out_q_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[8]),
        .Q(alu_out_q[8]),
        .R(1'b0));
  FDRE \alu_out_q_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(alu_out[9]),
        .Q(alu_out_q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \cfg_divider[15]_i_1 
       (.I0(\mem_addr_reg[5]_0 ),
        .I1(\mem_addr_reg[13]_0 [0]),
        .I2(\mem_addr_reg[13]_0 [1]),
        .I3(iomem_wstrb[1]),
        .O(\mem_addr_reg[2]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \cfg_divider[23]_i_1 
       (.I0(\mem_addr_reg[5]_0 ),
        .I1(\mem_addr_reg[13]_0 [0]),
        .I2(\mem_addr_reg[13]_0 [1]),
        .I3(iomem_wstrb[2]),
        .O(\mem_addr_reg[2]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \cfg_divider[31]_i_1 
       (.I0(\mem_addr_reg[5]_0 ),
        .I1(\mem_addr_reg[13]_0 [0]),
        .I2(\mem_addr_reg[13]_0 [1]),
        .I3(iomem_wstrb[3]),
        .O(\mem_addr_reg[2]_2 [3]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \cfg_divider[31]_i_2 
       (.I0(\mem_rdata_q[31]_i_16_n_0 ),
        .I1(\mem_rdata_q[31]_i_15_n_0 ),
        .I2(ram_ready_i_2_n_0),
        .I3(\mem_addr_reg[13]_0 [3]),
        .I4(\mem_addr_reg[13]_0 [2]),
        .I5(\mem_rdata_q[31]_i_10_n_0 ),
        .O(\mem_addr_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \cfg_divider[7]_i_1 
       (.I0(\mem_addr_reg[5]_0 ),
        .I1(\mem_addr_reg[13]_0 [0]),
        .I2(\mem_addr_reg[13]_0 [1]),
        .I3(iomem_wstrb[0]),
        .O(\mem_addr_reg[2]_2 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \count_cycle[0]_i_2 
       (.I0(count_cycle_reg[0]),
        .O(\count_cycle[0]_i_2_n_0 ));
  FDRE \count_cycle_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_15 ),
        .Q(count_cycle_reg[0]),
        .R(SS));
  CARRY8 \count_cycle_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[0]_i_1_n_0 ,\count_cycle_reg[0]_i_1_n_1 ,\count_cycle_reg[0]_i_1_n_2 ,\count_cycle_reg[0]_i_1_n_3 ,\count_cycle_reg[0]_i_1_n_4 ,\count_cycle_reg[0]_i_1_n_5 ,\count_cycle_reg[0]_i_1_n_6 ,\count_cycle_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_cycle_reg[0]_i_1_n_8 ,\count_cycle_reg[0]_i_1_n_9 ,\count_cycle_reg[0]_i_1_n_10 ,\count_cycle_reg[0]_i_1_n_11 ,\count_cycle_reg[0]_i_1_n_12 ,\count_cycle_reg[0]_i_1_n_13 ,\count_cycle_reg[0]_i_1_n_14 ,\count_cycle_reg[0]_i_1_n_15 }),
        .S({count_cycle_reg[7:1],\count_cycle[0]_i_2_n_0 }));
  FDRE \count_cycle_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_13 ),
        .Q(count_cycle_reg[10]),
        .R(SS));
  FDRE \count_cycle_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_12 ),
        .Q(count_cycle_reg[11]),
        .R(SS));
  FDRE \count_cycle_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_11 ),
        .Q(count_cycle_reg[12]),
        .R(SS));
  FDRE \count_cycle_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_10 ),
        .Q(count_cycle_reg[13]),
        .R(SS));
  FDRE \count_cycle_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_9 ),
        .Q(count_cycle_reg[14]),
        .R(SS));
  FDRE \count_cycle_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_8 ),
        .Q(count_cycle_reg[15]),
        .R(SS));
  FDRE \count_cycle_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_15 ),
        .Q(count_cycle_reg[16]),
        .R(SS));
  CARRY8 \count_cycle_reg[16]_i_1 
       (.CI(\count_cycle_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[16]_i_1_n_0 ,\count_cycle_reg[16]_i_1_n_1 ,\count_cycle_reg[16]_i_1_n_2 ,\count_cycle_reg[16]_i_1_n_3 ,\count_cycle_reg[16]_i_1_n_4 ,\count_cycle_reg[16]_i_1_n_5 ,\count_cycle_reg[16]_i_1_n_6 ,\count_cycle_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[16]_i_1_n_8 ,\count_cycle_reg[16]_i_1_n_9 ,\count_cycle_reg[16]_i_1_n_10 ,\count_cycle_reg[16]_i_1_n_11 ,\count_cycle_reg[16]_i_1_n_12 ,\count_cycle_reg[16]_i_1_n_13 ,\count_cycle_reg[16]_i_1_n_14 ,\count_cycle_reg[16]_i_1_n_15 }),
        .S(count_cycle_reg[23:16]));
  FDRE \count_cycle_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_14 ),
        .Q(count_cycle_reg[17]),
        .R(SS));
  FDRE \count_cycle_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_13 ),
        .Q(count_cycle_reg[18]),
        .R(SS));
  FDRE \count_cycle_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_12 ),
        .Q(count_cycle_reg[19]),
        .R(SS));
  FDRE \count_cycle_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_14 ),
        .Q(count_cycle_reg[1]),
        .R(SS));
  FDRE \count_cycle_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_11 ),
        .Q(count_cycle_reg[20]),
        .R(SS));
  FDRE \count_cycle_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_10 ),
        .Q(count_cycle_reg[21]),
        .R(SS));
  FDRE \count_cycle_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_9 ),
        .Q(count_cycle_reg[22]),
        .R(SS));
  FDRE \count_cycle_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[16]_i_1_n_8 ),
        .Q(count_cycle_reg[23]),
        .R(SS));
  FDRE \count_cycle_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_15 ),
        .Q(count_cycle_reg[24]),
        .R(SS));
  CARRY8 \count_cycle_reg[24]_i_1 
       (.CI(\count_cycle_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[24]_i_1_n_0 ,\count_cycle_reg[24]_i_1_n_1 ,\count_cycle_reg[24]_i_1_n_2 ,\count_cycle_reg[24]_i_1_n_3 ,\count_cycle_reg[24]_i_1_n_4 ,\count_cycle_reg[24]_i_1_n_5 ,\count_cycle_reg[24]_i_1_n_6 ,\count_cycle_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[24]_i_1_n_8 ,\count_cycle_reg[24]_i_1_n_9 ,\count_cycle_reg[24]_i_1_n_10 ,\count_cycle_reg[24]_i_1_n_11 ,\count_cycle_reg[24]_i_1_n_12 ,\count_cycle_reg[24]_i_1_n_13 ,\count_cycle_reg[24]_i_1_n_14 ,\count_cycle_reg[24]_i_1_n_15 }),
        .S(count_cycle_reg[31:24]));
  FDRE \count_cycle_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_14 ),
        .Q(count_cycle_reg[25]),
        .R(SS));
  FDRE \count_cycle_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_13 ),
        .Q(count_cycle_reg[26]),
        .R(SS));
  FDRE \count_cycle_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_12 ),
        .Q(count_cycle_reg[27]),
        .R(SS));
  FDRE \count_cycle_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_11 ),
        .Q(count_cycle_reg[28]),
        .R(SS));
  FDRE \count_cycle_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_10 ),
        .Q(count_cycle_reg[29]),
        .R(SS));
  FDRE \count_cycle_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_13 ),
        .Q(count_cycle_reg[2]),
        .R(SS));
  FDRE \count_cycle_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_9 ),
        .Q(count_cycle_reg[30]),
        .R(SS));
  FDRE \count_cycle_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[24]_i_1_n_8 ),
        .Q(count_cycle_reg[31]),
        .R(SS));
  FDRE \count_cycle_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_15 ),
        .Q(count_cycle_reg[32]),
        .R(SS));
  CARRY8 \count_cycle_reg[32]_i_1 
       (.CI(\count_cycle_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[32]_i_1_n_0 ,\count_cycle_reg[32]_i_1_n_1 ,\count_cycle_reg[32]_i_1_n_2 ,\count_cycle_reg[32]_i_1_n_3 ,\count_cycle_reg[32]_i_1_n_4 ,\count_cycle_reg[32]_i_1_n_5 ,\count_cycle_reg[32]_i_1_n_6 ,\count_cycle_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[32]_i_1_n_8 ,\count_cycle_reg[32]_i_1_n_9 ,\count_cycle_reg[32]_i_1_n_10 ,\count_cycle_reg[32]_i_1_n_11 ,\count_cycle_reg[32]_i_1_n_12 ,\count_cycle_reg[32]_i_1_n_13 ,\count_cycle_reg[32]_i_1_n_14 ,\count_cycle_reg[32]_i_1_n_15 }),
        .S(count_cycle_reg[39:32]));
  FDRE \count_cycle_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_14 ),
        .Q(count_cycle_reg[33]),
        .R(SS));
  FDRE \count_cycle_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_13 ),
        .Q(count_cycle_reg[34]),
        .R(SS));
  FDRE \count_cycle_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_12 ),
        .Q(count_cycle_reg[35]),
        .R(SS));
  FDRE \count_cycle_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_11 ),
        .Q(count_cycle_reg[36]),
        .R(SS));
  FDRE \count_cycle_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_10 ),
        .Q(count_cycle_reg[37]),
        .R(SS));
  FDRE \count_cycle_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_9 ),
        .Q(count_cycle_reg[38]),
        .R(SS));
  FDRE \count_cycle_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[32]_i_1_n_8 ),
        .Q(count_cycle_reg[39]),
        .R(SS));
  FDRE \count_cycle_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_12 ),
        .Q(count_cycle_reg[3]),
        .R(SS));
  FDRE \count_cycle_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_15 ),
        .Q(count_cycle_reg[40]),
        .R(SS));
  CARRY8 \count_cycle_reg[40]_i_1 
       (.CI(\count_cycle_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[40]_i_1_n_0 ,\count_cycle_reg[40]_i_1_n_1 ,\count_cycle_reg[40]_i_1_n_2 ,\count_cycle_reg[40]_i_1_n_3 ,\count_cycle_reg[40]_i_1_n_4 ,\count_cycle_reg[40]_i_1_n_5 ,\count_cycle_reg[40]_i_1_n_6 ,\count_cycle_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[40]_i_1_n_8 ,\count_cycle_reg[40]_i_1_n_9 ,\count_cycle_reg[40]_i_1_n_10 ,\count_cycle_reg[40]_i_1_n_11 ,\count_cycle_reg[40]_i_1_n_12 ,\count_cycle_reg[40]_i_1_n_13 ,\count_cycle_reg[40]_i_1_n_14 ,\count_cycle_reg[40]_i_1_n_15 }),
        .S(count_cycle_reg[47:40]));
  FDRE \count_cycle_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_14 ),
        .Q(count_cycle_reg[41]),
        .R(SS));
  FDRE \count_cycle_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_13 ),
        .Q(count_cycle_reg[42]),
        .R(SS));
  FDRE \count_cycle_reg[43] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_12 ),
        .Q(count_cycle_reg[43]),
        .R(SS));
  FDRE \count_cycle_reg[44] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_11 ),
        .Q(count_cycle_reg[44]),
        .R(SS));
  FDRE \count_cycle_reg[45] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_10 ),
        .Q(count_cycle_reg[45]),
        .R(SS));
  FDRE \count_cycle_reg[46] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_9 ),
        .Q(count_cycle_reg[46]),
        .R(SS));
  FDRE \count_cycle_reg[47] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[40]_i_1_n_8 ),
        .Q(count_cycle_reg[47]),
        .R(SS));
  FDRE \count_cycle_reg[48] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_15 ),
        .Q(count_cycle_reg[48]),
        .R(SS));
  CARRY8 \count_cycle_reg[48]_i_1 
       (.CI(\count_cycle_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[48]_i_1_n_0 ,\count_cycle_reg[48]_i_1_n_1 ,\count_cycle_reg[48]_i_1_n_2 ,\count_cycle_reg[48]_i_1_n_3 ,\count_cycle_reg[48]_i_1_n_4 ,\count_cycle_reg[48]_i_1_n_5 ,\count_cycle_reg[48]_i_1_n_6 ,\count_cycle_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[48]_i_1_n_8 ,\count_cycle_reg[48]_i_1_n_9 ,\count_cycle_reg[48]_i_1_n_10 ,\count_cycle_reg[48]_i_1_n_11 ,\count_cycle_reg[48]_i_1_n_12 ,\count_cycle_reg[48]_i_1_n_13 ,\count_cycle_reg[48]_i_1_n_14 ,\count_cycle_reg[48]_i_1_n_15 }),
        .S(count_cycle_reg[55:48]));
  FDRE \count_cycle_reg[49] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_14 ),
        .Q(count_cycle_reg[49]),
        .R(SS));
  FDRE \count_cycle_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_11 ),
        .Q(count_cycle_reg[4]),
        .R(SS));
  FDRE \count_cycle_reg[50] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_13 ),
        .Q(count_cycle_reg[50]),
        .R(SS));
  FDRE \count_cycle_reg[51] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_12 ),
        .Q(count_cycle_reg[51]),
        .R(SS));
  FDRE \count_cycle_reg[52] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_11 ),
        .Q(count_cycle_reg[52]),
        .R(SS));
  FDRE \count_cycle_reg[53] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_10 ),
        .Q(count_cycle_reg[53]),
        .R(SS));
  FDRE \count_cycle_reg[54] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_9 ),
        .Q(count_cycle_reg[54]),
        .R(SS));
  FDRE \count_cycle_reg[55] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[48]_i_1_n_8 ),
        .Q(count_cycle_reg[55]),
        .R(SS));
  FDRE \count_cycle_reg[56] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_15 ),
        .Q(count_cycle_reg[56]),
        .R(SS));
  CARRY8 \count_cycle_reg[56]_i_1 
       (.CI(\count_cycle_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_cycle_reg[56]_i_1_CO_UNCONNECTED [7],\count_cycle_reg[56]_i_1_n_1 ,\count_cycle_reg[56]_i_1_n_2 ,\count_cycle_reg[56]_i_1_n_3 ,\count_cycle_reg[56]_i_1_n_4 ,\count_cycle_reg[56]_i_1_n_5 ,\count_cycle_reg[56]_i_1_n_6 ,\count_cycle_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[56]_i_1_n_8 ,\count_cycle_reg[56]_i_1_n_9 ,\count_cycle_reg[56]_i_1_n_10 ,\count_cycle_reg[56]_i_1_n_11 ,\count_cycle_reg[56]_i_1_n_12 ,\count_cycle_reg[56]_i_1_n_13 ,\count_cycle_reg[56]_i_1_n_14 ,\count_cycle_reg[56]_i_1_n_15 }),
        .S(count_cycle_reg[63:56]));
  FDRE \count_cycle_reg[57] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_14 ),
        .Q(count_cycle_reg[57]),
        .R(SS));
  FDRE \count_cycle_reg[58] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_13 ),
        .Q(count_cycle_reg[58]),
        .R(SS));
  FDRE \count_cycle_reg[59] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_12 ),
        .Q(count_cycle_reg[59]),
        .R(SS));
  FDRE \count_cycle_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_10 ),
        .Q(count_cycle_reg[5]),
        .R(SS));
  FDRE \count_cycle_reg[60] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_11 ),
        .Q(count_cycle_reg[60]),
        .R(SS));
  FDRE \count_cycle_reg[61] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_10 ),
        .Q(count_cycle_reg[61]),
        .R(SS));
  FDRE \count_cycle_reg[62] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_9 ),
        .Q(count_cycle_reg[62]),
        .R(SS));
  FDRE \count_cycle_reg[63] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[56]_i_1_n_8 ),
        .Q(count_cycle_reg[63]),
        .R(SS));
  FDRE \count_cycle_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_9 ),
        .Q(count_cycle_reg[6]),
        .R(SS));
  FDRE \count_cycle_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[0]_i_1_n_8 ),
        .Q(count_cycle_reg[7]),
        .R(SS));
  FDRE \count_cycle_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_15 ),
        .Q(count_cycle_reg[8]),
        .R(SS));
  CARRY8 \count_cycle_reg[8]_i_1 
       (.CI(\count_cycle_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_cycle_reg[8]_i_1_n_0 ,\count_cycle_reg[8]_i_1_n_1 ,\count_cycle_reg[8]_i_1_n_2 ,\count_cycle_reg[8]_i_1_n_3 ,\count_cycle_reg[8]_i_1_n_4 ,\count_cycle_reg[8]_i_1_n_5 ,\count_cycle_reg[8]_i_1_n_6 ,\count_cycle_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_cycle_reg[8]_i_1_n_8 ,\count_cycle_reg[8]_i_1_n_9 ,\count_cycle_reg[8]_i_1_n_10 ,\count_cycle_reg[8]_i_1_n_11 ,\count_cycle_reg[8]_i_1_n_12 ,\count_cycle_reg[8]_i_1_n_13 ,\count_cycle_reg[8]_i_1_n_14 ,\count_cycle_reg[8]_i_1_n_15 }),
        .S(count_cycle_reg[15:8]));
  FDRE \count_cycle_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\count_cycle_reg[8]_i_1_n_14 ),
        .Q(count_cycle_reg[9]),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    \count_instr[0]_i_1 
       (.I0(reg_next_pc),
        .I1(decoder_trigger_reg_n_0),
        .O(count_instr));
  LUT1 #(
    .INIT(2'h1)) 
    \count_instr[0]_i_3 
       (.I0(\count_instr_reg_n_0_[0] ),
        .O(\count_instr[0]_i_3_n_0 ));
  FDRE \count_instr_reg[0] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_15 ),
        .Q(\count_instr_reg_n_0_[0] ),
        .R(SS));
  CARRY8 \count_instr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[0]_i_2_n_0 ,\count_instr_reg[0]_i_2_n_1 ,\count_instr_reg[0]_i_2_n_2 ,\count_instr_reg[0]_i_2_n_3 ,\count_instr_reg[0]_i_2_n_4 ,\count_instr_reg[0]_i_2_n_5 ,\count_instr_reg[0]_i_2_n_6 ,\count_instr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_instr_reg[0]_i_2_n_8 ,\count_instr_reg[0]_i_2_n_9 ,\count_instr_reg[0]_i_2_n_10 ,\count_instr_reg[0]_i_2_n_11 ,\count_instr_reg[0]_i_2_n_12 ,\count_instr_reg[0]_i_2_n_13 ,\count_instr_reg[0]_i_2_n_14 ,\count_instr_reg[0]_i_2_n_15 }),
        .S({\count_instr_reg_n_0_[7] ,\count_instr_reg_n_0_[6] ,\count_instr_reg_n_0_[5] ,\count_instr_reg_n_0_[4] ,\count_instr_reg_n_0_[3] ,\count_instr_reg_n_0_[2] ,\count_instr_reg_n_0_[1] ,\count_instr[0]_i_3_n_0 }));
  FDRE \count_instr_reg[10] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_13 ),
        .Q(\count_instr_reg_n_0_[10] ),
        .R(SS));
  FDRE \count_instr_reg[11] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_12 ),
        .Q(\count_instr_reg_n_0_[11] ),
        .R(SS));
  FDRE \count_instr_reg[12] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_11 ),
        .Q(\count_instr_reg_n_0_[12] ),
        .R(SS));
  FDRE \count_instr_reg[13] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_10 ),
        .Q(\count_instr_reg_n_0_[13] ),
        .R(SS));
  FDRE \count_instr_reg[14] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_9 ),
        .Q(\count_instr_reg_n_0_[14] ),
        .R(SS));
  FDRE \count_instr_reg[15] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_8 ),
        .Q(\count_instr_reg_n_0_[15] ),
        .R(SS));
  FDRE \count_instr_reg[16] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_15 ),
        .Q(\count_instr_reg_n_0_[16] ),
        .R(SS));
  CARRY8 \count_instr_reg[16]_i_1 
       (.CI(\count_instr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[16]_i_1_n_0 ,\count_instr_reg[16]_i_1_n_1 ,\count_instr_reg[16]_i_1_n_2 ,\count_instr_reg[16]_i_1_n_3 ,\count_instr_reg[16]_i_1_n_4 ,\count_instr_reg[16]_i_1_n_5 ,\count_instr_reg[16]_i_1_n_6 ,\count_instr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[16]_i_1_n_8 ,\count_instr_reg[16]_i_1_n_9 ,\count_instr_reg[16]_i_1_n_10 ,\count_instr_reg[16]_i_1_n_11 ,\count_instr_reg[16]_i_1_n_12 ,\count_instr_reg[16]_i_1_n_13 ,\count_instr_reg[16]_i_1_n_14 ,\count_instr_reg[16]_i_1_n_15 }),
        .S({\count_instr_reg_n_0_[23] ,\count_instr_reg_n_0_[22] ,\count_instr_reg_n_0_[21] ,\count_instr_reg_n_0_[20] ,\count_instr_reg_n_0_[19] ,\count_instr_reg_n_0_[18] ,\count_instr_reg_n_0_[17] ,\count_instr_reg_n_0_[16] }));
  FDRE \count_instr_reg[17] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_14 ),
        .Q(\count_instr_reg_n_0_[17] ),
        .R(SS));
  FDRE \count_instr_reg[18] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_13 ),
        .Q(\count_instr_reg_n_0_[18] ),
        .R(SS));
  FDRE \count_instr_reg[19] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_12 ),
        .Q(\count_instr_reg_n_0_[19] ),
        .R(SS));
  FDRE \count_instr_reg[1] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_14 ),
        .Q(\count_instr_reg_n_0_[1] ),
        .R(SS));
  FDRE \count_instr_reg[20] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_11 ),
        .Q(\count_instr_reg_n_0_[20] ),
        .R(SS));
  FDRE \count_instr_reg[21] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_10 ),
        .Q(\count_instr_reg_n_0_[21] ),
        .R(SS));
  FDRE \count_instr_reg[22] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_9 ),
        .Q(\count_instr_reg_n_0_[22] ),
        .R(SS));
  FDRE \count_instr_reg[23] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_8 ),
        .Q(\count_instr_reg_n_0_[23] ),
        .R(SS));
  FDRE \count_instr_reg[24] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_15 ),
        .Q(\count_instr_reg_n_0_[24] ),
        .R(SS));
  CARRY8 \count_instr_reg[24]_i_1 
       (.CI(\count_instr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[24]_i_1_n_0 ,\count_instr_reg[24]_i_1_n_1 ,\count_instr_reg[24]_i_1_n_2 ,\count_instr_reg[24]_i_1_n_3 ,\count_instr_reg[24]_i_1_n_4 ,\count_instr_reg[24]_i_1_n_5 ,\count_instr_reg[24]_i_1_n_6 ,\count_instr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[24]_i_1_n_8 ,\count_instr_reg[24]_i_1_n_9 ,\count_instr_reg[24]_i_1_n_10 ,\count_instr_reg[24]_i_1_n_11 ,\count_instr_reg[24]_i_1_n_12 ,\count_instr_reg[24]_i_1_n_13 ,\count_instr_reg[24]_i_1_n_14 ,\count_instr_reg[24]_i_1_n_15 }),
        .S({\count_instr_reg_n_0_[31] ,\count_instr_reg_n_0_[30] ,\count_instr_reg_n_0_[29] ,\count_instr_reg_n_0_[28] ,\count_instr_reg_n_0_[27] ,\count_instr_reg_n_0_[26] ,\count_instr_reg_n_0_[25] ,\count_instr_reg_n_0_[24] }));
  FDRE \count_instr_reg[25] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_14 ),
        .Q(\count_instr_reg_n_0_[25] ),
        .R(SS));
  FDRE \count_instr_reg[26] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_13 ),
        .Q(\count_instr_reg_n_0_[26] ),
        .R(SS));
  FDRE \count_instr_reg[27] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_12 ),
        .Q(\count_instr_reg_n_0_[27] ),
        .R(SS));
  FDRE \count_instr_reg[28] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_11 ),
        .Q(\count_instr_reg_n_0_[28] ),
        .R(SS));
  FDRE \count_instr_reg[29] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_10 ),
        .Q(\count_instr_reg_n_0_[29] ),
        .R(SS));
  FDRE \count_instr_reg[2] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_13 ),
        .Q(\count_instr_reg_n_0_[2] ),
        .R(SS));
  FDRE \count_instr_reg[30] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_9 ),
        .Q(\count_instr_reg_n_0_[30] ),
        .R(SS));
  FDRE \count_instr_reg[31] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_8 ),
        .Q(\count_instr_reg_n_0_[31] ),
        .R(SS));
  FDRE \count_instr_reg[32] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_15 ),
        .Q(data3[0]),
        .R(SS));
  CARRY8 \count_instr_reg[32]_i_1 
       (.CI(\count_instr_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[32]_i_1_n_0 ,\count_instr_reg[32]_i_1_n_1 ,\count_instr_reg[32]_i_1_n_2 ,\count_instr_reg[32]_i_1_n_3 ,\count_instr_reg[32]_i_1_n_4 ,\count_instr_reg[32]_i_1_n_5 ,\count_instr_reg[32]_i_1_n_6 ,\count_instr_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[32]_i_1_n_8 ,\count_instr_reg[32]_i_1_n_9 ,\count_instr_reg[32]_i_1_n_10 ,\count_instr_reg[32]_i_1_n_11 ,\count_instr_reg[32]_i_1_n_12 ,\count_instr_reg[32]_i_1_n_13 ,\count_instr_reg[32]_i_1_n_14 ,\count_instr_reg[32]_i_1_n_15 }),
        .S(data3[7:0]));
  FDRE \count_instr_reg[33] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_14 ),
        .Q(data3[1]),
        .R(SS));
  FDRE \count_instr_reg[34] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_13 ),
        .Q(data3[2]),
        .R(SS));
  FDRE \count_instr_reg[35] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_12 ),
        .Q(data3[3]),
        .R(SS));
  FDRE \count_instr_reg[36] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_11 ),
        .Q(data3[4]),
        .R(SS));
  FDRE \count_instr_reg[37] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_10 ),
        .Q(data3[5]),
        .R(SS));
  FDRE \count_instr_reg[38] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_9 ),
        .Q(data3[6]),
        .R(SS));
  FDRE \count_instr_reg[39] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_8 ),
        .Q(data3[7]),
        .R(SS));
  FDRE \count_instr_reg[3] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_12 ),
        .Q(\count_instr_reg_n_0_[3] ),
        .R(SS));
  FDRE \count_instr_reg[40] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_15 ),
        .Q(data3[8]),
        .R(SS));
  CARRY8 \count_instr_reg[40]_i_1 
       (.CI(\count_instr_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[40]_i_1_n_0 ,\count_instr_reg[40]_i_1_n_1 ,\count_instr_reg[40]_i_1_n_2 ,\count_instr_reg[40]_i_1_n_3 ,\count_instr_reg[40]_i_1_n_4 ,\count_instr_reg[40]_i_1_n_5 ,\count_instr_reg[40]_i_1_n_6 ,\count_instr_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[40]_i_1_n_8 ,\count_instr_reg[40]_i_1_n_9 ,\count_instr_reg[40]_i_1_n_10 ,\count_instr_reg[40]_i_1_n_11 ,\count_instr_reg[40]_i_1_n_12 ,\count_instr_reg[40]_i_1_n_13 ,\count_instr_reg[40]_i_1_n_14 ,\count_instr_reg[40]_i_1_n_15 }),
        .S(data3[15:8]));
  FDRE \count_instr_reg[41] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_14 ),
        .Q(data3[9]),
        .R(SS));
  FDRE \count_instr_reg[42] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_13 ),
        .Q(data3[10]),
        .R(SS));
  FDRE \count_instr_reg[43] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_12 ),
        .Q(data3[11]),
        .R(SS));
  FDRE \count_instr_reg[44] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_11 ),
        .Q(data3[12]),
        .R(SS));
  FDRE \count_instr_reg[45] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_10 ),
        .Q(data3[13]),
        .R(SS));
  FDRE \count_instr_reg[46] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_9 ),
        .Q(data3[14]),
        .R(SS));
  FDRE \count_instr_reg[47] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_8 ),
        .Q(data3[15]),
        .R(SS));
  FDRE \count_instr_reg[48] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_15 ),
        .Q(data3[16]),
        .R(SS));
  CARRY8 \count_instr_reg[48]_i_1 
       (.CI(\count_instr_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[48]_i_1_n_0 ,\count_instr_reg[48]_i_1_n_1 ,\count_instr_reg[48]_i_1_n_2 ,\count_instr_reg[48]_i_1_n_3 ,\count_instr_reg[48]_i_1_n_4 ,\count_instr_reg[48]_i_1_n_5 ,\count_instr_reg[48]_i_1_n_6 ,\count_instr_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[48]_i_1_n_8 ,\count_instr_reg[48]_i_1_n_9 ,\count_instr_reg[48]_i_1_n_10 ,\count_instr_reg[48]_i_1_n_11 ,\count_instr_reg[48]_i_1_n_12 ,\count_instr_reg[48]_i_1_n_13 ,\count_instr_reg[48]_i_1_n_14 ,\count_instr_reg[48]_i_1_n_15 }),
        .S(data3[23:16]));
  FDRE \count_instr_reg[49] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_14 ),
        .Q(data3[17]),
        .R(SS));
  FDRE \count_instr_reg[4] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_11 ),
        .Q(\count_instr_reg_n_0_[4] ),
        .R(SS));
  FDRE \count_instr_reg[50] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_13 ),
        .Q(data3[18]),
        .R(SS));
  FDRE \count_instr_reg[51] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_12 ),
        .Q(data3[19]),
        .R(SS));
  FDRE \count_instr_reg[52] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_11 ),
        .Q(data3[20]),
        .R(SS));
  FDRE \count_instr_reg[53] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_10 ),
        .Q(data3[21]),
        .R(SS));
  FDRE \count_instr_reg[54] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_9 ),
        .Q(data3[22]),
        .R(SS));
  FDRE \count_instr_reg[55] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_8 ),
        .Q(data3[23]),
        .R(SS));
  FDRE \count_instr_reg[56] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_15 ),
        .Q(data3[24]),
        .R(SS));
  CARRY8 \count_instr_reg[56]_i_1 
       (.CI(\count_instr_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_instr_reg[56]_i_1_CO_UNCONNECTED [7],\count_instr_reg[56]_i_1_n_1 ,\count_instr_reg[56]_i_1_n_2 ,\count_instr_reg[56]_i_1_n_3 ,\count_instr_reg[56]_i_1_n_4 ,\count_instr_reg[56]_i_1_n_5 ,\count_instr_reg[56]_i_1_n_6 ,\count_instr_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[56]_i_1_n_8 ,\count_instr_reg[56]_i_1_n_9 ,\count_instr_reg[56]_i_1_n_10 ,\count_instr_reg[56]_i_1_n_11 ,\count_instr_reg[56]_i_1_n_12 ,\count_instr_reg[56]_i_1_n_13 ,\count_instr_reg[56]_i_1_n_14 ,\count_instr_reg[56]_i_1_n_15 }),
        .S(data3[31:24]));
  FDRE \count_instr_reg[57] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_14 ),
        .Q(data3[25]),
        .R(SS));
  FDRE \count_instr_reg[58] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_13 ),
        .Q(data3[26]),
        .R(SS));
  FDRE \count_instr_reg[59] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_12 ),
        .Q(data3[27]),
        .R(SS));
  FDRE \count_instr_reg[5] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_10 ),
        .Q(\count_instr_reg_n_0_[5] ),
        .R(SS));
  FDRE \count_instr_reg[60] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_11 ),
        .Q(data3[28]),
        .R(SS));
  FDRE \count_instr_reg[61] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_10 ),
        .Q(data3[29]),
        .R(SS));
  FDRE \count_instr_reg[62] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_9 ),
        .Q(data3[30]),
        .R(SS));
  FDRE \count_instr_reg[63] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_8 ),
        .Q(data3[31]),
        .R(SS));
  FDRE \count_instr_reg[6] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_9 ),
        .Q(\count_instr_reg_n_0_[6] ),
        .R(SS));
  FDRE \count_instr_reg[7] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_8 ),
        .Q(\count_instr_reg_n_0_[7] ),
        .R(SS));
  FDRE \count_instr_reg[8] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_15 ),
        .Q(\count_instr_reg_n_0_[8] ),
        .R(SS));
  CARRY8 \count_instr_reg[8]_i_1 
       (.CI(\count_instr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_instr_reg[8]_i_1_n_0 ,\count_instr_reg[8]_i_1_n_1 ,\count_instr_reg[8]_i_1_n_2 ,\count_instr_reg[8]_i_1_n_3 ,\count_instr_reg[8]_i_1_n_4 ,\count_instr_reg[8]_i_1_n_5 ,\count_instr_reg[8]_i_1_n_6 ,\count_instr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_instr_reg[8]_i_1_n_8 ,\count_instr_reg[8]_i_1_n_9 ,\count_instr_reg[8]_i_1_n_10 ,\count_instr_reg[8]_i_1_n_11 ,\count_instr_reg[8]_i_1_n_12 ,\count_instr_reg[8]_i_1_n_13 ,\count_instr_reg[8]_i_1_n_14 ,\count_instr_reg[8]_i_1_n_15 }),
        .S({\count_instr_reg_n_0_[15] ,\count_instr_reg_n_0_[14] ,\count_instr_reg_n_0_[13] ,\count_instr_reg_n_0_[12] ,\count_instr_reg_n_0_[11] ,\count_instr_reg_n_0_[10] ,\count_instr_reg_n_0_[9] ,\count_instr_reg_n_0_[8] }));
  FDRE \count_instr_reg[9] 
       (.C(clk),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_14 ),
        .Q(\count_instr_reg_n_0_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \cpu_state[0]_i_1 
       (.I0(is_lb_lh_lw_lbu_lhu),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(mem_do_rinst_reg_0),
        .I3(instr_trap),
        .O(cpu_state0_out[0]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \cpu_state[1]_i_1 
       (.I0(\cpu_state[3]_i_3_n_0 ),
        .I1(is_sb_sh_sw),
        .I2(is_lb_lh_lw_lbu_lhu),
        .I3(\reg_op2[31]_i_1_n_0 ),
        .I4(\cpu_state[2]_i_2_n_0 ),
        .I5(is_slli_srli_srai),
        .O(cpu_state0_out[1]));
  LUT6 #(
    .INIT(64'hFFFF002000000000)) 
    \cpu_state[2]_i_1 
       (.I0(\cpu_state[2]_i_2_n_0 ),
        .I1(\cpu_state[3]_i_3_n_0 ),
        .I2(is_sll_srl_sra),
        .I3(is_lb_lh_lw_lbu_lhu),
        .I4(is_slli_srli_srai),
        .I5(\reg_op2[31]_i_1_n_0 ),
        .O(cpu_state0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \cpu_state[2]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(instr_trap),
        .O(\cpu_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \cpu_state[3]_i_1 
       (.I0(\cpu_state[3]_i_2_n_0 ),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(is_sb_sh_sw),
        .I3(is_sll_srl_sra),
        .I4(\cpu_state[3]_i_3_n_0 ),
        .I5(\reg_op2[31]_i_1_n_0 ),
        .O(cpu_state0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cpu_state[3]_i_2 
       (.I0(is_slli_srli_srai),
        .I1(is_rdcycle_rdcycleh_rdinstr_rdinstrh),
        .I2(instr_trap),
        .I3(mem_do_rinst_reg_0),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(\cpu_state[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpu_state[3]_i_3 
       (.I0(is_lui_auipc_jal),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .O(\cpu_state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpu_state[5]_i_1 
       (.I0(reg_next_pc),
        .I1(mem_do_rinst_reg_0),
        .O(cpu_state0_out[5]));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    \cpu_state[6]_i_1 
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\cpu_state[6]_i_2_n_0 ),
        .I3(reg_next_pc),
        .I4(is_rdcycle_rdcycleh_rdinstr_rdinstrh),
        .O(cpu_state0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \cpu_state[6]_i_2 
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(mem_do_rinst_reg_0),
        .O(\cpu_state[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpu_state[6]_i_3 
       (.I0(instr_rdinstrh),
        .I1(instr_rdinstr),
        .I2(instr_rdcycleh),
        .I3(instr_rdcycle),
        .O(is_rdcycle_rdcycleh_rdinstr_rdinstrh));
  LUT6 #(
    .INIT(64'hFF00A800A800A800)) 
    \cpu_state[7]_i_1 
       (.I0(\cpu_state[7]_i_4_n_0 ),
        .I1(mem_do_rdata),
        .I2(mem_do_wdata),
        .I3(mem_do_rinst_reg_0),
        .I4(\reg_pc_reg_n_0_[1] ),
        .I5(mem_do_rinst_reg_n_0),
        .O(\cpu_state[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpu_state[7]_i_10 
       (.I0(mem_do_wdata),
        .I1(mem_do_rdata),
        .O(\cpu_state[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cpu_state[7]_i_11 
       (.I0(\mem_state_reg_n_0_[0] ),
        .I1(mem_do_rinst_reg_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(\mem_state_reg_n_0_[1] ),
        .O(\cpu_state[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \cpu_state[7]_i_12 
       (.I0(mem_valid),
        .I1(\mem_rdata_q[31]_i_7_n_0 ),
        .I2(\mem_rdata_q[31]_i_6_n_0 ),
        .I3(\mem_rdata_q[31]_i_5_n_0 ),
        .I4(ram_ready),
        .I5(mem_do_rinst_reg_0),
        .O(\cpu_state[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpu_state[7]_i_13 
       (.I0(mem_do_rdata),
        .I1(mem_do_wdata),
        .I2(mem_do_rinst_reg_n_0),
        .O(\cpu_state[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpu_state[7]_i_14 
       (.I0(instr_xor),
        .I1(instr_srl),
        .I2(instr_sra),
        .I3(instr_or),
        .O(\cpu_state[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cpu_state[7]_i_15 
       (.I0(instr_rdcycleh),
        .I1(instr_rdinstr),
        .I2(instr_rdinstrh),
        .O(\cpu_state[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \cpu_state[7]_i_16 
       (.I0(is_lui_auipc_jal_i_1_n_0),
        .I1(instr_sb),
        .I2(instr_lw),
        .I3(instr_bgeu),
        .I4(\cpu_state[7]_i_18_n_0 ),
        .I5(\cpu_state[7]_i_19_n_0 ),
        .O(\cpu_state[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cpu_state[7]_i_17 
       (.I0(instr_add),
        .I1(instr_slli),
        .I2(is_compare_i_2_n_0),
        .I3(instr_sub),
        .I4(\cpu_state[7]_i_20_n_0 ),
        .I5(\cpu_state[7]_i_21_n_0 ),
        .O(\cpu_state[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cpu_state[7]_i_18 
       (.I0(instr_bne),
        .I1(instr_blt),
        .I2(instr_bge),
        .I3(instr_bltu),
        .O(\cpu_state[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cpu_state[7]_i_19 
       (.I0(instr_lh),
        .I1(instr_lhu),
        .I2(instr_beq),
        .I3(instr_jalr),
        .I4(instr_lbu),
        .I5(instr_lb),
        .O(\cpu_state[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    \cpu_state[7]_i_2 
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(mem_done),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(\cpu_state[7]_i_6_n_0 ),
        .I4(\cpu_state[7]_i_7_n_0 ),
        .I5(\cpu_state[7]_i_8_n_0 ),
        .O(\cpu_state[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpu_state[7]_i_20 
       (.I0(instr_andi),
        .I1(instr_xori),
        .I2(instr_srli),
        .I3(instr_ori),
        .O(\cpu_state[7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cpu_state[7]_i_21 
       (.I0(instr_sw),
        .I1(instr_srai),
        .I2(instr_sll),
        .I3(instr_addi),
        .I4(instr_sh),
        .O(\cpu_state[7]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cpu_state[7]_i_3 
       (.I0(mem_do_rinst_reg_0),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(instr_trap),
        .O(cpu_state0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0F04)) 
    \cpu_state[7]_i_4 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\reg_op1_reg_n_0_[0] ),
        .O(\cpu_state[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC880000C0800000)) 
    \cpu_state[7]_i_5 
       (.I0(\cpu_state[7]_i_10_n_0 ),
        .I1(mem_xfer),
        .I2(\mem_state_reg_n_0_[1] ),
        .I3(mem_do_rinst_reg_n_0),
        .I4(mem_do_rinst_reg_0),
        .I5(\mem_state_reg_n_0_[0] ),
        .O(mem_done));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hDFDDDDDD)) 
    \cpu_state[7]_i_6 
       (.I0(mem_do_rinst_reg_0),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(instr_jal),
        .I3(decoder_trigger_reg_n_0),
        .I4(reg_next_pc),
        .O(\cpu_state[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4440404040404040)) 
    \cpu_state[7]_i_7 
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(decoder_trigger_i_3_n_0),
        .I2(\cpu_state[7]_i_11_n_0 ),
        .I3(\mem_addr[31]_i_3_n_0 ),
        .I4(\cpu_state[7]_i_12_n_0 ),
        .I5(\cpu_state[7]_i_13_n_0 ),
        .O(\cpu_state[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \cpu_state[7]_i_8 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_sh_reg_n_0_[0] ),
        .I2(\reg_sh_reg_n_0_[1] ),
        .I3(\reg_sh_reg_n_0_[2] ),
        .I4(\reg_sh_reg_n_0_[3] ),
        .I5(\reg_sh_reg_n_0_[4] ),
        .O(\cpu_state[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \cpu_state[7]_i_9 
       (.I0(\cpu_state[7]_i_14_n_0 ),
        .I1(\cpu_state[7]_i_15_n_0 ),
        .I2(instr_rdcycle),
        .I3(instr_and),
        .I4(\cpu_state[7]_i_16_n_0 ),
        .I5(\cpu_state[7]_i_17_n_0 ),
        .O(instr_trap));
  FDRE \cpu_state_reg[0] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[0]),
        .Q(\cpu_state_reg_n_0_[0] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[1] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[1]),
        .Q(\cpu_state_reg_n_0_[1] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[2] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[2]),
        .Q(\cpu_state_reg_n_0_[2] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[3] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[3]),
        .Q(\cpu_state_reg_n_0_[3] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[5] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[5]),
        .Q(\cpu_state_reg_n_0_[5] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[6] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[6]),
        .Q(reg_next_pc),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDSE \cpu_state_reg[7] 
       (.C(clk),
        .CE(\cpu_state[7]_i_2_n_0 ),
        .D(cpu_state0_out[7]),
        .Q(\cpu_state_reg_n_0_[7] ),
        .S(\cpu_state[7]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 cpuregs_reg_r1_0_31_0_13
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(decoded_rs2),
        .ADDRE(decoded_rs2),
        .ADDRF(decoded_rs2),
        .ADDRG(decoded_rs2),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_0_13_i_2_n_0,cpuregs_reg_r1_0_31_0_13_i_3_n_0}),
        .DIB({cpuregs_reg_r1_0_31_0_13_i_4_n_0,cpuregs_reg_r1_0_31_0_13_i_5_n_0}),
        .DIC({cpuregs_reg_r1_0_31_0_13_i_6_n_0,cpuregs_reg_r1_0_31_0_13_i_7_n_0}),
        .DID({cpuregs_reg_r1_0_31_0_13_i_8_n_0,cpuregs_reg_r1_0_31_0_13_i_9_n_0}),
        .DIE({cpuregs_reg_r1_0_31_0_13_i_10_n_0,cpuregs_reg_r1_0_31_0_13_i_11_n_0}),
        .DIF({cpuregs_reg_r1_0_31_0_13_i_12_n_0,cpuregs_reg_r1_0_31_0_13_i_13_n_0}),
        .DIG({cpuregs_reg_r1_0_31_0_13_i_14_n_0,cpuregs_reg_r1_0_31_0_13_i_15_n_0}),
        .DIH({1'b0,1'b0}),
        .DOA(reg_sh1[1:0]),
        .DOB(reg_sh1[3:2]),
        .DOC(reg_sh1[5:4]),
        .DOD(reg_sh1[7:6]),
        .DOE(reg_sh1[9:8]),
        .DOF(reg_sh1[11:10]),
        .DOG(reg_sh1[13:12]),
        .DOH(NLW_cpuregs_reg_r1_0_31_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    cpuregs_reg_r1_0_31_0_13_i_1
       (.I0(cpuregs_reg_r1_0_31_0_13_i_16_n_0),
        .I1(latched_rd[3]),
        .I2(latched_rd[4]),
        .I3(latched_rd[2]),
        .I4(latched_rd[1]),
        .I5(latched_rd[0]),
        .O(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_10
       (.I0(\reg_out_reg_n_0_[9] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_14),
        .I2(alu_out_q[9]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_10_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_11
       (.I0(\reg_out_reg_n_0_[8] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_15),
        .I2(alu_out_q[8]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_11_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_12
       (.I0(\reg_out_reg_n_0_[11] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_12),
        .I2(alu_out_q[11]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_12_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_13
       (.I0(\reg_out_reg_n_0_[10] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_13),
        .I2(alu_out_q[10]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_13_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_14
       (.I0(\reg_out_reg_n_0_[13] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_10),
        .I2(alu_out_q[13]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_14_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_15
       (.I0(\reg_out_reg_n_0_[12] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_11),
        .I2(alu_out_q[12]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_15_n_0));
  LUT6 #(
    .INIT(64'h1010100000000000)) 
    cpuregs_reg_r1_0_31_0_13_i_16
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(mem_do_rinst_reg_0),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(cpuregs_reg_r1_0_31_0_13_i_19_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_16_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 cpuregs_reg_r1_0_31_0_13_i_17
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cpuregs_reg_r1_0_31_0_13_i_17_n_0,cpuregs_reg_r1_0_31_0_13_i_17_n_1,cpuregs_reg_r1_0_31_0_13_i_17_n_2,cpuregs_reg_r1_0_31_0_13_i_17_n_3,cpuregs_reg_r1_0_31_0_13_i_17_n_4,cpuregs_reg_r1_0_31_0_13_i_17_n_5,cpuregs_reg_r1_0_31_0_13_i_17_n_6,cpuregs_reg_r1_0_31_0_13_i_17_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\reg_pc_reg_n_0_[2] ,\reg_pc_reg_n_0_[1] ,1'b0}),
        .O({cpuregs_reg_r1_0_31_0_13_i_17_n_8,cpuregs_reg_r1_0_31_0_13_i_17_n_9,cpuregs_reg_r1_0_31_0_13_i_17_n_10,cpuregs_reg_r1_0_31_0_13_i_17_n_11,cpuregs_reg_r1_0_31_0_13_i_17_n_12,cpuregs_reg_r1_0_31_0_13_i_17_n_13,cpuregs_reg_r1_0_31_0_13_i_17_n_14,NLW_cpuregs_reg_r1_0_31_0_13_i_17_O_UNCONNECTED[0]}),
        .S({\reg_pc_reg_n_0_[7] ,\reg_pc_reg_n_0_[6] ,\reg_pc_reg_n_0_[5] ,\reg_pc_reg_n_0_[4] ,\reg_pc_reg_n_0_[3] ,cpuregs_reg_r1_0_31_0_13_i_20_n_0,\reg_pc_reg_n_0_[1] ,1'b0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 cpuregs_reg_r1_0_31_0_13_i_18
       (.CI(cpuregs_reg_r1_0_31_0_13_i_17_n_0),
        .CI_TOP(1'b0),
        .CO({cpuregs_reg_r1_0_31_0_13_i_18_n_0,cpuregs_reg_r1_0_31_0_13_i_18_n_1,cpuregs_reg_r1_0_31_0_13_i_18_n_2,cpuregs_reg_r1_0_31_0_13_i_18_n_3,cpuregs_reg_r1_0_31_0_13_i_18_n_4,cpuregs_reg_r1_0_31_0_13_i_18_n_5,cpuregs_reg_r1_0_31_0_13_i_18_n_6,cpuregs_reg_r1_0_31_0_13_i_18_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({cpuregs_reg_r1_0_31_0_13_i_18_n_8,cpuregs_reg_r1_0_31_0_13_i_18_n_9,cpuregs_reg_r1_0_31_0_13_i_18_n_10,cpuregs_reg_r1_0_31_0_13_i_18_n_11,cpuregs_reg_r1_0_31_0_13_i_18_n_12,cpuregs_reg_r1_0_31_0_13_i_18_n_13,cpuregs_reg_r1_0_31_0_13_i_18_n_14,cpuregs_reg_r1_0_31_0_13_i_18_n_15}),
        .S({\reg_pc_reg_n_0_[15] ,\reg_pc_reg_n_0_[14] ,\reg_pc_reg_n_0_[13] ,\reg_pc_reg_n_0_[12] ,\reg_pc_reg_n_0_[11] ,\reg_pc_reg_n_0_[10] ,\reg_pc_reg_n_0_[9] ,\reg_pc_reg_n_0_[8] }));
  LUT5 #(
    .INIT(32'h00000004)) 
    cpuregs_reg_r1_0_31_0_13_i_19
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(reg_next_pc),
        .I2(\cpu_state_reg_n_0_[7] ),
        .I3(\cpu_state_reg_n_0_[5] ),
        .I4(\cpu_state_reg_n_0_[2] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_19_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_2
       (.I0(\reg_out_reg_n_0_[1] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_14),
        .I2(alu_out_q[1]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cpuregs_reg_r1_0_31_0_13_i_20
       (.I0(\reg_pc_reg_n_0_[2] ),
        .O(cpuregs_reg_r1_0_31_0_13_i_20_n_0));
  LUT5 #(
    .INIT(32'h00CA0000)) 
    cpuregs_reg_r1_0_31_0_13_i_3
       (.I0(\reg_out_reg_n_0_[0] ),
        .I1(alu_out_q[0]),
        .I2(latched_stalu_reg_n_0),
        .I3(latched_branch_reg_n_0),
        .I4(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_3_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_4
       (.I0(\reg_out_reg_n_0_[3] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_12),
        .I2(alu_out_q[3]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_4_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_5
       (.I0(\reg_out_reg_n_0_[2] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_13),
        .I2(alu_out_q[2]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_5_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_6
       (.I0(\reg_out_reg_n_0_[5] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_10),
        .I2(alu_out_q[5]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_6_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_7
       (.I0(\reg_out_reg_n_0_[4] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_11),
        .I2(alu_out_q[4]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_7_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_8
       (.I0(\reg_out_reg_n_0_[7] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_8),
        .I2(alu_out_q[7]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_8_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_0_13_i_9
       (.I0(\reg_out_reg_n_0_[6] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_17_n_9),
        .I2(alu_out_q[6]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_13_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 cpuregs_reg_r1_0_31_14_27
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(decoded_rs2),
        .ADDRE(decoded_rs2),
        .ADDRF(decoded_rs2),
        .ADDRG(decoded_rs2),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_14_27_i_1_n_0,cpuregs_reg_r1_0_31_14_27_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_14_27_i_3_n_0,cpuregs_reg_r1_0_31_14_27_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_14_27_i_5_n_0,cpuregs_reg_r1_0_31_14_27_i_6_n_0}),
        .DID({cpuregs_reg_r1_0_31_14_27_i_7_n_0,cpuregs_reg_r1_0_31_14_27_i_8_n_0}),
        .DIE({cpuregs_reg_r1_0_31_14_27_i_9_n_0,cpuregs_reg_r1_0_31_14_27_i_10_n_0}),
        .DIF({cpuregs_reg_r1_0_31_14_27_i_11_n_0,cpuregs_reg_r1_0_31_14_27_i_12_n_0}),
        .DIG({cpuregs_reg_r1_0_31_14_27_i_13_n_0,cpuregs_reg_r1_0_31_14_27_i_14_n_0}),
        .DIH({1'b0,1'b0}),
        .DOA(reg_sh1[15:14]),
        .DOB(reg_sh1[17:16]),
        .DOC(reg_sh1[19:18]),
        .DOD(reg_sh1[21:20]),
        .DOE(reg_sh1[23:22]),
        .DOF(reg_sh1[25:24]),
        .DOG(reg_sh1[27:26]),
        .DOH(NLW_cpuregs_reg_r1_0_31_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_1
       (.I0(\reg_out_reg_n_0_[15] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_8),
        .I2(alu_out_q[15]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_10
       (.I0(\reg_out_reg_n_0_[22] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_9),
        .I2(alu_out_q[22]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_10_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_11
       (.I0(\reg_out_reg_n_0_[25] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_14),
        .I2(alu_out_q[25]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_11_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_12
       (.I0(\reg_out_reg_n_0_[24] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_15),
        .I2(alu_out_q[24]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_12_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_13
       (.I0(\reg_out_reg_n_0_[27] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_12),
        .I2(alu_out_q[27]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_13_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_14
       (.I0(\reg_out_reg_n_0_[26] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_13),
        .I2(alu_out_q[26]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_14_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 cpuregs_reg_r1_0_31_14_27_i_15
       (.CI(cpuregs_reg_r1_0_31_0_13_i_18_n_0),
        .CI_TOP(1'b0),
        .CO({cpuregs_reg_r1_0_31_14_27_i_15_n_0,cpuregs_reg_r1_0_31_14_27_i_15_n_1,cpuregs_reg_r1_0_31_14_27_i_15_n_2,cpuregs_reg_r1_0_31_14_27_i_15_n_3,cpuregs_reg_r1_0_31_14_27_i_15_n_4,cpuregs_reg_r1_0_31_14_27_i_15_n_5,cpuregs_reg_r1_0_31_14_27_i_15_n_6,cpuregs_reg_r1_0_31_14_27_i_15_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({cpuregs_reg_r1_0_31_14_27_i_15_n_8,cpuregs_reg_r1_0_31_14_27_i_15_n_9,cpuregs_reg_r1_0_31_14_27_i_15_n_10,cpuregs_reg_r1_0_31_14_27_i_15_n_11,cpuregs_reg_r1_0_31_14_27_i_15_n_12,cpuregs_reg_r1_0_31_14_27_i_15_n_13,cpuregs_reg_r1_0_31_14_27_i_15_n_14,cpuregs_reg_r1_0_31_14_27_i_15_n_15}),
        .S({\reg_pc_reg_n_0_[23] ,\reg_pc_reg_n_0_[22] ,\reg_pc_reg_n_0_[21] ,\reg_pc_reg_n_0_[20] ,\reg_pc_reg_n_0_[19] ,\reg_pc_reg_n_0_[18] ,\reg_pc_reg_n_0_[17] ,\reg_pc_reg_n_0_[16] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 cpuregs_reg_r1_0_31_14_27_i_16
       (.CI(cpuregs_reg_r1_0_31_14_27_i_15_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpuregs_reg_r1_0_31_14_27_i_16_CO_UNCONNECTED[7],cpuregs_reg_r1_0_31_14_27_i_16_n_1,cpuregs_reg_r1_0_31_14_27_i_16_n_2,cpuregs_reg_r1_0_31_14_27_i_16_n_3,cpuregs_reg_r1_0_31_14_27_i_16_n_4,cpuregs_reg_r1_0_31_14_27_i_16_n_5,cpuregs_reg_r1_0_31_14_27_i_16_n_6,cpuregs_reg_r1_0_31_14_27_i_16_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({cpuregs_reg_r1_0_31_14_27_i_16_n_8,cpuregs_reg_r1_0_31_14_27_i_16_n_9,cpuregs_reg_r1_0_31_14_27_i_16_n_10,cpuregs_reg_r1_0_31_14_27_i_16_n_11,cpuregs_reg_r1_0_31_14_27_i_16_n_12,cpuregs_reg_r1_0_31_14_27_i_16_n_13,cpuregs_reg_r1_0_31_14_27_i_16_n_14,cpuregs_reg_r1_0_31_14_27_i_16_n_15}),
        .S({\reg_pc_reg_n_0_[31] ,\reg_pc_reg_n_0_[30] ,\reg_pc_reg_n_0_[29] ,\reg_pc_reg_n_0_[28] ,\reg_pc_reg_n_0_[27] ,\reg_pc_reg_n_0_[26] ,\reg_pc_reg_n_0_[25] ,\reg_pc_reg_n_0_[24] }));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_2
       (.I0(\reg_out_reg_n_0_[14] ),
        .I1(cpuregs_reg_r1_0_31_0_13_i_18_n_9),
        .I2(alu_out_q[14]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_2_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_3
       (.I0(\reg_out_reg_n_0_[17] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_14),
        .I2(alu_out_q[17]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_3_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_4
       (.I0(\reg_out_reg_n_0_[16] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_15),
        .I2(alu_out_q[16]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_4_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_5
       (.I0(\reg_out_reg_n_0_[19] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_12),
        .I2(alu_out_q[19]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_5_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_6
       (.I0(\reg_out_reg_n_0_[18] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_13),
        .I2(alu_out_q[18]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_6_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_7
       (.I0(\reg_out_reg_n_0_[21] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_10),
        .I2(alu_out_q[21]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_7_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_8
       (.I0(\reg_out_reg_n_0_[20] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_11),
        .I2(alu_out_q[20]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_8_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_14_27_i_9
       (.I0(\reg_out_reg_n_0_[23] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_15_n_8),
        .I2(alu_out_q[23]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_14_27_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "31" *) 
  RAM32M16 cpuregs_reg_r1_0_31_28_31
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(decoded_rs2),
        .ADDRE(decoded_rs2),
        .ADDRF(decoded_rs2),
        .ADDRG(decoded_rs2),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_28_31_i_1_n_0,cpuregs_reg_r1_0_31_28_31_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_28_31_i_3_n_0,cpuregs_reg_r1_0_31_28_31_i_4_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(reg_sh1[29:28]),
        .DOB(reg_sh1[31:30]),
        .DOC(NLW_cpuregs_reg_r1_0_31_28_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_cpuregs_reg_r1_0_31_28_31_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_cpuregs_reg_r1_0_31_28_31_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_cpuregs_reg_r1_0_31_28_31_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_cpuregs_reg_r1_0_31_28_31_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_cpuregs_reg_r1_0_31_28_31_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_28_31_i_1
       (.I0(\reg_out_reg_n_0_[29] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_10),
        .I2(alu_out_q[29]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_28_31_i_1_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_28_31_i_2
       (.I0(\reg_out_reg_n_0_[28] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_11),
        .I2(alu_out_q[28]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_28_31_i_2_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_28_31_i_3
       (.I0(\reg_out_reg_n_0_[31] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_8),
        .I2(alu_out_q[31]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_28_31_i_3_n_0));
  LUT6 #(
    .INIT(64'hCCCCF0AACCCC0000)) 
    cpuregs_reg_r1_0_31_28_31_i_4
       (.I0(\reg_out_reg_n_0_[30] ),
        .I1(cpuregs_reg_r1_0_31_14_27_i_16_n_9),
        .I2(alu_out_q[30]),
        .I3(latched_stalu_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_store_reg_n_0),
        .O(cpuregs_reg_r1_0_31_28_31_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 cpuregs_reg_r2_0_31_0_13
       (.ADDRA(decoded_rs1),
        .ADDRB(decoded_rs1),
        .ADDRC(decoded_rs1),
        .ADDRD(decoded_rs1),
        .ADDRE(decoded_rs1),
        .ADDRF(decoded_rs1),
        .ADDRG(decoded_rs1),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_0_13_i_2_n_0,cpuregs_reg_r1_0_31_0_13_i_3_n_0}),
        .DIB({cpuregs_reg_r1_0_31_0_13_i_4_n_0,cpuregs_reg_r1_0_31_0_13_i_5_n_0}),
        .DIC({cpuregs_reg_r1_0_31_0_13_i_6_n_0,cpuregs_reg_r1_0_31_0_13_i_7_n_0}),
        .DID({cpuregs_reg_r1_0_31_0_13_i_8_n_0,cpuregs_reg_r1_0_31_0_13_i_9_n_0}),
        .DIE({cpuregs_reg_r1_0_31_0_13_i_10_n_0,cpuregs_reg_r1_0_31_0_13_i_11_n_0}),
        .DIF({cpuregs_reg_r1_0_31_0_13_i_12_n_0,cpuregs_reg_r1_0_31_0_13_i_13_n_0}),
        .DIG({cpuregs_reg_r1_0_31_0_13_i_14_n_0,cpuregs_reg_r1_0_31_0_13_i_15_n_0}),
        .DIH({1'b0,1'b0}),
        .DOA(reg_out1[1:0]),
        .DOB(reg_out1[3:2]),
        .DOC(reg_out1[5:4]),
        .DOD(reg_out1[7:6]),
        .DOE(reg_out1[9:8]),
        .DOF(reg_out1[11:10]),
        .DOG(reg_out1[13:12]),
        .DOH(NLW_cpuregs_reg_r2_0_31_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 cpuregs_reg_r2_0_31_14_27
       (.ADDRA(decoded_rs1),
        .ADDRB(decoded_rs1),
        .ADDRC(decoded_rs1),
        .ADDRD(decoded_rs1),
        .ADDRE(decoded_rs1),
        .ADDRF(decoded_rs1),
        .ADDRG(decoded_rs1),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_14_27_i_1_n_0,cpuregs_reg_r1_0_31_14_27_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_14_27_i_3_n_0,cpuregs_reg_r1_0_31_14_27_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_14_27_i_5_n_0,cpuregs_reg_r1_0_31_14_27_i_6_n_0}),
        .DID({cpuregs_reg_r1_0_31_14_27_i_7_n_0,cpuregs_reg_r1_0_31_14_27_i_8_n_0}),
        .DIE({cpuregs_reg_r1_0_31_14_27_i_9_n_0,cpuregs_reg_r1_0_31_14_27_i_10_n_0}),
        .DIF({cpuregs_reg_r1_0_31_14_27_i_11_n_0,cpuregs_reg_r1_0_31_14_27_i_12_n_0}),
        .DIG({cpuregs_reg_r1_0_31_14_27_i_13_n_0,cpuregs_reg_r1_0_31_14_27_i_14_n_0}),
        .DIH({1'b0,1'b0}),
        .DOA(reg_out1[15:14]),
        .DOB(reg_out1[17:16]),
        .DOC(reg_out1[19:18]),
        .DOD(reg_out1[21:20]),
        .DOE(reg_out1[23:22]),
        .DOF(reg_out1[25:24]),
        .DOG(reg_out1[27:26]),
        .DOH(NLW_cpuregs_reg_r2_0_31_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "31" *) 
  RAM32M16 cpuregs_reg_r2_0_31_28_31
       (.ADDRA(decoded_rs1),
        .ADDRB(decoded_rs1),
        .ADDRC(decoded_rs1),
        .ADDRD(decoded_rs1),
        .ADDRE(decoded_rs1),
        .ADDRF(decoded_rs1),
        .ADDRG(decoded_rs1),
        .ADDRH(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_28_31_i_1_n_0,cpuregs_reg_r1_0_31_28_31_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_28_31_i_3_n_0,cpuregs_reg_r1_0_31_28_31_i_4_n_0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(reg_out1[29:28]),
        .DOB(reg_out1[31:30]),
        .DOC(NLW_cpuregs_reg_r2_0_31_28_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_cpuregs_reg_r2_0_31_28_31_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_cpuregs_reg_r2_0_31_28_31_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_cpuregs_reg_r2_0_31_28_31_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_cpuregs_reg_r2_0_31_28_31_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_cpuregs_reg_r2_0_31_28_31_DOH_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(cpuregs_reg_r1_0_31_0_13_i_1_n_0));
  LUT6 #(
    .INIT(64'h2222030022220000)) 
    \decoded_imm[0]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[20] ),
        .I1(is_lui_auipc_jal_i_1_n_0),
        .I2(is_beq_bne_blt_bge_bltu_bgeu),
        .I3(is_sb_sh_sw),
        .I4(\decoded_imm[0]_i_2_n_0 ),
        .I5(\mem_rdata_q_reg_n_0_[7] ),
        .O(decoded_imm[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \decoded_imm[0]_i_2 
       (.I0(instr_jalr),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(is_alu_reg_imm),
        .O(\decoded_imm[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \decoded_imm[10]_i_1 
       (.I0(decoded_imm_j[10]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[30] ),
        .I3(\decoded_imm[10]_i_2_n_0 ),
        .O(decoded_imm[10]));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \decoded_imm[10]_i_2 
       (.I0(is_lui_auipc_jal_i_1_n_0),
        .I1(instr_jalr),
        .I2(is_lb_lh_lw_lbu_lhu),
        .I3(is_alu_reg_imm),
        .I4(is_sb_sh_sw),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\decoded_imm[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \decoded_imm[11]_i_1 
       (.I0(\decoded_imm[11]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(\mem_rdata_q_reg_n_0_[7] ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(\decoded_imm[11]_i_3_n_0 ),
        .I5(\decoded_imm[11]_i_4_n_0 ),
        .O(decoded_imm[11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \decoded_imm[11]_i_2 
       (.I0(is_lui_auipc_jal_i_1_n_0),
        .I1(is_alu_reg_imm),
        .I2(is_lb_lh_lw_lbu_lhu),
        .I3(instr_jalr),
        .O(\decoded_imm[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000054)) 
    \decoded_imm[11]_i_3 
       (.I0(is_lui_auipc_jal_i_1_n_0),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .I2(is_sb_sh_sw),
        .I3(is_alu_reg_imm),
        .I4(is_lb_lh_lw_lbu_lhu),
        .I5(instr_jalr),
        .O(\decoded_imm[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \decoded_imm[11]_i_4 
       (.I0(instr_jal),
        .I1(decoded_imm_j[11]),
        .I2(\decoded_imm[11]_i_5_n_0 ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(is_sb_sh_sw),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \decoded_imm[11]_i_5 
       (.I0(instr_jalr),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(is_alu_reg_imm),
        .I3(is_sb_sh_sw),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .I5(is_lui_auipc_jal_i_1_n_0),
        .O(\decoded_imm[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[12]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(decoded_imm_j[12]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[12]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[13]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(decoded_imm_j[13]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[13]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[14]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(p_0_in[2]),
        .I2(decoded_imm_j[14]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[14]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[15]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[15] ),
        .I2(decoded_rs1__0[0]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[15]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[16]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[16] ),
        .I2(decoded_rs1__0[1]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[16]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[17]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[17] ),
        .I2(decoded_rs1__0[2]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[17]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[18]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[18] ),
        .I2(decoded_rs1__0[3]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[18]));
  LUT6 #(
    .INIT(64'hFAFAFAFAEEEEEEAA)) 
    \decoded_imm[19]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[19] ),
        .I2(decoded_rs1__0[4]),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(instr_jal),
        .O(decoded_imm[19]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_imm[19]_i_2 
       (.I0(\decoded_imm[10]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \decoded_imm[1]_i_1 
       (.I0(instr_jal),
        .I1(\decoded_imm[4]_i_2_n_0 ),
        .I2(\mem_rdata_q_reg_n_0_[8] ),
        .I3(\decoded_imm[11]_i_2_n_0 ),
        .I4(\mem_rdata_q_reg_n_0_[21] ),
        .I5(decoded_imm_j[1]),
        .O(decoded_imm[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[20]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[20] ),
        .O(\decoded_imm[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[21]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[21] ),
        .O(\decoded_imm[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[22]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[22] ),
        .O(\decoded_imm[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[23]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[23] ),
        .O(\decoded_imm[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[24]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[24] ),
        .O(\decoded_imm[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[25]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[25] ),
        .O(\decoded_imm[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[26]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[26] ),
        .O(\decoded_imm[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[27]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[27] ),
        .O(\decoded_imm[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[28]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[28] ),
        .O(\decoded_imm[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[29]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[29] ),
        .O(\decoded_imm[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \decoded_imm[2]_i_1 
       (.I0(instr_jal),
        .I1(\decoded_imm[4]_i_2_n_0 ),
        .I2(\mem_rdata_q_reg_n_0_[9] ),
        .I3(\decoded_imm[11]_i_2_n_0 ),
        .I4(\mem_rdata_q_reg_n_0_[22] ),
        .I5(decoded_imm_j[2]),
        .O(decoded_imm[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[30]_i_1 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[30] ),
        .O(\decoded_imm[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAAA0000)) 
    \decoded_imm[31]_i_1 
       (.I0(\decoded_imm[19]_i_2_n_0 ),
        .I1(instr_jal),
        .I2(decoded_imm_j[25]),
        .I3(is_lui_auipc_jal_i_1_n_0),
        .I4(decoder_trigger_reg_n_0),
        .I5(decoder_pseudo_trigger_reg_n_0),
        .O(\decoded_imm[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \decoded_imm[31]_i_2 
       (.I0(instr_jal),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \decoded_imm[3]_i_1 
       (.I0(instr_jal),
        .I1(\decoded_imm[4]_i_2_n_0 ),
        .I2(\mem_rdata_q_reg_n_0_[10] ),
        .I3(\decoded_imm[11]_i_2_n_0 ),
        .I4(\mem_rdata_q_reg_n_0_[23] ),
        .I5(decoded_imm_j[3]),
        .O(decoded_imm[3]));
  LUT6 #(
    .INIT(64'hFFEAEAEAFFC0C0C0)) 
    \decoded_imm[4]_i_1 
       (.I0(instr_jal),
        .I1(\decoded_imm[4]_i_2_n_0 ),
        .I2(\mem_rdata_q_reg_n_0_[11] ),
        .I3(\decoded_imm[11]_i_2_n_0 ),
        .I4(\mem_rdata_q_reg_n_0_[24] ),
        .I5(decoded_imm_j[4]),
        .O(decoded_imm[4]));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    \decoded_imm[4]_i_2 
       (.I0(instr_jalr),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(is_alu_reg_imm),
        .I3(is_lui_auipc_jal_i_1_n_0),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .I5(is_sb_sh_sw),
        .O(\decoded_imm[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \decoded_imm[5]_i_1 
       (.I0(decoded_imm_j[5]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[25] ),
        .I3(\decoded_imm[10]_i_2_n_0 ),
        .O(decoded_imm[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \decoded_imm[6]_i_1 
       (.I0(decoded_imm_j[6]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[26] ),
        .I3(\decoded_imm[10]_i_2_n_0 ),
        .O(decoded_imm[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \decoded_imm[7]_i_1 
       (.I0(decoded_imm_j[7]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[27] ),
        .I3(\decoded_imm[10]_i_2_n_0 ),
        .O(decoded_imm[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \decoded_imm[8]_i_1 
       (.I0(decoded_imm_j[8]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .I3(\decoded_imm[10]_i_2_n_0 ),
        .O(decoded_imm[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \decoded_imm[9]_i_1 
       (.I0(decoded_imm_j[9]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[29] ),
        .I3(\decoded_imm[10]_i_2_n_0 ),
        .O(decoded_imm[9]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm_j[10]_i_1 
       (.I0(mem_rdata[30]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[30] ),
        .O(\decoded_imm_j[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_imm_j[10]_i_2 
       (.I0(\decoded_imm_j[10]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [30]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [30]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_imm_j[10]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[30]),
        .O(\decoded_imm_j[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm_j[12]_i_1 
       (.I0(mem_rdata[12]),
        .I1(mem_xfer),
        .I2(p_0_in[0]),
        .O(\decoded_imm_j[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_imm_j[12]_i_2 
       (.I0(\decoded_imm_j[12]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [12]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [12]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_imm_j[12]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[12]),
        .O(\decoded_imm_j[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm_j[13]_i_1 
       (.I0(mem_rdata[13]),
        .I1(mem_xfer),
        .I2(p_0_in[1]),
        .O(\decoded_imm_j[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_imm_j[13]_i_2 
       (.I0(\decoded_imm_j[13]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [13]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [13]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_imm_j[13]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[13]),
        .O(\decoded_imm_j[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm_j[14]_i_1 
       (.I0(mem_rdata[14]),
        .I1(mem_xfer),
        .I2(p_0_in[2]),
        .O(\decoded_imm_j[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_imm_j[14]_i_2 
       (.I0(\decoded_imm_j[14]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [14]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [14]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_imm_j[14]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[14]),
        .O(\decoded_imm_j[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm_j[25]_i_1 
       (.I0(mem_rdata[31]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .O(p_0_in0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_imm_j[25]_i_2 
       (.I0(\decoded_imm_j[25]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [31]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [31]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_imm_j[25]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[31]),
        .O(\decoded_imm_j[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm_j[5]_i_1 
       (.I0(mem_rdata[25]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[25] ),
        .O(\decoded_imm_j[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_imm_j[5]_i_2 
       (.I0(\decoded_imm_j[5]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [25]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [25]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_imm_j[5]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[25]),
        .O(\decoded_imm_j[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm_j[6]_i_1 
       (.I0(mem_rdata[26]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[26] ),
        .O(\decoded_imm_j[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_imm_j[6]_i_2 
       (.I0(\decoded_imm_j[6]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [26]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [26]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_imm_j[6]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[26]),
        .O(\decoded_imm_j[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm_j[7]_i_1 
       (.I0(mem_rdata[27]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[27] ),
        .O(\decoded_imm_j[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_imm_j[7]_i_2 
       (.I0(\decoded_imm_j[7]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [27]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [27]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_imm_j[7]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[27]),
        .O(\decoded_imm_j[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm_j[8]_i_1 
       (.I0(mem_rdata[28]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .O(\decoded_imm_j[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_imm_j[8]_i_2 
       (.I0(\decoded_imm_j[8]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [28]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [28]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_imm_j[8]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[28]),
        .O(\decoded_imm_j[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm_j[9]_i_1 
       (.I0(mem_rdata[29]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[29] ),
        .O(\decoded_imm_j[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_imm_j[9]_i_2 
       (.I0(\decoded_imm_j[9]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [29]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [29]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_imm_j[9]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[29]),
        .O(\decoded_imm_j[9]_i_3_n_0 ));
  FDRE \decoded_imm_j_reg[10] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[10]_i_1_n_0 ),
        .Q(decoded_imm_j[10]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[11] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[0]),
        .Q(decoded_imm_j[11]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[12] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[12]_i_1_n_0 ),
        .Q(decoded_imm_j[12]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[13] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[13]_i_1_n_0 ),
        .Q(decoded_imm_j[13]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[14] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[14]_i_1_n_0 ),
        .Q(decoded_imm_j[14]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[1]),
        .Q(decoded_imm_j[1]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[25] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_0_in0),
        .Q(decoded_imm_j[25]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[2]),
        .Q(decoded_imm_j[2]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[3]),
        .Q(decoded_imm_j[3]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[4]),
        .Q(decoded_imm_j[4]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[5] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[5]_i_1_n_0 ),
        .Q(decoded_imm_j[5]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[6] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[6]_i_1_n_0 ),
        .Q(decoded_imm_j[6]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[7] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[7]_i_1_n_0 ),
        .Q(decoded_imm_j[7]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[8] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[8]_i_1_n_0 ),
        .Q(decoded_imm_j[8]),
        .R(1'b0));
  FDRE \decoded_imm_j_reg[9] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_imm_j[9]_i_1_n_0 ),
        .Q(decoded_imm_j[9]),
        .R(1'b0));
  FDRE \decoded_imm_reg[0] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[0]),
        .Q(\decoded_imm_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[10] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[10]),
        .Q(\decoded_imm_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[11] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[11]),
        .Q(\decoded_imm_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[12] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[12]),
        .Q(\decoded_imm_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[13] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[13]),
        .Q(\decoded_imm_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[14] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[14]),
        .Q(\decoded_imm_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[15] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[15]),
        .Q(\decoded_imm_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[16] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[16]),
        .Q(\decoded_imm_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[17] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[17]),
        .Q(\decoded_imm_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[18] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[18]),
        .Q(\decoded_imm_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[19] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[19]),
        .Q(\decoded_imm_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[1] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[1]),
        .Q(\decoded_imm_reg_n_0_[1] ),
        .R(1'b0));
  FDSE \decoded_imm_reg[20] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[20]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[20] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[21] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[21]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[21] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[22] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[22]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[22] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[23] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[23]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[23] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[24] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[24]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[24] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[25] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[25]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[25] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[26] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[26]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[26] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[27] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[27]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[27] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[28] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[28]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[28] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[29] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[29]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[29] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[2] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[2]),
        .Q(\decoded_imm_reg_n_0_[2] ),
        .R(1'b0));
  FDSE \decoded_imm_reg[30] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[30]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[30] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDSE \decoded_imm_reg[31] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[31]_i_2_n_0 ),
        .Q(\decoded_imm_reg_n_0_[31] ),
        .S(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[3] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[3]),
        .Q(\decoded_imm_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[4] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[4]),
        .Q(\decoded_imm_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[5] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[5]),
        .Q(\decoded_imm_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[6] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[6]),
        .Q(\decoded_imm_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[7] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[7]),
        .Q(\decoded_imm_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[8] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[8]),
        .Q(\decoded_imm_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \decoded_imm_reg[9] 
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(decoded_imm[9]),
        .Q(\decoded_imm_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rd[1]_i_1 
       (.I0(mem_rdata[8]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[8] ),
        .O(\decoded_rd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rd[1]_i_2 
       (.I0(\decoded_rd[1]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [8]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [8]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rd[1]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[8]),
        .O(\decoded_rd[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rd[2]_i_1 
       (.I0(mem_rdata[9]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[9] ),
        .O(\decoded_rd[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rd[2]_i_2 
       (.I0(\decoded_rd[2]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [9]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [9]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rd[2]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[9]),
        .O(\decoded_rd[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rd[3]_i_1 
       (.I0(mem_rdata[10]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[10] ),
        .O(\decoded_rd[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rd[3]_i_2 
       (.I0(\decoded_rd[3]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [10]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [10]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rd[3]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[10]),
        .O(\decoded_rd[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rd[4]_i_1 
       (.I0(mem_rdata[11]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[11] ),
        .O(\decoded_rd[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rd[4]_i_2 
       (.I0(\decoded_rd[4]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [11]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [11]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rd[4]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[11]),
        .O(\decoded_rd[4]_i_3_n_0 ));
  FDRE \decoded_rd_reg[0] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\mem_rdata_q[7]_i_1_n_0 ),
        .Q(decoded_rd[0]),
        .R(1'b0));
  FDRE \decoded_rd_reg[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rd[1]_i_1_n_0 ),
        .Q(decoded_rd[1]),
        .R(1'b0));
  FDRE \decoded_rd_reg[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rd[2]_i_1_n_0 ),
        .Q(decoded_rd[2]),
        .R(1'b0));
  FDRE \decoded_rd_reg[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rd[3]_i_1_n_0 ),
        .Q(decoded_rd[3]),
        .R(1'b0));
  FDRE \decoded_rd_reg[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rd[4]_i_1_n_0 ),
        .Q(decoded_rd[4]),
        .R(1'b0));
  FDRE \decoded_rs1_reg[0] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[0]_i_1_n_0 ),
        .Q(decoded_rs1__0[0]),
        .R(1'b0));
  FDRE \decoded_rs1_reg[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[1]_i_1_n_0 ),
        .Q(decoded_rs1__0[1]),
        .R(1'b0));
  FDRE \decoded_rs1_reg[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[2]_i_1_n_0 ),
        .Q(decoded_rs1__0[2]),
        .R(1'b0));
  FDRE \decoded_rs1_reg[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[3]_i_1_n_0 ),
        .Q(decoded_rs1__0[3]),
        .R(1'b0));
  FDRE \decoded_rs1_reg[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[4]_i_1_n_0 ),
        .Q(decoded_rs1__0[4]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[0] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[0]_i_1_n_0 ),
        .Q(decoded_rs1[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[1]_i_1_n_0 ),
        .Q(decoded_rs1[1]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[2]_i_1_n_0 ),
        .Q(decoded_rs1[2]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[3]_i_1_n_0 ),
        .Q(decoded_rs1[3]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[4]_i_1_n_0 ),
        .Q(decoded_rs1[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rs1_rep[0]_i_1 
       (.I0(mem_rdata[15]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[15] ),
        .O(\decoded_rs1_rep[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rs1_rep[0]_i_2 
       (.I0(\decoded_rs1_rep[0]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [15]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [15]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rs1_rep[0]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[15]),
        .O(\decoded_rs1_rep[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rs1_rep[1]_i_1 
       (.I0(mem_rdata[16]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[16] ),
        .O(\decoded_rs1_rep[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rs1_rep[1]_i_2 
       (.I0(\decoded_rs1_rep[1]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [16]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [16]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rs1_rep[1]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[16]),
        .O(\decoded_rs1_rep[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rs1_rep[2]_i_1 
       (.I0(mem_rdata[17]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[17] ),
        .O(\decoded_rs1_rep[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rs1_rep[2]_i_2 
       (.I0(\decoded_rs1_rep[2]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [17]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [17]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rs1_rep[2]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[17]),
        .O(\decoded_rs1_rep[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rs1_rep[3]_i_1 
       (.I0(mem_rdata[18]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[18] ),
        .O(\decoded_rs1_rep[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rs1_rep[3]_i_2 
       (.I0(\decoded_rs1_rep[3]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [18]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [18]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rs1_rep[3]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[18]),
        .O(\decoded_rs1_rep[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rs1_rep[4]_i_1 
       (.I0(mem_rdata[19]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[19] ),
        .O(\decoded_rs1_rep[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rs1_rep[4]_i_2 
       (.I0(\decoded_rs1_rep[4]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [19]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [19]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rs1_rep[4]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[19]),
        .O(\decoded_rs1_rep[4]_i_3_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[0] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[0]),
        .Q(decoded_rs2[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[1] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[1]),
        .Q(decoded_rs2[1]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[2] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[2]),
        .Q(decoded_rs2[2]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[3] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[3]),
        .Q(decoded_rs2[3]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[4] 
       (.C(clk),
        .CE(instr_lui0),
        .D(p_1_in[4]),
        .Q(decoded_rs2[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rs2_rep[0]_i_1 
       (.I0(mem_rdata[20]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[20] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rs2_rep[0]_i_2 
       (.I0(\decoded_rs2_rep[0]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [20]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [20]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rs2_rep[0]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[20]),
        .O(\decoded_rs2_rep[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rs2_rep[1]_i_1 
       (.I0(mem_rdata[21]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[21] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rs2_rep[1]_i_2 
       (.I0(\decoded_rs2_rep[1]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [21]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [21]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rs2_rep[1]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[21]),
        .O(\decoded_rs2_rep[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rs2_rep[2]_i_1 
       (.I0(mem_rdata[22]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[22] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rs2_rep[2]_i_2 
       (.I0(\decoded_rs2_rep[2]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [22]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [22]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rs2_rep[2]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[22]),
        .O(\decoded_rs2_rep[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rs2_rep[3]_i_1 
       (.I0(mem_rdata[23]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[23] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rs2_rep[3]_i_2 
       (.I0(\decoded_rs2_rep[3]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [23]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [23]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rs2_rep[3]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[23]),
        .O(\decoded_rs2_rep[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_rs2_rep[4]_i_1 
       (.I0(mem_rdata[24]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[24] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \decoded_rs2_rep[4]_i_2 
       (.I0(\decoded_rs2_rep[4]_i_3_n_0 ),
        .I1(\mem_rdata_q_reg[31]_1 [24]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [24]),
        .I4(\mem_rdata_q[31]_i_8_n_0 ),
        .I5(\mem_rdata_q[31]_i_4_n_0 ),
        .O(mem_rdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \decoded_rs2_rep[4]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[24]),
        .O(\decoded_rs2_rep[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    decoder_pseudo_trigger_i_1
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(decoder_pseudo_trigger_i_2_n_0),
        .I2(\cpu_state_reg_n_0_[7] ),
        .I3(reg_next_pc),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(mem_done),
        .O(decoder_pseudo_trigger));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h1)) 
    decoder_pseudo_trigger_i_2
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .O(decoder_pseudo_trigger_i_2_n_0));
  FDRE decoder_pseudo_trigger_reg
       (.C(clk),
        .CE(1'b1),
        .D(decoder_pseudo_trigger),
        .Q(decoder_pseudo_trigger_reg_n_0),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFCF000050000000)) 
    decoder_trigger_i_1
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(decoder_trigger_i_2_n_0),
        .I2(mem_do_rinst_reg_0),
        .I3(decoder_trigger_i_3_n_0),
        .I4(mem_done),
        .I5(mem_do_rinst_reg_n_0),
        .O(decoder_trigger_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    decoder_trigger_i_2
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .I2(alu_out_0),
        .O(decoder_trigger_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    decoder_trigger_i_3
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .O(decoder_trigger_i_3_n_0));
  FDRE decoder_trigger_reg
       (.C(clk),
        .CE(1'b1),
        .D(decoder_trigger_i_1_n_0),
        .Q(decoder_trigger_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gpio[15]_i_1 
       (.I0(gpio1__4),
        .I1(iomem_wstrb[1]),
        .O(\mem_wstrb_reg[3]_8 [1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gpio[1]_i_2 
       (.I0(gpio1__4),
        .I1(iomem_wstrb[0]),
        .O(\mem_wstrb_reg[3]_8 [0]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \gpio[1]_i_3 
       (.I0(p_8_in),
        .I1(iomem_addr[25]),
        .I2(iomem_addr[24]),
        .I3(iomem_addr[26]),
        .I4(iomem_addr[27]),
        .I5(\gpio[1]_i_5_n_0 ),
        .O(gpio1__4));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gpio[1]_i_4 
       (.I0(mem_valid),
        .I1(ram_ready_i_3_n_0),
        .I2(iomem_ready_reg_0),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gpio[1]_i_5 
       (.I0(iomem_addr[28]),
        .I1(iomem_addr[29]),
        .I2(iomem_addr[31]),
        .I3(iomem_addr[30]),
        .O(\gpio[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gpio[23]_i_1 
       (.I0(gpio1__4),
        .I1(iomem_wstrb[2]),
        .O(\mem_wstrb_reg[3]_8 [2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gpio[31]_i_1 
       (.I0(gpio1__4),
        .I1(iomem_wstrb[3]),
        .O(\mem_wstrb_reg[3]_8 [3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    instr_add_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .O(instr_add0));
  FDRE instr_add_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_add0),
        .Q(instr_add),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    instr_addi_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(is_alu_reg_imm),
        .O(instr_addi0));
  FDRE instr_addi_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_addi0),
        .Q(instr_addi),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    instr_and_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .O(instr_and0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    instr_and_i_2
       (.I0(\mem_rdata_q_reg_n_0_[30] ),
        .I1(\mem_rdata_q_reg_n_0_[26] ),
        .I2(\mem_rdata_q_reg_n_0_[25] ),
        .I3(\mem_rdata_q_reg_n_0_[27] ),
        .I4(\mem_rdata_q_reg_n_0_[31] ),
        .I5(instr_and_i_3_n_0),
        .O(instr_slli1));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hE)) 
    instr_and_i_3
       (.I0(\mem_rdata_q_reg_n_0_[28] ),
        .I1(\mem_rdata_q_reg_n_0_[29] ),
        .O(instr_and_i_3_n_0));
  FDRE instr_and_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_and0),
        .Q(instr_and),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_andi_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(instr_andi0));
  FDRE instr_andi_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_andi0),
        .Q(instr_andi),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    instr_auipc_i_1
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[4]_i_1_n_0 ),
        .I2(\mem_rdata_q[5]_i_1_n_0 ),
        .I3(\mem_rdata_q[6]_i_1_n_0 ),
        .I4(instr_jal_i_3_n_0),
        .I5(\mem_rdata_q[3]_i_1_n_0 ),
        .O(instr_auipc_i_1_n_0));
  FDRE instr_auipc_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_auipc_i_1_n_0),
        .Q(instr_auipc),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    instr_beq_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_beq0));
  FDRE instr_beq_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_beq0),
        .Q(instr_beq),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    instr_bge_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_bge0));
  FDRE instr_bge_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bge0),
        .Q(instr_bge),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_bgeu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(instr_bgeu0));
  FDRE instr_bgeu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bgeu0),
        .Q(instr_bgeu),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    instr_blt_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_blt0));
  FDRE instr_blt_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_blt0),
        .Q(instr_blt),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_bltu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .O(instr_bltu0));
  FDRE instr_bltu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bltu0),
        .Q(instr_bltu),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    instr_bne_i_1
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_bne0));
  FDRE instr_bne_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bne0),
        .Q(instr_bne),
        .R(SS));
  LUT5 #(
    .INIT(32'hC8800000)) 
    instr_jal_i_1
       (.I0(\mem_state_reg_n_0_[0] ),
        .I1(mem_do_rinst_reg_0),
        .I2(\mem_state_reg_n_0_[1] ),
        .I3(mem_xfer),
        .I4(mem_do_rinst_reg_n_0),
        .O(instr_lui0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    instr_jal_i_2
       (.I0(instr_jal_i_3_n_0),
        .I1(\mem_rdata_q[5]_i_1_n_0 ),
        .I2(\mem_rdata_q[4]_i_1_n_0 ),
        .I3(\mem_rdata_q[2]_i_1_n_0 ),
        .I4(\mem_rdata_q[3]_i_1_n_0 ),
        .I5(\mem_rdata_q[6]_i_1_n_0 ),
        .O(instr_jal_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    instr_jal_i_3
       (.I0(\mem_rdata_q_reg_n_0_[0] ),
        .I1(mem_rdata[0]),
        .I2(\mem_rdata_q_reg_n_0_[1] ),
        .I3(mem_xfer),
        .I4(mem_rdata[1]),
        .O(instr_jal_i_3_n_0));
  FDRE instr_jal_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_jal_i_2_n_0),
        .Q(instr_jal),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    instr_jalr_i_1
       (.I0(instr_jal_i_3_n_0),
        .I1(\mem_rdata_q[3]_i_1_n_0 ),
        .I2(\mem_rdata_q[6]_i_1_n_0 ),
        .I3(\mem_rdata_q[2]_i_1_n_0 ),
        .I4(is_sb_sh_sw_i_2_n_0),
        .I5(instr_jalr_i_2_n_0),
        .O(instr_jalr0));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    instr_jalr_i_2
       (.I0(mem_rdata[14]),
        .I1(mem_rdata[13]),
        .I2(mem_rdata[12]),
        .I3(mem_xfer),
        .I4(instr_lb_i_1_n_0),
        .O(instr_jalr_i_2_n_0));
  FDRE instr_jalr_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_jalr0),
        .Q(instr_jalr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h01)) 
    instr_lb_i_1
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .O(instr_lb_i_1_n_0));
  FDRE instr_lb_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lb_i_1_n_0),
        .Q(instr_lb),
        .R(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h04)) 
    instr_lbu_i_1
       (.I0(p_0_in[0]),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .O(instr_lbu_i_1_n_0));
  FDRE instr_lbu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lbu_i_1_n_0),
        .Q(instr_lbu),
        .R(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h02)) 
    instr_lh_i_1
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .O(instr_lh_i_1_n_0));
  FDRE instr_lh_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lh_i_1_n_0),
        .Q(instr_lh),
        .R(instr_lhu_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    instr_lhu_i_1
       (.I0(is_lb_lh_lw_lbu_lhu),
        .I1(decoder_trigger_reg_n_0),
        .I2(decoder_pseudo_trigger_reg_n_0),
        .O(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h08)) 
    instr_lhu_i_2
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .O(instr_lhu_i_2_n_0));
  FDRE instr_lhu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lhu_i_2_n_0),
        .Q(instr_lhu),
        .R(instr_lhu_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    instr_lui_i_1
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[4]_i_1_n_0 ),
        .I2(\mem_rdata_q[5]_i_1_n_0 ),
        .I3(\mem_rdata_q[6]_i_1_n_0 ),
        .I4(instr_jal_i_3_n_0),
        .I5(\mem_rdata_q[3]_i_1_n_0 ),
        .O(instr_lui_i_1_n_0));
  FDRE instr_lui_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(instr_lui_i_1_n_0),
        .Q(instr_lui),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h10)) 
    instr_lw_i_1
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .O(instr_lw_i_1_n_0));
  FDRE instr_lw_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lw_i_1_n_0),
        .Q(instr_lw),
        .R(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    instr_or_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .O(instr_or0));
  FDRE instr_or_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_or0),
        .Q(instr_or),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_ori_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .O(instr_ori0));
  FDRE instr_ori_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_ori0),
        .Q(instr_ori),
        .R(SS));
  LUT6 #(
    .INIT(64'hFF02000000000000)) 
    instr_rdcycle_i_1
       (.I0(instr_rdcycle_i_2_n_0),
        .I1(p_0_in[0]),
        .I2(instr_rdinstrh_i_4_n_0),
        .I3(instr_rdcycle_i_3_n_0),
        .I4(instr_rdinstrh_i_3_n_0),
        .I5(instr_rdinstr_i_3_n_0),
        .O(instr_rdcycle0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    instr_rdcycle_i_2
       (.I0(\mem_rdata_q_reg_n_0_[24] ),
        .I1(p_0_in[2]),
        .I2(\mem_rdata_q_reg_n_0_[20] ),
        .I3(\mem_rdata_q_reg_n_0_[21] ),
        .I4(instr_rdinstr_i_5_n_0),
        .O(instr_rdcycle_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    instr_rdcycle_i_3
       (.I0(instr_rdinstrh_i_4_n_0),
        .I1(instr_rdinstr_i_5_n_0),
        .I2(instr_rdcycle_i_4_n_0),
        .I3(\mem_rdata_q_reg_n_0_[24] ),
        .I4(\mem_rdata_q_reg_n_0_[21] ),
        .I5(\mem_rdata_q_reg_n_0_[20] ),
        .O(instr_rdcycle_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h1)) 
    instr_rdcycle_i_4
       (.I0(p_0_in[0]),
        .I1(p_0_in[2]),
        .O(instr_rdcycle_i_4_n_0));
  FDRE instr_rdcycle_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycle0),
        .Q(instr_rdcycle),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    instr_rdcycleh_i_1
       (.I0(instr_rdinstrh_i_3_n_0),
        .I1(\mem_rdata_q_reg_n_0_[21] ),
        .I2(\mem_rdata_q_reg_n_0_[27] ),
        .I3(\mem_rdata_q_reg_n_0_[30] ),
        .I4(instr_rdinstrh_i_6_n_0),
        .I5(instr_rdcycleh_i_2_n_0),
        .O(instr_rdcycleh0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    instr_rdcycleh_i_2
       (.I0(\mem_rdata_q_reg_n_0_[15] ),
        .I1(\mem_rdata_q_reg_n_0_[28] ),
        .I2(\mem_rdata_q_reg_n_0_[29] ),
        .I3(p_0_in[0]),
        .I4(instr_rdinstr_i_5_n_0),
        .O(instr_rdcycleh_i_2_n_0));
  FDRE instr_rdcycleh_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycleh0),
        .Q(instr_rdcycleh),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    instr_rdinstr_i_1
       (.I0(instr_rdinstr_i_2_n_0),
        .I1(instr_rdinstr_i_3_n_0),
        .I2(instr_rdinstr_i_4_n_0),
        .I3(\mem_rdata_q_reg_n_0_[21] ),
        .I4(\mem_rdata_q_reg_n_0_[20] ),
        .I5(instr_rdinstr_i_5_n_0),
        .O(instr_rdinstr0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    instr_rdinstr_i_2
       (.I0(instr_rdinstrh_i_3_n_0),
        .I1(p_0_in[0]),
        .I2(\mem_rdata_q_reg_n_0_[29] ),
        .I3(\mem_rdata_q_reg_n_0_[28] ),
        .I4(\mem_rdata_q_reg_n_0_[15] ),
        .O(instr_rdinstr_i_2_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    instr_rdinstr_i_3
       (.I0(\mem_rdata_q_reg_n_0_[27] ),
        .I1(\mem_rdata_q_reg_n_0_[25] ),
        .I2(\mem_rdata_q_reg_n_0_[26] ),
        .I3(\mem_rdata_q_reg_n_0_[30] ),
        .O(instr_rdinstr_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hE)) 
    instr_rdinstr_i_4
       (.I0(\mem_rdata_q_reg_n_0_[24] ),
        .I1(p_0_in[2]),
        .O(instr_rdinstr_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdinstr_i_5
       (.I0(\mem_rdata_q_reg_n_0_[19] ),
        .I1(\mem_rdata_q_reg_n_0_[18] ),
        .I2(\mem_rdata_q_reg_n_0_[17] ),
        .I3(\mem_rdata_q_reg_n_0_[16] ),
        .O(instr_rdinstr_i_5_n_0));
  FDRE instr_rdinstr_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstr0),
        .Q(instr_rdinstr),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    instr_rdinstrh_i_1
       (.I0(instr_rdinstrh_i_2_n_0),
        .I1(instr_rdinstrh_i_3_n_0),
        .I2(instr_rdinstrh_i_4_n_0),
        .I3(p_0_in[0]),
        .I4(instr_rdinstrh_i_5_n_0),
        .I5(instr_rdinstrh_i_6_n_0),
        .O(instr_rdinstrh0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    instr_rdinstrh_i_2
       (.I0(\mem_rdata_q_reg_n_0_[18] ),
        .I1(\mem_rdata_q_reg_n_0_[19] ),
        .I2(\mem_rdata_q_reg_n_0_[21] ),
        .I3(\mem_rdata_q_reg_n_0_[20] ),
        .I4(\mem_rdata_q_reg_n_0_[30] ),
        .I5(\mem_rdata_q_reg_n_0_[27] ),
        .O(instr_rdinstrh_i_2_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    instr_rdinstrh_i_3
       (.I0(\mem_rdata_q_reg_n_0_[23] ),
        .I1(\mem_rdata_q_reg_n_0_[22] ),
        .I2(p_0_in[1]),
        .I3(\mem_rdata_q_reg_n_0_[31] ),
        .I4(instr_rdinstrh_i_7_n_0),
        .I5(instr_rdinstrh_i_8_n_0),
        .O(instr_rdinstrh_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    instr_rdinstrh_i_4
       (.I0(\mem_rdata_q_reg_n_0_[29] ),
        .I1(\mem_rdata_q_reg_n_0_[28] ),
        .I2(\mem_rdata_q_reg_n_0_[15] ),
        .O(instr_rdinstrh_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h1)) 
    instr_rdinstrh_i_5
       (.I0(\mem_rdata_q_reg_n_0_[16] ),
        .I1(\mem_rdata_q_reg_n_0_[17] ),
        .O(instr_rdinstrh_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdinstrh_i_6
       (.I0(p_0_in[2]),
        .I1(\mem_rdata_q_reg_n_0_[24] ),
        .I2(\mem_rdata_q_reg_n_0_[26] ),
        .I3(\mem_rdata_q_reg_n_0_[25] ),
        .O(instr_rdinstrh_i_6_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    instr_rdinstrh_i_7
       (.I0(\mem_rdata_q_reg_n_0_[6] ),
        .I1(\mem_rdata_q_reg_n_0_[5] ),
        .I2(\mem_rdata_q_reg_n_0_[3] ),
        .I3(\mem_rdata_q_reg_n_0_[4] ),
        .O(instr_rdinstrh_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h40)) 
    instr_rdinstrh_i_8
       (.I0(\mem_rdata_q_reg_n_0_[2] ),
        .I1(\mem_rdata_q_reg_n_0_[1] ),
        .I2(\mem_rdata_q_reg_n_0_[0] ),
        .O(instr_rdinstrh_i_8_n_0));
  FDRE instr_rdinstrh_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstrh0),
        .Q(instr_rdinstrh),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    instr_sb_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(is_sb_sh_sw),
        .O(instr_sb0));
  FDRE instr_sb_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sb0),
        .Q(instr_sb),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    instr_sh_i_1
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(is_sb_sh_sw),
        .O(instr_sh0));
  FDRE instr_sh_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sh0),
        .Q(instr_sh),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    instr_sll_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .O(instr_sll0));
  FDRE instr_sll_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sll0),
        .Q(instr_sll),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    instr_slli_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(instr_slli1),
        .O(instr_slli0));
  FDRE instr_slli_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slli0),
        .Q(instr_slli),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    instr_slt_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .O(instr_slt0));
  FDRE instr_slt_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slt0),
        .Q(instr_slt),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    instr_slti_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(is_alu_reg_imm),
        .O(instr_slti0));
  FDRE instr_slti_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slti0),
        .Q(instr_slti),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    instr_sltiu_i_1
       (.I0(p_0_in[2]),
        .I1(is_alu_reg_imm),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(instr_sltiu0));
  FDRE instr_sltiu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltiu0),
        .Q(instr_sltiu),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    instr_sltu_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .O(instr_sltu0));
  FDRE instr_sltu_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltu0),
        .Q(instr_sltu),
        .R(SS));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    instr_sra_i_1
       (.I0(instr_lhu_i_2_n_0),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .I3(\mem_rdata_q_reg_n_0_[29] ),
        .I4(is_alu_reg_reg),
        .I5(instr_rdinstr_i_3_n_0),
        .O(instr_sra0));
  FDRE instr_sra_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sra0),
        .Q(instr_sra),
        .R(SS));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    instr_srai_i_1
       (.I0(instr_lhu_i_2_n_0),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .I3(\mem_rdata_q_reg_n_0_[29] ),
        .I4(is_alu_reg_imm),
        .I5(instr_rdinstr_i_3_n_0),
        .O(instr_srai0));
  FDRE instr_srai_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srai0),
        .Q(instr_srai),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    instr_srl_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .O(instr_srl0));
  FDRE instr_srl_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srl0),
        .Q(instr_srl),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    instr_srli_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(instr_slli1),
        .O(instr_srli0));
  FDRE instr_srli_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srli0),
        .Q(instr_srli),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    instr_sub_i_1
       (.I0(instr_lb_i_1_n_0),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(\mem_rdata_q_reg_n_0_[28] ),
        .I3(\mem_rdata_q_reg_n_0_[29] ),
        .I4(is_alu_reg_reg),
        .I5(instr_rdinstr_i_3_n_0),
        .O(instr_sub0));
  FDRE instr_sub_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sub0),
        .Q(instr_sub),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    instr_sw_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(is_sb_sh_sw),
        .O(instr_sw0));
  FDRE instr_sw_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sw0),
        .Q(instr_sw),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    instr_xor_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_slli1),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .O(instr_xor0));
  FDRE instr_xor_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xor0),
        .Q(instr_xor),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    instr_xori_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(is_alu_reg_imm),
        .O(instr_xori0));
  FDRE instr_xori_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xori0),
        .Q(instr_xori),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[0]_i_1 
       (.I0(i_read_ack),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(Q[0]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[10]_i_1 
       (.I0(o_write_message[9]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[9]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[11]_i_1 
       (.I0(o_write_message[10]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[10]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[12]_i_1 
       (.I0(o_write_message[11]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[11]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[13]_i_1 
       (.I0(o_write_message[12]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[12]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[14]_i_1 
       (.I0(o_write_message[13]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[13]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[15]_i_1 
       (.I0(o_write_message[14]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[14]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[16]_i_1 
       (.I0(o_write_message[15]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[15]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[17]_i_1 
       (.I0(o_write_message[16]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[16]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[18]_i_1 
       (.I0(o_write_message[17]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[17]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[19]_i_1 
       (.I0(o_write_message[18]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[18]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[1]_i_1 
       (.I0(o_write_message[0]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[0]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[20]_i_1 
       (.I0(o_write_message[19]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[19]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[21]_i_1 
       (.I0(o_write_message[20]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[20]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[22]_i_1 
       (.I0(o_write_message[21]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[21]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[23]_i_1 
       (.I0(o_write_message[22]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[22]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[24]_i_1 
       (.I0(o_write_message[23]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[23]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[25]_i_1 
       (.I0(o_write_message[24]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[24]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[26]_i_1 
       (.I0(o_write_message[25]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[25]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[27]_i_1 
       (.I0(o_write_message[26]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[26]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[28]_i_1 
       (.I0(o_write_message[27]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[27]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [28]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[29]_i_1 
       (.I0(o_write_message[28]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[28]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[2]_i_1 
       (.I0(o_write_message[1]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[1]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[30]_i_1 
       (.I0(o_write_message[29]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[29]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \iomem_rdata[31]_i_1 
       (.I0(mem_do_rinst_reg_0),
        .I1(iomem_ready06_out),
        .I2(\o_write_message[31]_i_2_n_0 ),
        .O(\slv_reg3_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[31]_i_2 
       (.I0(o_write_message[30]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[30]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [31]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[3]_i_1 
       (.I0(o_write_message[2]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[2]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[4]_i_1 
       (.I0(o_write_message[3]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[3]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[5]_i_1 
       (.I0(o_write_message[4]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[4]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[6]_i_1 
       (.I0(o_write_message[5]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[5]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[7]_i_1 
       (.I0(o_write_message[6]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[6]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[8]_i_1 
       (.I0(o_write_message[7]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[7]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \iomem_rdata[9]_i_1 
       (.I0(o_write_message[8]),
        .I1(\o_write_message[31]_i_2_n_0 ),
        .I2(o_write_ack_i_2_n_0),
        .I3(i_read_message[8]),
        .I4(gpio1__4),
        .I5(\iomem_rdata_reg[31] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFCAC)) 
    iomem_ready_i_1
       (.I0(\o_write_message[31]_i_2_n_0 ),
        .I1(iomem_ready_reg_0),
        .I2(mem_do_rinst_reg_0),
        .I3(iomem_ready06_out),
        .O(iomem_ready_reg));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    is_alu_reg_imm_i_1
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[3]_i_1_n_0 ),
        .I2(instr_jal_i_3_n_0),
        .I3(\mem_rdata_q[6]_i_1_n_0 ),
        .I4(\mem_rdata_q[4]_i_1_n_0 ),
        .I5(\mem_rdata_q[5]_i_1_n_0 ),
        .O(is_alu_reg_imm_i_1_n_0));
  FDRE is_alu_reg_imm_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(is_alu_reg_imm_i_1_n_0),
        .Q(is_alu_reg_imm),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    is_alu_reg_reg_i_1
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[3]_i_1_n_0 ),
        .I2(instr_jal_i_3_n_0),
        .I3(\mem_rdata_q[6]_i_1_n_0 ),
        .I4(\mem_rdata_q[4]_i_1_n_0 ),
        .I5(\mem_rdata_q[5]_i_1_n_0 ),
        .O(is_alu_reg_reg_i_1_n_0));
  FDRE is_alu_reg_reg_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(is_alu_reg_reg_i_1_n_0),
        .Q(is_alu_reg_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_1
       (.I0(is_sb_sh_sw_i_2_n_0),
        .I1(is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0),
        .I2(\mem_rdata_q[3]_i_1_n_0 ),
        .I3(instr_jal_i_3_n_0),
        .I4(instr_lui0),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_2
       (.I0(\mem_rdata_q_reg_n_0_[6] ),
        .I1(mem_rdata[6]),
        .I2(\mem_rdata_q_reg_n_0_[2] ),
        .I3(mem_xfer),
        .I4(mem_rdata[2]),
        .O(is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0));
  FDRE is_beq_bne_blt_bge_bltu_bgeu_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0),
        .Q(is_beq_bne_blt_bge_bltu_bgeu),
        .R(SS));
  LUT5 #(
    .INIT(32'h8A8A8A00)) 
    is_compare_i_1
       (.I0(mem_do_rinst_reg_0),
        .I1(decoder_pseudo_trigger_reg_n_0),
        .I2(decoder_trigger_reg_n_0),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(is_compare_i_2_n_0),
        .O(is_compare_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    is_compare_i_2
       (.I0(instr_sltu),
        .I1(instr_sltiu),
        .I2(instr_slt),
        .I3(instr_slti),
        .O(is_compare_i_2_n_0));
  FDRE is_compare_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_compare_i_1_n_0),
        .Q(is_compare),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    is_jalr_addi_slti_sltiu_xori_ori_andi_i_1
       (.I0(is_alu_reg_imm),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(instr_jalr),
        .O(is_jalr_addi_slti_sltiu_xori_ori_andi0));
  FDRE is_jalr_addi_slti_sltiu_xori_ori_andi_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_jalr_addi_slti_sltiu_xori_ori_andi0),
        .Q(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    is_lb_lh_lw_lbu_lhu_i_1
       (.I0(\mem_rdata_q[2]_i_1_n_0 ),
        .I1(\mem_rdata_q[3]_i_1_n_0 ),
        .I2(instr_jal_i_3_n_0),
        .I3(\mem_rdata_q[6]_i_1_n_0 ),
        .I4(\mem_rdata_q[4]_i_1_n_0 ),
        .I5(\mem_rdata_q[5]_i_1_n_0 ),
        .O(is_lb_lh_lw_lbu_lhu_i_1_n_0));
  FDRE is_lb_lh_lw_lbu_lhu_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(is_lb_lh_lw_lbu_lhu_i_1_n_0),
        .Q(is_lb_lh_lw_lbu_lhu),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    is_lbu_lhu_lw_i_1
       (.I0(instr_lbu),
        .I1(instr_lhu),
        .I2(instr_lw),
        .O(is_lbu_lhu_lw_i_1_n_0));
  FDRE is_lbu_lhu_lw_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_lbu_lhu_lw_i_1_n_0),
        .Q(is_lbu_lhu_lw),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    is_lui_auipc_jal_i_1
       (.I0(instr_lui),
        .I1(instr_auipc),
        .I2(instr_jal),
        .O(is_lui_auipc_jal_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    is_lui_auipc_jal_jalr_addi_add_sub_i_1
       (.I0(instr_jalr),
        .I1(is_lui_auipc_jal_i_1_n_0),
        .I2(instr_addi),
        .I3(instr_add),
        .I4(instr_sub),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub0),
        .O(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0));
  FDRE is_lui_auipc_jal_jalr_addi_add_sub_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0),
        .Q(is_lui_auipc_jal_jalr_addi_add_sub),
        .R(1'b0));
  FDRE is_lui_auipc_jal_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_lui_auipc_jal_i_1_n_0),
        .Q(is_lui_auipc_jal),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    is_sb_sh_sw_i_1
       (.I0(instr_lui0),
        .I1(\mem_rdata_q[2]_i_1_n_0 ),
        .I2(\mem_rdata_q[3]_i_1_n_0 ),
        .I3(instr_jal_i_3_n_0),
        .I4(\mem_rdata_q[6]_i_1_n_0 ),
        .O(is_sb_sh_sw_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    is_sb_sh_sw_i_2
       (.I0(\mem_rdata_q_reg_n_0_[5] ),
        .I1(mem_rdata[5]),
        .I2(\mem_rdata_q_reg_n_0_[4] ),
        .I3(mem_xfer),
        .I4(mem_rdata[4]),
        .O(is_sb_sh_sw_i_2_n_0));
  FDRE is_sb_sh_sw_reg
       (.C(clk),
        .CE(instr_lui0),
        .D(is_sb_sh_sw_i_2_n_0),
        .Q(is_sb_sh_sw),
        .R(is_sb_sh_sw_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    is_sll_srl_sra_i_1
       (.I0(decoder_trigger_reg_n_0),
        .I1(decoder_pseudo_trigger_reg_n_0),
        .O(is_lui_auipc_jal_jalr_addi_add_sub0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    is_sll_srl_sra_i_2
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(is_alu_reg_reg),
        .I3(is_sll_srl_sra_i_3_n_0),
        .O(is_sll_srl_sra0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    is_sll_srl_sra_i_3
       (.I0(is_sll_srl_sra_i_4_n_0),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(\mem_rdata_q_reg_n_0_[30] ),
        .I3(\mem_rdata_q_reg_n_0_[29] ),
        .I4(\mem_rdata_q_reg_n_0_[28] ),
        .I5(instr_slli1),
        .O(is_sll_srl_sra_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    is_sll_srl_sra_i_4
       (.I0(\mem_rdata_q_reg_n_0_[25] ),
        .I1(p_0_in[2]),
        .I2(\mem_rdata_q_reg_n_0_[27] ),
        .I3(\mem_rdata_q_reg_n_0_[26] ),
        .O(is_sll_srl_sra_i_4_n_0));
  FDRE is_sll_srl_sra_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_sll_srl_sra0),
        .Q(is_sll_srl_sra),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    is_slli_srli_srai_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(is_alu_reg_imm),
        .I3(is_sll_srl_sra_i_3_n_0),
        .O(is_slli_srli_srai0));
  FDRE is_slli_srli_srai_reg
       (.C(clk),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_slli_srli_srai0),
        .Q(is_slli_srli_srai),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    is_slti_blt_slt_i_1
       (.I0(instr_slt),
        .I1(instr_slti),
        .I2(instr_blt),
        .O(is_slti_blt_slt_i_1_n_0));
  FDRE is_slti_blt_slt_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_slti_blt_slt_i_1_n_0),
        .Q(is_slti_blt_slt),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    is_sltiu_bltu_sltu_i_1
       (.I0(instr_sltu),
        .I1(instr_sltiu),
        .I2(instr_bltu),
        .O(is_sltiu_bltu_sltu_i_1_n_0));
  FDRE is_sltiu_bltu_sltu_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_sltiu_bltu_sltu_i_1_n_0),
        .Q(is_sltiu_bltu_sltu),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF5F7F5FFF5F7F500)) 
    latched_branch_i_1
       (.I0(decoder_trigger_i_2_n_0),
        .I1(latched_branch_i_2_n_0),
        .I2(latched_branch_i_3_n_0),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(reg_next_pc),
        .I5(latched_branch_reg_n_0),
        .O(latched_branch_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h7)) 
    latched_branch_i_2
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .O(latched_branch_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h40)) 
    latched_branch_i_3
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(instr_jalr),
        .I2(\cpu_state_reg_n_0_[3] ),
        .O(latched_branch_i_3_n_0));
  FDRE latched_branch_reg
       (.C(clk),
        .CE(1'b1),
        .D(latched_branch_i_1_n_0),
        .Q(latched_branch_reg_n_0),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFF00B0)) 
    latched_is_lb_i_1
       (.I0(mem_done),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(mem_do_rdata),
        .I4(reg_next_pc),
        .O(latched_is_lu));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    latched_is_lb_i_2
       (.I0(instr_lb),
        .I1(reg_next_pc),
        .O(latched_is_lb));
  FDRE latched_is_lb_reg
       (.C(clk),
        .CE(latched_is_lu),
        .D(latched_is_lb),
        .Q(latched_is_lb_reg_n_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    latched_is_lh_i_1
       (.I0(instr_lh),
        .I1(reg_next_pc),
        .O(latched_is_lh));
  FDRE latched_is_lh_reg
       (.C(clk),
        .CE(latched_is_lu),
        .D(latched_is_lh),
        .Q(latched_is_lh_reg_n_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    latched_is_lu_i_1
       (.I0(is_lbu_lhu_lw),
        .I1(reg_next_pc),
        .O(latched_is_lu_i_1_n_0));
  FDRE latched_is_lu_reg
       (.C(clk),
        .CE(latched_is_lu),
        .D(latched_is_lu_i_1_n_0),
        .Q(latched_is_lu_reg_n_0),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    \latched_rd[0]_i_1 
       (.I0(reg_next_pc),
        .I1(decoded_rd[0]),
        .O(\latched_rd[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \latched_rd[1]_i_1 
       (.I0(reg_next_pc),
        .I1(decoded_rd[1]),
        .O(\latched_rd[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \latched_rd[2]_i_1 
       (.I0(reg_next_pc),
        .I1(decoded_rd[2]),
        .O(\latched_rd[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \latched_rd[3]_i_1 
       (.I0(reg_next_pc),
        .I1(decoded_rd[3]),
        .O(\latched_rd[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \latched_rd[4]_i_1 
       (.I0(reg_next_pc),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .I2(\cpu_state_reg_n_0_[3] ),
        .O(\latched_rd[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \latched_rd[4]_i_2 
       (.I0(reg_next_pc),
        .I1(decoded_rd[4]),
        .O(\latched_rd[4]_i_2_n_0 ));
  FDRE \latched_rd_reg[0] 
       (.C(clk),
        .CE(\latched_rd[4]_i_1_n_0 ),
        .D(\latched_rd[0]_i_1_n_0 ),
        .Q(latched_rd[0]),
        .R(SS));
  FDSE \latched_rd_reg[1] 
       (.C(clk),
        .CE(\latched_rd[4]_i_1_n_0 ),
        .D(\latched_rd[1]_i_1_n_0 ),
        .Q(latched_rd[1]),
        .S(SS));
  FDRE \latched_rd_reg[2] 
       (.C(clk),
        .CE(\latched_rd[4]_i_1_n_0 ),
        .D(\latched_rd[2]_i_1_n_0 ),
        .Q(latched_rd[2]),
        .R(SS));
  FDRE \latched_rd_reg[3] 
       (.C(clk),
        .CE(\latched_rd[4]_i_1_n_0 ),
        .D(\latched_rd[3]_i_1_n_0 ),
        .Q(latched_rd[3]),
        .R(SS));
  FDRE \latched_rd_reg[4] 
       (.C(clk),
        .CE(\latched_rd[4]_i_1_n_0 ),
        .D(\latched_rd[4]_i_2_n_0 ),
        .Q(latched_rd[4]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0F04)) 
    latched_stalu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(reg_next_pc),
        .I3(latched_stalu_reg_n_0),
        .O(latched_stalu_i_1_n_0));
  FDRE latched_stalu_reg
       (.C(clk),
        .CE(1'b1),
        .D(latched_stalu_i_1_n_0),
        .Q(latched_stalu_reg_n_0),
        .R(SS));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEE0000)) 
    latched_store_i_1
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(latched_store_i_2_n_0),
        .I2(reg_next_pc),
        .I3(alu_out_0),
        .I4(latched_store),
        .I5(latched_store_reg_n_0),
        .O(latched_store_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h07)) 
    latched_store_i_2
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .I2(reg_next_pc),
        .O(latched_store_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000EEEEFFEF)) 
    latched_store_i_3
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(is_rdcycle_rdcycleh_rdinstr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[7] ),
        .I5(\cpu_state_reg_n_0_[1] ),
        .O(latched_store));
  FDSE latched_store_reg
       (.C(clk),
        .CE(1'b1),
        .D(latched_store_i_1_n_0),
        .Q(latched_store_reg_n_0),
        .S(SS));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[10]_i_1 
       (.I0(\reg_op1_reg_n_0_[10] ),
        .I1(\reg_next_pc_reg_n_0_[10] ),
        .I2(\reg_out_reg_n_0_[10] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[11]_i_1 
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(\reg_next_pc_reg_n_0_[11] ),
        .I2(\reg_out_reg_n_0_[11] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[12]_i_1 
       (.I0(\reg_op1_reg_n_0_[12] ),
        .I1(\reg_next_pc_reg_n_0_[12] ),
        .I2(\reg_out_reg_n_0_[12] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[13]_i_1 
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\reg_next_pc_reg_n_0_[13] ),
        .I2(\reg_out_reg_n_0_[13] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[14]_i_1 
       (.I0(\reg_op1_reg_n_0_[14] ),
        .I1(\reg_next_pc_reg_n_0_[14] ),
        .I2(\reg_out_reg_n_0_[14] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[15]_i_1 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_next_pc_reg_n_0_[15] ),
        .I2(\reg_out_reg_n_0_[15] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[16]_i_1 
       (.I0(\reg_op1_reg_n_0_[16] ),
        .I1(\reg_next_pc_reg_n_0_[16] ),
        .I2(\reg_out_reg_n_0_[16] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[17]_i_1 
       (.I0(\reg_op1_reg_n_0_[17] ),
        .I1(\reg_next_pc_reg_n_0_[17] ),
        .I2(\reg_out_reg_n_0_[17] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[18]_i_1 
       (.I0(\reg_op1_reg_n_0_[18] ),
        .I1(\reg_next_pc_reg_n_0_[18] ),
        .I2(\reg_out_reg_n_0_[18] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[19]_i_1 
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\reg_next_pc_reg_n_0_[19] ),
        .I2(\reg_out_reg_n_0_[19] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[20]_i_1 
       (.I0(\reg_op1_reg_n_0_[20] ),
        .I1(\reg_next_pc_reg_n_0_[20] ),
        .I2(\reg_out_reg_n_0_[20] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[21]_i_1 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\reg_next_pc_reg_n_0_[21] ),
        .I2(\reg_out_reg_n_0_[21] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[22]_i_1 
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\reg_next_pc_reg_n_0_[22] ),
        .I2(\reg_out_reg_n_0_[22] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[23]_i_1 
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\reg_next_pc_reg_n_0_[23] ),
        .I2(\reg_out_reg_n_0_[23] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[24]_i_1 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\reg_next_pc_reg_n_0_[24] ),
        .I2(\reg_out_reg_n_0_[24] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[25]_i_1 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_next_pc_reg_n_0_[25] ),
        .I2(\reg_out_reg_n_0_[25] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[26]_i_1 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\reg_next_pc_reg_n_0_[26] ),
        .I2(\reg_out_reg_n_0_[26] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[27]_i_1 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\reg_next_pc_reg_n_0_[27] ),
        .I2(\reg_out_reg_n_0_[27] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[28]_i_1 
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\reg_next_pc_reg_n_0_[28] ),
        .I2(\reg_out_reg_n_0_[28] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[29]_i_1 
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\reg_next_pc_reg_n_0_[29] ),
        .I2(\reg_out_reg_n_0_[29] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[2]_i_1 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(\reg_next_pc_reg_n_0_[2] ),
        .I2(\reg_out_reg_n_0_[2] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[30]_i_1 
       (.I0(\reg_op1_reg_n_0_[30] ),
        .I1(\reg_next_pc_reg_n_0_[30] ),
        .I2(\reg_out_reg_n_0_[30] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000555400000000)) 
    \mem_addr[31]_i_1 
       (.I0(\mem_addr[31]_i_3_n_0 ),
        .I1(mem_do_rdata),
        .I2(p_8_in_0),
        .I3(mem_do_wdata),
        .I4(trap_reg_0),
        .I5(mem_do_rinst_reg_0),
        .O(\mem_addr[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[31]_i_2 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(\reg_next_pc_reg_n_0_[31] ),
        .I2(\reg_out_reg_n_0_[31] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_addr[31]_i_3 
       (.I0(\mem_state_reg_n_0_[0] ),
        .I1(\mem_state_reg_n_0_[1] ),
        .O(\mem_addr[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_addr[31]_i_4 
       (.I0(mem_do_rinst_reg_n_0),
        .I1(mem_do_prefetch_reg_n_0),
        .O(p_8_in_0));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[3]_i_1 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_next_pc_reg_n_0_[3] ),
        .I2(\reg_out_reg_n_0_[3] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[4]_i_1 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_next_pc_reg_n_0_[4] ),
        .I2(\reg_out_reg_n_0_[4] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[5]_i_1 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_next_pc_reg_n_0_[5] ),
        .I2(\reg_out_reg_n_0_[5] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[6]_i_1 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\reg_next_pc_reg_n_0_[6] ),
        .I2(\reg_out_reg_n_0_[6] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[7]_i_1 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_next_pc_reg_n_0_[7] ),
        .I2(\reg_out_reg_n_0_[7] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[8]_i_1 
       (.I0(\reg_op1_reg_n_0_[8] ),
        .I1(\reg_next_pc_reg_n_0_[8] ),
        .I2(\reg_out_reg_n_0_[8] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCCAAAAAAAA)) 
    \mem_addr[9]_i_1 
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\reg_next_pc_reg_n_0_[9] ),
        .I2(\reg_out_reg_n_0_[9] ),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(p_8_in_0),
        .O(\mem_addr[9]_i_1_n_0 ));
  FDRE \mem_addr_reg[10] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[10]_i_1_n_0 ),
        .Q(\mem_addr_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \mem_addr_reg[11] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[11]_i_1_n_0 ),
        .Q(\mem_addr_reg[13]_0 [9]),
        .R(1'b0));
  FDRE \mem_addr_reg[12] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[12]_i_1_n_0 ),
        .Q(\mem_addr_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \mem_addr_reg[13] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[13]_i_1_n_0 ),
        .Q(\mem_addr_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \mem_addr_reg[14] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[14]_i_1_n_0 ),
        .Q(\mem_addr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \mem_addr_reg[15] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[15]_i_1_n_0 ),
        .Q(\mem_addr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \mem_addr_reg[16] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[16]_i_1_n_0 ),
        .Q(\mem_addr_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \mem_addr_reg[17] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[17]_i_1_n_0 ),
        .Q(\mem_addr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \mem_addr_reg[18] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[18]_i_1_n_0 ),
        .Q(\mem_addr_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \mem_addr_reg[19] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[19]_i_1_n_0 ),
        .Q(\mem_addr_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \mem_addr_reg[20] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[20]_i_1_n_0 ),
        .Q(\mem_addr_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \mem_addr_reg[21] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[21]_i_1_n_0 ),
        .Q(\mem_addr_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \mem_addr_reg[22] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[22]_i_1_n_0 ),
        .Q(\mem_addr_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \mem_addr_reg[23] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[23]_i_1_n_0 ),
        .Q(\mem_addr_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \mem_addr_reg[24] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[24]_i_1_n_0 ),
        .Q(iomem_addr[24]),
        .R(1'b0));
  FDRE \mem_addr_reg[25] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[25]_i_1_n_0 ),
        .Q(iomem_addr[25]),
        .R(1'b0));
  FDRE \mem_addr_reg[26] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[26]_i_1_n_0 ),
        .Q(iomem_addr[26]),
        .R(1'b0));
  FDRE \mem_addr_reg[27] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[27]_i_1_n_0 ),
        .Q(iomem_addr[27]),
        .R(1'b0));
  FDRE \mem_addr_reg[28] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[28]_i_1_n_0 ),
        .Q(iomem_addr[28]),
        .R(1'b0));
  FDRE \mem_addr_reg[29] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[29]_i_1_n_0 ),
        .Q(iomem_addr[29]),
        .R(1'b0));
  FDRE \mem_addr_reg[2] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[2]_i_1_n_0 ),
        .Q(\mem_addr_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \mem_addr_reg[30] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[30]_i_1_n_0 ),
        .Q(iomem_addr[30]),
        .R(1'b0));
  FDRE \mem_addr_reg[31] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[31]_i_2_n_0 ),
        .Q(iomem_addr[31]),
        .R(1'b0));
  FDRE \mem_addr_reg[3] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[3]_i_1_n_0 ),
        .Q(\mem_addr_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \mem_addr_reg[4] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[4]_i_1_n_0 ),
        .Q(\mem_addr_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \mem_addr_reg[5] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[5]_i_1_n_0 ),
        .Q(\mem_addr_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \mem_addr_reg[6] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[6]_i_1_n_0 ),
        .Q(\mem_addr_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \mem_addr_reg[7] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[7]_i_1_n_0 ),
        .Q(\mem_addr_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \mem_addr_reg[8] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[8]_i_1_n_0 ),
        .Q(\mem_addr_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \mem_addr_reg[9] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_addr[9]_i_1_n_0 ),
        .Q(\mem_addr_reg[13]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000008ABA0000)) 
    mem_do_prefetch_i_1
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(mem_do_prefetch_i_2_n_0),
        .I2(reg_next_pc),
        .I3(instr_jalr),
        .I4(mem_do_rinst_reg_0),
        .I5(mem_done),
        .O(mem_do_prefetch_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hB)) 
    mem_do_prefetch_i_2
       (.I0(instr_jal),
        .I1(decoder_trigger_reg_n_0),
        .O(mem_do_prefetch_i_2_n_0));
  FDRE mem_do_prefetch_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_do_prefetch_i_1_n_0),
        .Q(mem_do_prefetch_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0F0C040)) 
    mem_do_rdata_i_1
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(mem_do_rdata_i_2_n_0),
        .I2(mem_do_rinst_reg_0),
        .I3(mem_done),
        .I4(mem_do_rdata),
        .O(mem_do_rdata_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    mem_do_rdata_i_2
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(reg_next_pc),
        .I2(\cpu_state_reg_n_0_[7] ),
        .I3(\cpu_state_reg_n_0_[1] ),
        .I4(mem_do_rdata),
        .I5(decoder_pseudo_trigger_i_2_n_0),
        .O(mem_do_rdata_i_2_n_0));
  FDRE mem_do_rdata_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_do_rdata_i_1_n_0),
        .Q(mem_do_rdata),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5F005D0055005D00)) 
    mem_do_rinst_i_1
       (.I0(decoder_trigger_i_2_n_0),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_done),
        .I3(mem_do_rinst_reg_0),
        .I4(mem_do_rinst5_out),
        .I5(mem_do_rinst_i_3_n_0),
        .O(mem_do_rinst_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFAFFFA)) 
    mem_do_rinst_i_2
       (.I0(mem_do_rinst_i_4_n_0),
        .I1(is_sb_sh_sw),
        .I2(cpu_state0_out[0]),
        .I3(\cpu_state[3]_i_2_n_0 ),
        .I4(is_sll_srl_sra),
        .I5(mem_do_rinst_i_5_n_0),
        .O(mem_do_rinst5_out));
  LUT6 #(
    .INIT(64'hFFFFF0F0FFF2F0F0)) 
    mem_do_rinst_i_3
       (.I0(mem_do_rinst_i_6_n_0),
        .I1(is_slli_srli_srai),
        .I2(mem_do_rinst_i_7_n_0),
        .I3(mem_do_rinst_i_8_n_0),
        .I4(\cpu_state[2]_i_2_n_0 ),
        .I5(mem_do_rinst_i_9_n_0),
        .O(mem_do_rinst_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFF00E000)) 
    mem_do_rinst_i_4
       (.I0(is_lui_auipc_jal),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(mem_do_rinst_reg_0),
        .I4(reg_next_pc),
        .O(mem_do_rinst_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    mem_do_rinst_i_5
       (.I0(mem_do_rinst_reg_0),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_sh_reg_n_0_[0] ),
        .I3(\reg_sh_reg_n_0_[1] ),
        .I4(\reg_op1[31]_i_12_n_0 ),
        .O(mem_do_rinst_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hAAAE0000)) 
    mem_do_rinst_i_6
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(is_sb_sh_sw),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(is_lui_auipc_jal),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(mem_do_rinst_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    mem_do_rinst_i_7
       (.I0(reg_next_pc),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .I3(mem_do_prefetch_reg_n_0),
        .I4(\cpu_state_reg_n_0_[2] ),
        .O(mem_do_rinst_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mem_do_rinst_i_8
       (.I0(is_lui_auipc_jal),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(is_lb_lh_lw_lbu_lhu),
        .O(mem_do_rinst_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h80)) 
    mem_do_rinst_i_9
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(is_lui_auipc_jal),
        .I2(mem_do_prefetch_reg_n_0),
        .O(mem_do_rinst_i_9_n_0));
  FDRE mem_do_rinst_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_do_rinst_i_1_n_0),
        .Q(mem_do_rinst_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h0C00F400)) 
    mem_do_wdata_i_1
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(mem_do_wdata),
        .I3(mem_do_rinst_reg_0),
        .I4(mem_done),
        .O(mem_do_wdata_i_1_n_0));
  FDRE mem_do_wdata_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_do_wdata_i_1_n_0),
        .Q(mem_do_wdata),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[0]_i_1 
       (.I0(mem_rdata[0]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[0] ),
        .O(\mem_rdata_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \mem_rdata_q[0]_i_2 
       (.I0(\mem_rdata_q[0]_i_3_n_0 ),
        .I1(\mem_rdata_q[0]_i_4_n_0 ),
        .I2(simpleuart_reg_dat_do[0]),
        .I3(\mem_rdata_q[6]_i_6_n_0 ),
        .I4(\mem_rdata_q_reg[31]_0 [0]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(mem_rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[0]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[0]),
        .O(\mem_rdata_q[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_rdata_q[0]_i_4 
       (.I0(mem_valid),
        .I1(iomem_ready_reg_0),
        .I2(ram_ready_i_3_n_0),
        .I3(\mem_rdata_q_reg[31]_1 [0]),
        .O(\mem_rdata_q[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[10]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [10]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [10]),
        .I4(ram_rdata[10]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[11]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [11]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [11]),
        .I4(ram_rdata[11]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[12]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [12]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [12]),
        .I4(ram_rdata[12]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[13]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [13]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [13]),
        .I4(ram_rdata[13]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[14]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [14]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [14]),
        .I4(ram_rdata[14]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[15]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [15]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [15]),
        .I4(ram_rdata[15]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[16]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [16]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [16]),
        .I4(ram_rdata[16]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[17]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [17]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [17]),
        .I4(ram_rdata[17]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[18]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [18]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [18]),
        .I4(ram_rdata[18]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[19]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [19]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [19]),
        .I4(ram_rdata[19]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[1]_i_1 
       (.I0(mem_rdata[1]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[1] ),
        .O(\mem_rdata_q[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \mem_rdata_q[1]_i_2 
       (.I0(\mem_rdata_q[1]_i_3_n_0 ),
        .I1(\mem_rdata_q[1]_i_4_n_0 ),
        .I2(simpleuart_reg_dat_do[1]),
        .I3(\mem_rdata_q[6]_i_6_n_0 ),
        .I4(\mem_rdata_q_reg[31]_0 [1]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(mem_rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[1]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[1]),
        .O(\mem_rdata_q[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_rdata_q[1]_i_4 
       (.I0(mem_valid),
        .I1(iomem_ready_reg_0),
        .I2(ram_ready_i_3_n_0),
        .I3(\mem_rdata_q_reg[31]_1 [1]),
        .O(\mem_rdata_q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[20]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [20]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [20]),
        .I4(ram_rdata[20]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[21]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [21]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [21]),
        .I4(ram_rdata[21]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[22]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [22]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [22]),
        .I4(ram_rdata[22]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[23]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [23]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [23]),
        .I4(ram_rdata[23]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[24]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [24]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [24]),
        .I4(ram_rdata[24]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[25]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [25]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [25]),
        .I4(ram_rdata[25]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[26]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [26]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [26]),
        .I4(ram_rdata[26]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[27]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [27]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [27]),
        .I4(ram_rdata[27]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[28]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [28]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [28]),
        .I4(ram_rdata[28]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[29]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [29]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [29]),
        .I4(ram_rdata[29]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[2]_i_1 
       (.I0(mem_rdata[2]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[2] ),
        .O(\mem_rdata_q[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \mem_rdata_q[2]_i_2 
       (.I0(\mem_rdata_q[2]_i_3_n_0 ),
        .I1(\mem_rdata_q[2]_i_4_n_0 ),
        .I2(simpleuart_reg_dat_do[2]),
        .I3(\mem_rdata_q[6]_i_6_n_0 ),
        .I4(\mem_rdata_q_reg[31]_0 [2]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(mem_rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[2]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[2]),
        .O(\mem_rdata_q[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_rdata_q[2]_i_4 
       (.I0(mem_valid),
        .I1(iomem_ready_reg_0),
        .I2(ram_ready_i_3_n_0),
        .I3(\mem_rdata_q_reg[31]_1 [2]),
        .O(\mem_rdata_q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[30]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [30]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [30]),
        .I4(ram_rdata[30]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[31]_i_1 
       (.I0(\mem_rdata_q[31]_i_4_n_0 ),
        .I1(mem_xfer),
        .O(\mem_rdata_q[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \mem_rdata_q[31]_i_10 
       (.I0(\mem_addr_reg[13]_0 [4]),
        .I1(\mem_addr_reg[13]_0 [5]),
        .I2(\mem_addr_reg[13]_0 [6]),
        .I3(\mem_addr_reg[13]_0 [7]),
        .I4(\mem_rdata_q[31]_i_20_n_0 ),
        .O(\mem_rdata_q[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem_rdata_q[31]_i_11 
       (.I0(\mem_rdata_q[31]_i_14_n_0 ),
        .I1(iomem_addr[24]),
        .I2(\mem_rdata_q[31]_i_21_n_0 ),
        .I3(ram_ready_i_4_n_0),
        .I4(\mem_rdata_q[31]_i_15_n_0 ),
        .I5(\mem_rdata_q[31]_i_16_n_0 ),
        .O(\mem_rdata_q[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[31]_i_12 
       (.I0(\mem_addr_reg[13]_0 [1]),
        .I1(\mem_addr_reg[13]_0 [0]),
        .O(\mem_rdata_q[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_rdata_q[31]_i_13 
       (.I0(\mem_addr_reg[13]_0 [0]),
        .I1(\mem_addr_reg[13]_0 [1]),
        .O(\mem_rdata_q[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_rdata_q[31]_i_14 
       (.I0(\mem_addr_reg[13]_0 [2]),
        .I1(\mem_addr_reg[13]_0 [3]),
        .O(\mem_rdata_q[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_rdata_q[31]_i_15 
       (.I0(iomem_addr[30]),
        .I1(iomem_addr[31]),
        .I2(iomem_addr[28]),
        .I3(iomem_addr[29]),
        .I4(iomem_addr[27]),
        .I5(iomem_addr[26]),
        .O(\mem_rdata_q[31]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_rdata_q[31]_i_16 
       (.I0(\mem_addr_reg_n_0_[16] ),
        .I1(iomem_addr[25]),
        .I2(\mem_addr_reg_n_0_[15] ),
        .I3(\mem_addr_reg_n_0_[14] ),
        .O(\mem_rdata_q[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \mem_rdata_q[31]_i_17 
       (.I0(\mem_rdata_q[31]_i_15_n_0 ),
        .I1(ram_ready_i_4_n_0),
        .I2(\mem_rdata_q[31]_i_21_n_0 ),
        .I3(iomem_addr[24]),
        .I4(\mem_addr_reg[13]_0 [3]),
        .I5(\mem_addr_reg[13]_0 [2]),
        .O(\mem_rdata_q[31]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_rdata_q[31]_i_18 
       (.I0(iomem_addr[29]),
        .I1(iomem_addr[28]),
        .I2(iomem_addr[31]),
        .I3(iomem_addr[30]),
        .O(\mem_rdata_q[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_rdata_q[31]_i_19 
       (.I0(iomem_addr[26]),
        .I1(iomem_addr[27]),
        .O(\mem_rdata_q[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \mem_rdata_q[31]_i_2 
       (.I0(ram_ready),
        .I1(\mem_rdata_q[31]_i_5_n_0 ),
        .I2(\mem_rdata_q[31]_i_6_n_0 ),
        .I3(\mem_rdata_q[31]_i_7_n_0 ),
        .I4(mem_valid),
        .O(mem_xfer));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_rdata_q[31]_i_20 
       (.I0(\mem_addr_reg[13]_0 [11]),
        .I1(\mem_addr_reg[13]_0 [10]),
        .I2(\mem_addr_reg[13]_0 [9]),
        .I3(\mem_addr_reg[13]_0 [8]),
        .O(\mem_rdata_q[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \mem_rdata_q[31]_i_21 
       (.I0(\mem_addr_reg_n_0_[19] ),
        .I1(\mem_addr_reg_n_0_[18] ),
        .I2(\mem_addr_reg_n_0_[17] ),
        .I3(mem_valid),
        .O(\mem_rdata_q[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[31]_i_3 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [31]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [31]),
        .I4(ram_rdata[31]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \mem_rdata_q[31]_i_4 
       (.I0(iomem_ready_reg_0),
        .I1(ram_ready),
        .I2(\mem_rdata_q[31]_i_10_n_0 ),
        .I3(\mem_rdata_q[31]_i_11_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(recv_buf_valid),
        .O(\mem_rdata_q[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_rdata_q[31]_i_5 
       (.I0(ram_ready_i_3_n_0),
        .I1(iomem_ready_reg_0),
        .I2(mem_valid),
        .O(\mem_rdata_q[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1F00000000000000)) 
    \mem_rdata_q[31]_i_6 
       (.I0(\send_pattern_reg[8]_0 ),
        .I1(\send_pattern_reg[8] ),
        .I2(iomem_wstrb[0]),
        .I3(\mem_rdata_q[31]_i_12_n_0 ),
        .I4(\mem_rdata_q[31]_i_10_n_0 ),
        .I5(\mem_rdata_q[31]_i_11_n_0 ),
        .O(\mem_rdata_q[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mem_rdata_q[31]_i_7 
       (.I0(\mem_rdata_q[31]_i_13_n_0 ),
        .I1(\mem_rdata_q[31]_i_10_n_0 ),
        .I2(\mem_rdata_q[31]_i_14_n_0 ),
        .I3(ram_ready_i_2_n_0),
        .I4(\mem_rdata_q[31]_i_15_n_0 ),
        .I5(\mem_rdata_q[31]_i_16_n_0 ),
        .O(\mem_rdata_q[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \mem_rdata_q[31]_i_8 
       (.I0(\mem_rdata_q[31]_i_13_n_0 ),
        .I1(\mem_rdata_q[31]_i_16_n_0 ),
        .I2(\mem_rdata_q[31]_i_17_n_0 ),
        .I3(\mem_rdata_q[31]_i_10_n_0 ),
        .I4(ram_ready),
        .I5(iomem_ready_reg_0),
        .O(\mem_rdata_q[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7777777F00000000)) 
    \mem_rdata_q[31]_i_9 
       (.I0(mem_valid),
        .I1(iomem_ready_reg_0),
        .I2(\mem_rdata_q[31]_i_18_n_0 ),
        .I3(iomem_addr[25]),
        .I4(\mem_rdata_q[31]_i_19_n_0 ),
        .I5(ram_ready),
        .O(\mem_rdata_q[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[3]_i_1 
       (.I0(mem_rdata[3]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[3] ),
        .O(\mem_rdata_q[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \mem_rdata_q[3]_i_2 
       (.I0(\mem_rdata_q[3]_i_3_n_0 ),
        .I1(\mem_rdata_q[3]_i_4_n_0 ),
        .I2(simpleuart_reg_dat_do[3]),
        .I3(\mem_rdata_q[6]_i_6_n_0 ),
        .I4(\mem_rdata_q_reg[31]_0 [3]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(mem_rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[3]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[3]),
        .O(\mem_rdata_q[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_rdata_q[3]_i_4 
       (.I0(mem_valid),
        .I1(iomem_ready_reg_0),
        .I2(ram_ready_i_3_n_0),
        .I3(\mem_rdata_q_reg[31]_1 [3]),
        .O(\mem_rdata_q[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[4]_i_1 
       (.I0(mem_rdata[4]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[4] ),
        .O(\mem_rdata_q[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \mem_rdata_q[4]_i_2 
       (.I0(\mem_rdata_q[4]_i_3_n_0 ),
        .I1(\mem_rdata_q[4]_i_4_n_0 ),
        .I2(simpleuart_reg_dat_do[4]),
        .I3(\mem_rdata_q[6]_i_6_n_0 ),
        .I4(\mem_rdata_q_reg[31]_0 [4]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(mem_rdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[4]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[4]),
        .O(\mem_rdata_q[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_rdata_q[4]_i_4 
       (.I0(mem_valid),
        .I1(iomem_ready_reg_0),
        .I2(ram_ready_i_3_n_0),
        .I3(\mem_rdata_q_reg[31]_1 [4]),
        .O(\mem_rdata_q[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[5]_i_1 
       (.I0(mem_rdata[5]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[5] ),
        .O(\mem_rdata_q[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \mem_rdata_q[5]_i_2 
       (.I0(\mem_rdata_q[5]_i_3_n_0 ),
        .I1(\mem_rdata_q[5]_i_4_n_0 ),
        .I2(simpleuart_reg_dat_do[5]),
        .I3(\mem_rdata_q[6]_i_6_n_0 ),
        .I4(\mem_rdata_q_reg[31]_0 [5]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(mem_rdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[5]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[5]),
        .O(\mem_rdata_q[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_rdata_q[5]_i_4 
       (.I0(mem_valid),
        .I1(iomem_ready_reg_0),
        .I2(ram_ready_i_3_n_0),
        .I3(\mem_rdata_q_reg[31]_1 [5]),
        .O(\mem_rdata_q[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[6]_i_1 
       (.I0(mem_rdata[6]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[6] ),
        .O(\mem_rdata_q[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \mem_rdata_q[6]_i_2 
       (.I0(\mem_rdata_q[6]_i_3_n_0 ),
        .I1(\mem_rdata_q[6]_i_4_n_0 ),
        .I2(simpleuart_reg_dat_do[6]),
        .I3(\mem_rdata_q[6]_i_6_n_0 ),
        .I4(\mem_rdata_q_reg[31]_0 [6]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(mem_rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[6]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[6]),
        .O(\mem_rdata_q[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_rdata_q[6]_i_4 
       (.I0(mem_valid),
        .I1(iomem_ready_reg_0),
        .I2(ram_ready_i_3_n_0),
        .I3(\mem_rdata_q_reg[31]_1 [6]),
        .O(\mem_rdata_q[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \mem_rdata_q[6]_i_6 
       (.I0(\mem_rdata_q[31]_i_12_n_0 ),
        .I1(\mem_rdata_q[31]_i_16_n_0 ),
        .I2(\mem_rdata_q[31]_i_17_n_0 ),
        .I3(\mem_rdata_q[31]_i_10_n_0 ),
        .I4(ram_ready),
        .I5(iomem_ready_reg_0),
        .O(\mem_rdata_q[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_q[7]_i_1 
       (.I0(mem_rdata[7]),
        .I1(mem_xfer),
        .I2(\mem_rdata_q_reg_n_0_[7] ),
        .O(\mem_rdata_q[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \mem_rdata_q[7]_i_2 
       (.I0(\mem_rdata_q[7]_i_3_n_0 ),
        .I1(\mem_rdata_q[7]_i_4_n_0 ),
        .I2(simpleuart_reg_dat_do[7]),
        .I3(\mem_rdata_q[6]_i_6_n_0 ),
        .I4(\mem_rdata_q_reg[31]_0 [7]),
        .I5(\mem_rdata_q[31]_i_8_n_0 ),
        .O(mem_rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_rdata_q[7]_i_3 
       (.I0(\mem_rdata_q[31]_i_9_n_0 ),
        .I1(ram_rdata[7]),
        .O(\mem_rdata_q[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_rdata_q[7]_i_4 
       (.I0(mem_valid),
        .I1(iomem_ready_reg_0),
        .I2(ram_ready_i_3_n_0),
        .I3(\mem_rdata_q_reg[31]_1 [7]),
        .O(\mem_rdata_q[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[8]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [8]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [8]),
        .I4(ram_rdata[8]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_rdata_q[9]_i_1 
       (.I0(\mem_rdata_q[31]_i_8_n_0 ),
        .I1(\mem_rdata_q_reg[31]_0 [9]),
        .I2(\mem_rdata_q[31]_i_5_n_0 ),
        .I3(\mem_rdata_q_reg[31]_1 [9]),
        .I4(ram_rdata[9]),
        .I5(\mem_rdata_q[31]_i_9_n_0 ),
        .O(\mem_rdata_q[9]_i_1_n_0 ));
  FDRE \mem_rdata_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[0]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[0] ),
        .R(1'b0));
  FDSE \mem_rdata_q_reg[10] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[10]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[10] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[11] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[11]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[11] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[12] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[12]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[13] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[13]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[14] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[14]_i_1_n_0 ),
        .Q(p_0_in[2]),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[15] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[15]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[15] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[16] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[16]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[16] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[17] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[17]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[17] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[18] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[18]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[18] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[19] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[19]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[19] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDRE \mem_rdata_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[1]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[1] ),
        .R(1'b0));
  FDSE \mem_rdata_q_reg[20] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[20]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[20] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[21] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[21]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[21] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[22] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[22]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[22] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[23] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[23]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[23] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[24] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[24]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[24] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[25] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[25]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[25] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[26] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[26]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[26] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[27] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[27]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[27] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[28] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[28]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[28] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[29] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[29]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[29] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDRE \mem_rdata_q_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[2]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[2] ),
        .R(1'b0));
  FDSE \mem_rdata_q_reg[30] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[30]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[30] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[31] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[31]_i_3_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[31] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDRE \mem_rdata_q_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[3]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[4]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[5]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[6]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \mem_rdata_q_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\mem_rdata_q[7]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[7] ),
        .R(1'b0));
  FDSE \mem_rdata_q_reg[8] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[8]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[8] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  FDSE \mem_rdata_q_reg[9] 
       (.C(clk),
        .CE(mem_xfer),
        .D(\mem_rdata_q[9]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[9] ),
        .S(\mem_rdata_q[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h0000110F)) 
    \mem_state[0]_i_1 
       (.I0(mem_do_rdata),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_wdata),
        .I3(\mem_state_reg_n_0_[0] ),
        .I4(\mem_state_reg_n_0_[1] ),
        .O(\mem_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \mem_state[1]_i_1 
       (.I0(trap_reg_0),
        .I1(mem_do_rinst_reg_n_0),
        .I2(\mem_state_reg_n_0_[1] ),
        .I3(\mem_state_reg_n_0_[0] ),
        .I4(mem_valid11_out),
        .O(mem_state));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h001F0010)) 
    \mem_state[1]_i_2 
       (.I0(mem_do_rdata),
        .I1(mem_do_rinst_reg_n_0),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(\mem_state_reg_n_0_[1] ),
        .I4(mem_do_wdata),
        .O(\mem_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000BEAA00000000)) 
    \mem_state[1]_i_3 
       (.I0(\mem_state[1]_i_4_n_0 ),
        .I1(\mem_state_reg_n_0_[1] ),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(mem_xfer),
        .I4(trap_reg_0),
        .I5(mem_do_rinst_reg_0),
        .O(mem_valid11_out));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \mem_state[1]_i_4 
       (.I0(mem_do_wdata),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(mem_do_rdata),
        .I4(\mem_state_reg_n_0_[0] ),
        .I5(\mem_state_reg_n_0_[1] ),
        .O(\mem_state[1]_i_4_n_0 ));
  FDRE \mem_state_reg[0] 
       (.C(clk),
        .CE(mem_state),
        .D(\mem_state[0]_i_1_n_0 ),
        .Q(\mem_state_reg_n_0_[0] ),
        .R(SS));
  FDRE \mem_state_reg[1] 
       (.C(clk),
        .CE(mem_state),
        .D(\mem_state[1]_i_2_n_0 ),
        .Q(\mem_state_reg_n_0_[1] ),
        .R(SS));
  LUT6 #(
    .INIT(64'h01000000FF000000)) 
    mem_valid_i_1
       (.I0(ram_ready),
        .I1(\mem_rdata_q[31]_i_5_n_0 ),
        .I2(mem_valid_i_2_n_0),
        .I3(mem_valid_i_3_n_0),
        .I4(mem_do_rinst_reg_0),
        .I5(trap_reg_0),
        .O(mem_valid_i_1_n_0));
  LUT6 #(
    .INIT(64'h00005700FF000000)) 
    mem_valid_i_2
       (.I0(iomem_wstrb[0]),
        .I1(\send_pattern_reg[8] ),
        .I2(\send_pattern_reg[8]_0 ),
        .I3(\mem_addr_reg[5]_0 ),
        .I4(\mem_addr_reg[13]_0 [0]),
        .I5(\mem_addr_reg[13]_0 [1]),
        .O(mem_valid_i_2_n_0));
  LUT6 #(
    .INIT(64'hEBFFFFFFAAAA0000)) 
    mem_valid_i_3
       (.I0(\mem_state[1]_i_4_n_0 ),
        .I1(\mem_state_reg_n_0_[1] ),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(mem_xfer),
        .I4(mem_valid_reg_0),
        .I5(mem_valid),
        .O(mem_valid_i_3_n_0));
  FDRE mem_valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(mem_valid_i_1_n_0),
        .Q(mem_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[10]_i_1 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .O(\mem_wdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[11]_i_1 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[11] ),
        .O(\mem_wdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[12]_i_1 
       (.I0(\reg_op2_reg_n_0_[4] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .O(\mem_wdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[13]_i_1 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .O(\mem_wdata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[14]_i_1 
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .O(\mem_wdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[15]_i_1 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .O(\mem_wdata[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[16]_i_1 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[16] ),
        .O(\mem_wdata[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[17]_i_1 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[17] ),
        .O(\mem_wdata[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[18]_i_1 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[18] ),
        .O(\mem_wdata[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[19]_i_1 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[19] ),
        .O(\mem_wdata[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[20]_i_1 
       (.I0(\reg_op2_reg_n_0_[4] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[20] ),
        .O(\mem_wdata[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[21]_i_1 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[21] ),
        .O(\mem_wdata[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[22]_i_1 
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[22] ),
        .O(\mem_wdata[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \mem_wdata[23]_i_1 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[23] ),
        .O(\mem_wdata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[24]_i_1 
       (.I0(\reg_op2_reg_n_0_[24] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .O(\mem_wdata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[25]_i_1 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .O(\mem_wdata[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[26]_i_1 
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .O(\mem_wdata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[27]_i_1 
       (.I0(\reg_op2_reg_n_0_[27] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[11] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[3] ),
        .O(\mem_wdata[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[28]_i_1 
       (.I0(\reg_op2_reg_n_0_[28] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .O(\mem_wdata[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[29]_i_1 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[5] ),
        .O(\mem_wdata[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[30]_i_1 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[6] ),
        .O(\mem_wdata[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \mem_wdata[31]_i_1 
       (.I0(trap_reg_0),
        .I1(\mem_state_reg_n_0_[0] ),
        .I2(\mem_state_reg_n_0_[1] ),
        .I3(mem_do_wdata),
        .I4(mem_do_rinst_reg_0),
        .O(\mem_wdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \mem_wdata[31]_i_2 
       (.I0(\reg_op2_reg_n_0_[31] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[7] ),
        .O(\mem_wdata[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[8]_i_1 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .O(\mem_wdata[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_wdata[9]_i_1 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .O(\mem_wdata[9]_i_1_n_0 ));
  FDRE \mem_wdata_reg[0] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \mem_wdata_reg[10] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \mem_wdata_reg[11] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \mem_wdata_reg[12] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \mem_wdata_reg[13] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \mem_wdata_reg[14] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \mem_wdata_reg[15] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \mem_wdata_reg[16] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \mem_wdata_reg[17] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \mem_wdata_reg[18] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \mem_wdata_reg[19] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \mem_wdata_reg[1] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \mem_wdata_reg[20] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \mem_wdata_reg[21] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \mem_wdata_reg[22] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \mem_wdata_reg[23] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \mem_wdata_reg[24] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \mem_wdata_reg[25] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \mem_wdata_reg[26] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \mem_wdata_reg[27] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \mem_wdata_reg[28] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \mem_wdata_reg[29] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \mem_wdata_reg[2] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \mem_wdata_reg[30] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \mem_wdata_reg[31] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[31]_i_2_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \mem_wdata_reg[3] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \mem_wdata_reg[4] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \mem_wdata_reg[5] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \mem_wdata_reg[6] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \mem_wdata_reg[7] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\reg_op2_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \mem_wdata_reg[8] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \mem_wdata_reg[9] 
       (.C(clk),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_wdata[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE0E0EFE0)) 
    \mem_wordsize[0]_i_1 
       (.I0(instr_lh),
        .I1(instr_lhu),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(instr_sh),
        .I4(reg_next_pc),
        .O(mem_wordsize[0]));
  LUT6 #(
    .INIT(64'hEA00EA00FA00EA00)) 
    \mem_wordsize[1]_i_1 
       (.I0(reg_next_pc),
        .I1(\mem_wordsize[1]_i_3_n_0 ),
        .I2(decoder_trigger1),
        .I3(mem_do_rinst_reg_0),
        .I4(\cpu_state_reg_n_0_[0] ),
        .I5(mem_do_rdata),
        .O(\mem_wordsize[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0E0EFE0)) 
    \mem_wordsize[1]_i_2 
       (.I0(instr_lb),
        .I1(instr_lbu),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(instr_sb),
        .I4(reg_next_pc),
        .O(mem_wordsize[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_wordsize[1]_i_3 
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(mem_do_wdata),
        .O(\mem_wordsize[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAFFFFFFFF)) 
    \mem_wordsize[1]_i_4 
       (.I0(\cpu_state[7]_i_11_n_0 ),
        .I1(\mem_addr[31]_i_3_n_0 ),
        .I2(mem_xfer),
        .I3(mem_do_rinst_reg_0),
        .I4(\cpu_state[7]_i_13_n_0 ),
        .I5(mem_do_prefetch_reg_n_0),
        .O(decoder_trigger1));
  FDRE \mem_wordsize_reg[0] 
       (.C(clk),
        .CE(\mem_wordsize[1]_i_1_n_0 ),
        .D(mem_wordsize[0]),
        .Q(\mem_wordsize_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \mem_wordsize_reg[1] 
       (.C(clk),
        .CE(\mem_wordsize[1]_i_1_n_0 ),
        .D(mem_wordsize[1]),
        .Q(\mem_wordsize_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h313F0000)) 
    \mem_wstrb[0]_i_1 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\mem_wstrb[3]_i_2_n_0 ),
        .O(\mem_wstrb[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h323F0000)) 
    \mem_wstrb[1]_i_1 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\mem_wstrb[3]_i_2_n_0 ),
        .O(\mem_wstrb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hF0730000)) 
    \mem_wstrb[2]_i_1 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\mem_wstrb[3]_i_2_n_0 ),
        .O(\mem_wstrb[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hF0B30000)) 
    \mem_wstrb[3]_i_1 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\mem_wstrb[3]_i_2_n_0 ),
        .O(\mem_wstrb[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \mem_wstrb[3]_i_2 
       (.I0(p_8_in_0),
        .I1(mem_do_rdata),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(\mem_state_reg_n_0_[1] ),
        .I4(mem_do_wdata),
        .I5(mem_do_rinst_reg_0),
        .O(\mem_wstrb[3]_i_2_n_0 ));
  FDRE \mem_wstrb_reg[0] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_wstrb[0]_i_1_n_0 ),
        .Q(iomem_wstrb[0]),
        .R(1'b0));
  FDRE \mem_wstrb_reg[1] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_wstrb[1]_i_1_n_0 ),
        .Q(iomem_wstrb[1]),
        .R(1'b0));
  FDRE \mem_wstrb_reg[2] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_wstrb[2]_i_1_n_0 ),
        .Q(iomem_wstrb[2]),
        .R(1'b0));
  FDRE \mem_wstrb_reg[3] 
       (.C(clk),
        .CE(\mem_addr[31]_i_1_n_0 ),
        .D(\mem_wstrb[3]_i_1_n_0 ),
        .Q(iomem_wstrb[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    o_write_ack_i_1
       (.I0(Q[0]),
        .I1(mem_do_rinst_reg_0),
        .I2(iomem_wstrb[0]),
        .I3(o_write_ack_i_2_n_0),
        .I4(o_write_ack),
        .O(\mem_wdata_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    o_write_ack_i_2
       (.I0(\gpio[1]_i_5_n_0 ),
        .I1(iomem_addr[27]),
        .I2(iomem_addr[26]),
        .I3(iomem_addr[24]),
        .I4(iomem_addr[25]),
        .I5(p_8_in),
        .O(o_write_ack_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \o_write_message[15]_i_1 
       (.I0(\o_write_message[31]_i_2_n_0 ),
        .I1(mem_do_rinst_reg_0),
        .I2(iomem_ready06_out),
        .I3(iomem_wstrb[1]),
        .O(E[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \o_write_message[23]_i_1 
       (.I0(\o_write_message[31]_i_2_n_0 ),
        .I1(mem_do_rinst_reg_0),
        .I2(iomem_ready06_out),
        .I3(iomem_wstrb[2]),
        .O(E[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \o_write_message[31]_i_1 
       (.I0(\o_write_message[31]_i_2_n_0 ),
        .I1(mem_do_rinst_reg_0),
        .I2(iomem_ready06_out),
        .I3(iomem_wstrb[3]),
        .O(E[3]));
  LUT6 #(
    .INIT(64'h0100000400000000)) 
    \o_write_message[31]_i_2 
       (.I0(\gpio[1]_i_5_n_0 ),
        .I1(iomem_addr[26]),
        .I2(iomem_addr[27]),
        .I3(iomem_addr[24]),
        .I4(iomem_addr[25]),
        .I5(p_8_in),
        .O(\o_write_message[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \o_write_message[31]_i_3 
       (.I0(p_8_in),
        .I1(iomem_addr[25]),
        .I2(iomem_addr[24]),
        .I3(iomem_addr[27]),
        .I4(iomem_addr[26]),
        .I5(\gpio[1]_i_5_n_0 ),
        .O(iomem_ready06_out));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \o_write_message[7]_i_1 
       (.I0(\o_write_message[31]_i_2_n_0 ),
        .I1(mem_do_rinst_reg_0),
        .I2(iomem_ready06_out),
        .I3(iomem_wstrb[0]),
        .O(E[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_block_reg_0_bram_0_i_2
       (.I0(\mem_addr_reg_n_0_[16] ),
        .I1(\mem_addr_reg_n_0_[15] ),
        .I2(\mem_addr_reg_n_0_[14] ),
        .O(\mem_addr_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_block_reg_0_bram_0_i_4
       (.I0(ram_ready0),
        .I1(iomem_wstrb[0]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_block_reg_0_bram_1_i_2
       (.I0(\mem_addr_reg_n_0_[15] ),
        .I1(\mem_addr_reg_n_0_[16] ),
        .I2(\mem_addr_reg_n_0_[14] ),
        .O(\mem_addr_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_block_reg_0_bram_1_i_4
       (.I0(\mem_addr_reg_n_0_[14] ),
        .I1(\mem_addr_reg_n_0_[16] ),
        .I2(\mem_addr_reg_n_0_[15] ),
        .O(\mem_addr_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_block_reg_0_bram_1_i_6
       (.I0(ram_ready0),
        .I1(iomem_wstrb[0]),
        .I2(\mem_addr_reg_n_0_[15] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[14] ),
        .O(\mem_wstrb_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_block_reg_0_bram_2_i_2
       (.I0(\mem_addr_reg_n_0_[14] ),
        .I1(\mem_addr_reg_n_0_[16] ),
        .I2(\mem_addr_reg_n_0_[15] ),
        .O(\mem_addr_reg[14]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_block_reg_0_bram_2_i_4
       (.I0(\mem_addr_reg_n_0_[15] ),
        .I1(\mem_addr_reg_n_0_[16] ),
        .I2(\mem_addr_reg_n_0_[14] ),
        .O(\mem_addr_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_block_reg_0_bram_2_i_6
       (.I0(ram_ready0),
        .I1(iomem_wstrb[0]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[15] ),
        .O(\mem_wstrb_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ram_block_reg_0_bram_3_i_2
       (.I0(\mem_addr_reg_n_0_[14] ),
        .I1(\mem_addr_reg_n_0_[15] ),
        .I2(\mem_addr_reg_n_0_[16] ),
        .O(\mem_addr_reg[14]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_block_reg_0_bram_3_i_4
       (.I0(\mem_addr_reg_n_0_[16] ),
        .I1(\mem_addr_reg_n_0_[15] ),
        .I2(\mem_addr_reg_n_0_[14] ),
        .O(\mem_addr_reg[16]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ram_block_reg_0_bram_3_i_6
       (.I0(ram_ready0),
        .I1(iomem_wstrb[0]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_block_reg_0_bram_4_i_2
       (.I0(\mem_addr_reg_n_0_[14] ),
        .I1(\mem_addr_reg_n_0_[15] ),
        .I2(\mem_addr_reg_n_0_[16] ),
        .O(\mem_addr_reg[14]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_block_reg_0_bram_4_i_4
       (.I0(\mem_addr_reg_n_0_[16] ),
        .I1(\mem_addr_reg_n_0_[15] ),
        .I2(\mem_addr_reg_n_0_[14] ),
        .O(\mem_addr_reg[16]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_block_reg_0_bram_4_i_6
       (.I0(ram_ready0),
        .I1(iomem_wstrb[0]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ram_block_reg_0_bram_5_i_2
       (.I0(\mem_addr_reg_n_0_[14] ),
        .I1(\mem_addr_reg_n_0_[16] ),
        .I2(\mem_addr_reg_n_0_[15] ),
        .O(\mem_addr_reg[14]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_block_reg_0_bram_5_i_4
       (.I0(\mem_addr_reg_n_0_[15] ),
        .I1(\mem_addr_reg_n_0_[16] ),
        .I2(\mem_addr_reg_n_0_[14] ),
        .O(\mem_addr_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ram_block_reg_0_bram_5_i_6
       (.I0(ram_ready0),
        .I1(iomem_wstrb[0]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[15] ),
        .O(\mem_wstrb_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    ram_block_reg_0_bram_6_i_2
       (.I0(\mem_addr_reg_n_0_[14] ),
        .I1(\mem_addr_reg_n_0_[15] ),
        .I2(\mem_addr_reg_n_0_[16] ),
        .O(\mem_addr_reg[14]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_block_reg_0_bram_6_i_4
       (.I0(\mem_addr_reg_n_0_[16] ),
        .I1(\mem_addr_reg_n_0_[15] ),
        .I2(\mem_addr_reg_n_0_[14] ),
        .O(\mem_addr_reg[16]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    ram_block_reg_0_bram_6_i_6
       (.I0(ram_ready0),
        .I1(iomem_wstrb[0]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_block_reg_0_bram_7_i_2
       (.I0(\mem_addr_reg_n_0_[15] ),
        .I1(\mem_addr_reg_n_0_[16] ),
        .I2(\mem_addr_reg_n_0_[14] ),
        .O(\mem_addr_reg[15]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_block_reg_0_bram_7_i_4
       (.I0(\mem_addr_reg_n_0_[14] ),
        .I1(\mem_addr_reg_n_0_[16] ),
        .I2(\mem_addr_reg_n_0_[15] ),
        .O(\mem_addr_reg[14]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_block_reg_0_bram_7_i_6
       (.I0(ram_ready0),
        .I1(iomem_wstrb[0]),
        .I2(\mem_addr_reg_n_0_[15] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[14] ),
        .O(\mem_wstrb_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_block_reg_1_bram_0_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[1]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_block_reg_1_bram_1_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[1]),
        .I2(\mem_addr_reg_n_0_[15] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[14] ),
        .O(\mem_wstrb_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_block_reg_1_bram_2_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[1]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[15] ),
        .O(\mem_wstrb_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ram_block_reg_1_bram_3_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[1]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_block_reg_1_bram_4_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[1]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ram_block_reg_1_bram_5_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[1]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[15] ),
        .O(\mem_wstrb_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    ram_block_reg_1_bram_6_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[1]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_block_reg_1_bram_7_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[1]),
        .I2(\mem_addr_reg_n_0_[15] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[14] ),
        .O(\mem_wstrb_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_block_reg_2_bram_0_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[2]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[2]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_block_reg_2_bram_1_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[2]),
        .I2(\mem_addr_reg_n_0_[15] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[14] ),
        .O(\mem_wstrb_reg[2]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_block_reg_2_bram_2_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[2]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[15] ),
        .O(\mem_wstrb_reg[2]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ram_block_reg_2_bram_3_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[2]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[2]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_block_reg_2_bram_4_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[2]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ram_block_reg_2_bram_5_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[2]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[15] ),
        .O(\mem_wstrb_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    ram_block_reg_2_bram_6_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[2]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_block_reg_2_bram_7_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[2]),
        .I2(\mem_addr_reg_n_0_[15] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[14] ),
        .O(\mem_wstrb_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_block_reg_3_bram_0_i_10
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(Q[30]),
        .O(DINBDIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_block_reg_3_bram_0_i_11
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(Q[29]),
        .O(DINBDIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_block_reg_3_bram_0_i_12
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(Q[28]),
        .O(DINBDIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_block_reg_3_bram_0_i_13
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(Q[27]),
        .O(DINBDIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_block_reg_3_bram_0_i_14
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(Q[26]),
        .O(DINBDIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_block_reg_3_bram_0_i_15
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(Q[25]),
        .O(DINBDIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_block_reg_3_bram_0_i_16
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(Q[24]),
        .O(DINBDIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_block_reg_3_bram_0_i_18
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[3]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_block_reg_3_bram_0_i_9
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(Q[31]),
        .O(DINBDIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_block_reg_3_bram_1_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(\mem_addr_reg_n_0_[15] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[14] ),
        .O(\mem_wstrb_reg[3]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_block_reg_3_bram_2_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[15] ),
        .O(\mem_wstrb_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ram_block_reg_3_bram_3_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ram_block_reg_3_bram_4_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ram_block_reg_3_bram_5_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[15] ),
        .O(\mem_wstrb_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    ram_block_reg_3_bram_6_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(\mem_addr_reg_n_0_[14] ),
        .I3(\mem_addr_reg_n_0_[15] ),
        .I4(\mem_addr_reg_n_0_[16] ),
        .O(\mem_wstrb_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_block_reg_3_bram_7_i_2
       (.I0(ram_ready0),
        .I1(iomem_wstrb[3]),
        .I2(\mem_addr_reg_n_0_[15] ),
        .I3(\mem_addr_reg_n_0_[16] ),
        .I4(\mem_addr_reg_n_0_[14] ),
        .O(\mem_wstrb_reg[3]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    ram_ready_i_1
       (.I0(ram_ready),
        .I1(ram_ready_i_2_n_0),
        .I2(ram_ready_i_3_n_0),
        .O(ram_ready0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_ready_i_2
       (.I0(ram_ready_i_4_n_0),
        .I1(\mem_addr_reg_n_0_[19] ),
        .I2(\mem_addr_reg_n_0_[18] ),
        .I3(\mem_addr_reg_n_0_[17] ),
        .I4(mem_valid),
        .I5(iomem_addr[24]),
        .O(ram_ready_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_ready_i_3
       (.I0(\mem_rdata_q[31]_i_19_n_0 ),
        .I1(iomem_addr[29]),
        .I2(iomem_addr[28]),
        .I3(iomem_addr[31]),
        .I4(iomem_addr[30]),
        .I5(iomem_addr[25]),
        .O(ram_ready_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_ready_i_4
       (.I0(\mem_addr_reg_n_0_[23] ),
        .I1(\mem_addr_reg_n_0_[22] ),
        .I2(\mem_addr_reg_n_0_[21] ),
        .I3(\mem_addr_reg_n_0_[20] ),
        .O(ram_ready_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    recv_buf_valid_i_2
       (.I0(iomem_wstrb[2]),
        .I1(iomem_wstrb[3]),
        .I2(iomem_wstrb[0]),
        .I3(iomem_wstrb[1]),
        .I4(\mem_addr_reg[13]_0 [0]),
        .I5(\mem_addr_reg[13]_0 [1]),
        .O(\mem_wstrb_reg[2]_8 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_2 
       (.I0(current_pc[16]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_rs1__0[1]),
        .O(\reg_next_pc[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_3 
       (.I0(current_pc[15]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_rs1__0[0]),
        .O(\reg_next_pc[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_4 
       (.I0(current_pc[14]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[14]),
        .O(\reg_next_pc[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_5 
       (.I0(current_pc[13]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[13]),
        .O(\reg_next_pc[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_6 
       (.I0(current_pc[12]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[12]),
        .O(\reg_next_pc[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_7 
       (.I0(current_pc[11]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[11]),
        .O(\reg_next_pc[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_8 
       (.I0(current_pc[10]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[10]),
        .O(\reg_next_pc[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[16]_i_9 
       (.I0(current_pc[9]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[9]),
        .O(\reg_next_pc[16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[1]_i_1 
       (.I0(current_pc[1]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[1]),
        .O(reg_next_pc1_in[1]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_2 
       (.I0(current_pc[24]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_3 
       (.I0(current_pc[23]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_4 
       (.I0(current_pc[22]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_5 
       (.I0(current_pc[21]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_6 
       (.I0(current_pc[20]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_7 
       (.I0(current_pc[19]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_rs1__0[4]),
        .O(\reg_next_pc[24]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_8 
       (.I0(current_pc[18]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_rs1__0[3]),
        .O(\reg_next_pc[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[24]_i_9 
       (.I0(current_pc[17]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_rs1__0[2]),
        .O(\reg_next_pc[24]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[31]_i_2 
       (.I0(decoded_imm_j[25]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(current_pc[31]),
        .O(\reg_next_pc[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[31]_i_3 
       (.I0(current_pc[30]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[31]_i_4 
       (.I0(current_pc[29]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[31]_i_5 
       (.I0(current_pc[28]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[31]_i_6 
       (.I0(current_pc[27]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[31]_i_7 
       (.I0(current_pc[26]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[31]_i_8 
       (.I0(current_pc[25]),
        .I1(decoded_imm_j[25]),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .O(\reg_next_pc[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_2 
       (.I0(current_pc[8]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[8]),
        .O(\reg_next_pc[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_3 
       (.I0(current_pc[7]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[7]),
        .O(\reg_next_pc[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_4 
       (.I0(current_pc[6]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[6]),
        .O(\reg_next_pc[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_5 
       (.I0(current_pc[5]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[5]),
        .O(\reg_next_pc[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_6 
       (.I0(current_pc[4]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[4]),
        .O(\reg_next_pc[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_7 
       (.I0(current_pc[3]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[3]),
        .O(\reg_next_pc[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5A9A)) 
    \reg_next_pc[8]_i_8 
       (.I0(current_pc[2]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .I3(decoded_imm_j[2]),
        .O(\reg_next_pc[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_next_pc[8]_i_9 
       (.I0(current_pc[1]),
        .I1(decoder_trigger_reg_n_0),
        .I2(instr_jal),
        .I3(decoded_imm_j[1]),
        .O(\reg_next_pc[8]_i_9_n_0 ));
  FDRE \reg_next_pc_reg[10] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[10]),
        .Q(\reg_next_pc_reg_n_0_[10] ),
        .R(SS));
  FDRE \reg_next_pc_reg[11] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[11]),
        .Q(\reg_next_pc_reg_n_0_[11] ),
        .R(SS));
  FDRE \reg_next_pc_reg[12] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[12]),
        .Q(\reg_next_pc_reg_n_0_[12] ),
        .R(SS));
  FDRE \reg_next_pc_reg[13] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[13]),
        .Q(\reg_next_pc_reg_n_0_[13] ),
        .R(SS));
  FDRE \reg_next_pc_reg[14] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[14]),
        .Q(\reg_next_pc_reg_n_0_[14] ),
        .R(SS));
  FDRE \reg_next_pc_reg[15] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[15]),
        .Q(\reg_next_pc_reg_n_0_[15] ),
        .R(SS));
  FDRE \reg_next_pc_reg[16] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[16]),
        .Q(\reg_next_pc_reg_n_0_[16] ),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \reg_next_pc_reg[16]_i_1 
       (.CI(\reg_next_pc_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\reg_next_pc_reg[16]_i_1_n_0 ,\reg_next_pc_reg[16]_i_1_n_1 ,\reg_next_pc_reg[16]_i_1_n_2 ,\reg_next_pc_reg[16]_i_1_n_3 ,\reg_next_pc_reg[16]_i_1_n_4 ,\reg_next_pc_reg[16]_i_1_n_5 ,\reg_next_pc_reg[16]_i_1_n_6 ,\reg_next_pc_reg[16]_i_1_n_7 }),
        .DI(current_pc[16:9]),
        .O(reg_next_pc1_in[16:9]),
        .S({\reg_next_pc[16]_i_2_n_0 ,\reg_next_pc[16]_i_3_n_0 ,\reg_next_pc[16]_i_4_n_0 ,\reg_next_pc[16]_i_5_n_0 ,\reg_next_pc[16]_i_6_n_0 ,\reg_next_pc[16]_i_7_n_0 ,\reg_next_pc[16]_i_8_n_0 ,\reg_next_pc[16]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[17] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[17]),
        .Q(\reg_next_pc_reg_n_0_[17] ),
        .R(SS));
  FDRE \reg_next_pc_reg[18] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[18]),
        .Q(\reg_next_pc_reg_n_0_[18] ),
        .R(SS));
  FDRE \reg_next_pc_reg[19] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[19]),
        .Q(\reg_next_pc_reg_n_0_[19] ),
        .R(SS));
  FDRE \reg_next_pc_reg[1] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[1]),
        .Q(\reg_next_pc_reg_n_0_[1] ),
        .R(SS));
  FDRE \reg_next_pc_reg[20] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[20]),
        .Q(\reg_next_pc_reg_n_0_[20] ),
        .R(SS));
  FDRE \reg_next_pc_reg[21] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[21]),
        .Q(\reg_next_pc_reg_n_0_[21] ),
        .R(SS));
  FDRE \reg_next_pc_reg[22] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[22]),
        .Q(\reg_next_pc_reg_n_0_[22] ),
        .R(SS));
  FDRE \reg_next_pc_reg[23] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[23]),
        .Q(\reg_next_pc_reg_n_0_[23] ),
        .R(SS));
  FDRE \reg_next_pc_reg[24] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[24]),
        .Q(\reg_next_pc_reg_n_0_[24] ),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \reg_next_pc_reg[24]_i_1 
       (.CI(\reg_next_pc_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\reg_next_pc_reg[24]_i_1_n_0 ,\reg_next_pc_reg[24]_i_1_n_1 ,\reg_next_pc_reg[24]_i_1_n_2 ,\reg_next_pc_reg[24]_i_1_n_3 ,\reg_next_pc_reg[24]_i_1_n_4 ,\reg_next_pc_reg[24]_i_1_n_5 ,\reg_next_pc_reg[24]_i_1_n_6 ,\reg_next_pc_reg[24]_i_1_n_7 }),
        .DI(current_pc[24:17]),
        .O(reg_next_pc1_in[24:17]),
        .S({\reg_next_pc[24]_i_2_n_0 ,\reg_next_pc[24]_i_3_n_0 ,\reg_next_pc[24]_i_4_n_0 ,\reg_next_pc[24]_i_5_n_0 ,\reg_next_pc[24]_i_6_n_0 ,\reg_next_pc[24]_i_7_n_0 ,\reg_next_pc[24]_i_8_n_0 ,\reg_next_pc[24]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[25] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[25]),
        .Q(\reg_next_pc_reg_n_0_[25] ),
        .R(SS));
  FDRE \reg_next_pc_reg[26] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[26]),
        .Q(\reg_next_pc_reg_n_0_[26] ),
        .R(SS));
  FDRE \reg_next_pc_reg[27] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[27]),
        .Q(\reg_next_pc_reg_n_0_[27] ),
        .R(SS));
  FDRE \reg_next_pc_reg[28] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[28]),
        .Q(\reg_next_pc_reg_n_0_[28] ),
        .R(SS));
  FDRE \reg_next_pc_reg[29] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[29]),
        .Q(\reg_next_pc_reg_n_0_[29] ),
        .R(SS));
  FDRE \reg_next_pc_reg[2] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[2]),
        .Q(\reg_next_pc_reg_n_0_[2] ),
        .R(SS));
  FDRE \reg_next_pc_reg[30] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[30]),
        .Q(\reg_next_pc_reg_n_0_[30] ),
        .R(SS));
  FDRE \reg_next_pc_reg[31] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[31]),
        .Q(\reg_next_pc_reg_n_0_[31] ),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \reg_next_pc_reg[31]_i_1 
       (.CI(\reg_next_pc_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_reg_next_pc_reg[31]_i_1_CO_UNCONNECTED [7:6],\reg_next_pc_reg[31]_i_1_n_2 ,\reg_next_pc_reg[31]_i_1_n_3 ,\reg_next_pc_reg[31]_i_1_n_4 ,\reg_next_pc_reg[31]_i_1_n_5 ,\reg_next_pc_reg[31]_i_1_n_6 ,\reg_next_pc_reg[31]_i_1_n_7 }),
        .DI({1'b0,1'b0,current_pc[30:25]}),
        .O({\NLW_reg_next_pc_reg[31]_i_1_O_UNCONNECTED [7],reg_next_pc1_in[31:25]}),
        .S({1'b0,\reg_next_pc[31]_i_2_n_0 ,\reg_next_pc[31]_i_3_n_0 ,\reg_next_pc[31]_i_4_n_0 ,\reg_next_pc[31]_i_5_n_0 ,\reg_next_pc[31]_i_6_n_0 ,\reg_next_pc[31]_i_7_n_0 ,\reg_next_pc[31]_i_8_n_0 }));
  FDRE \reg_next_pc_reg[3] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[3]),
        .Q(\reg_next_pc_reg_n_0_[3] ),
        .R(SS));
  FDRE \reg_next_pc_reg[4] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[4]),
        .Q(\reg_next_pc_reg_n_0_[4] ),
        .R(SS));
  FDRE \reg_next_pc_reg[5] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[5]),
        .Q(\reg_next_pc_reg_n_0_[5] ),
        .R(SS));
  FDRE \reg_next_pc_reg[6] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[6]),
        .Q(\reg_next_pc_reg_n_0_[6] ),
        .R(SS));
  FDRE \reg_next_pc_reg[7] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[7]),
        .Q(\reg_next_pc_reg_n_0_[7] ),
        .R(SS));
  FDRE \reg_next_pc_reg[8] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[8]),
        .Q(\reg_next_pc_reg_n_0_[8] ),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \reg_next_pc_reg[8]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\reg_next_pc_reg[8]_i_1_n_0 ,\reg_next_pc_reg[8]_i_1_n_1 ,\reg_next_pc_reg[8]_i_1_n_2 ,\reg_next_pc_reg[8]_i_1_n_3 ,\reg_next_pc_reg[8]_i_1_n_4 ,\reg_next_pc_reg[8]_i_1_n_5 ,\reg_next_pc_reg[8]_i_1_n_6 ,\reg_next_pc_reg[8]_i_1_n_7 }),
        .DI(current_pc[8:1]),
        .O({reg_next_pc1_in[8:2],\NLW_reg_next_pc_reg[8]_i_1_O_UNCONNECTED [0]}),
        .S({\reg_next_pc[8]_i_2_n_0 ,\reg_next_pc[8]_i_3_n_0 ,\reg_next_pc[8]_i_4_n_0 ,\reg_next_pc[8]_i_5_n_0 ,\reg_next_pc[8]_i_6_n_0 ,\reg_next_pc[8]_i_7_n_0 ,\reg_next_pc[8]_i_8_n_0 ,\reg_next_pc[8]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[9] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(reg_next_pc1_in[9]),
        .Q(\reg_next_pc_reg_n_0_[9] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \reg_op1[0]_i_1 
       (.I0(\reg_op1[3]_i_3_n_0 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .I4(\reg_op1[0]_i_2_n_0 ),
        .O(\reg_op1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888888F8)) 
    \reg_op1[0]_i_2 
       (.I0(reg_out1[0]),
        .I1(\reg_op1[31]_i_11_n_0 ),
        .I2(\reg_op1_reg[7]_i_4_n_15 ),
        .I3(\cpu_state_reg_n_0_[2] ),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(\reg_op1[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[10]_i_1 
       (.I0(\reg_op1[10]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[10]_i_3_n_0 ),
        .O(\reg_op1[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[10]_i_2 
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[11] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[10]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_13 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[10]),
        .I4(\reg_pc_reg_n_0_[10] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[11]_i_1 
       (.I0(\reg_op1[11]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[15] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[7] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[11]_i_3_n_0 ),
        .O(\reg_op1[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[11]_i_2 
       (.I0(\reg_op1_reg_n_0_[10] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[12] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[11]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_12 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[11]),
        .I4(\reg_pc_reg_n_0_[11] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[12]_i_1 
       (.I0(\reg_op1[12]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[16] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[12]_i_3_n_0 ),
        .O(\reg_op1[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[12]_i_2 
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[13] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[12]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_11 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[12]),
        .I4(\reg_pc_reg_n_0_[12] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[13]_i_1 
       (.I0(\reg_op1[13]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[13]_i_3_n_0 ),
        .O(\reg_op1[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[13]_i_2 
       (.I0(\reg_op1_reg_n_0_[12] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[14] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[13]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_10 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[13]),
        .I4(\reg_pc_reg_n_0_[13] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[14]_i_1 
       (.I0(\reg_op1[14]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[18] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[14]_i_3_n_0 ),
        .O(\reg_op1[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[14]_i_2 
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[15] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[14]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_9 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[14]),
        .I4(\reg_pc_reg_n_0_[14] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[15]_i_1 
       (.I0(\reg_op1[15]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[11] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[15]_i_3_n_0 ),
        .O(\reg_op1[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_10 
       (.I0(\reg_op1_reg_n_0_[10] ),
        .I1(\decoded_imm_reg_n_0_[10] ),
        .O(\reg_op1[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_11 
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\decoded_imm_reg_n_0_[9] ),
        .O(\reg_op1[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_12 
       (.I0(\reg_op1_reg_n_0_[8] ),
        .I1(\decoded_imm_reg_n_0_[8] ),
        .O(\reg_op1[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[15]_i_2 
       (.I0(\reg_op1_reg_n_0_[14] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[16] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[15]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_8 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[15]),
        .I4(\reg_pc_reg_n_0_[15] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_5 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\decoded_imm_reg_n_0_[15] ),
        .O(\reg_op1[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_6 
       (.I0(\reg_op1_reg_n_0_[14] ),
        .I1(\decoded_imm_reg_n_0_[14] ),
        .O(\reg_op1[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_7 
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\decoded_imm_reg_n_0_[13] ),
        .O(\reg_op1[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_8 
       (.I0(\reg_op1_reg_n_0_[12] ),
        .I1(\decoded_imm_reg_n_0_[12] ),
        .O(\reg_op1[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[15]_i_9 
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(\decoded_imm_reg_n_0_[11] ),
        .O(\reg_op1[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[16]_i_1 
       (.I0(\reg_op1[16]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[16]_i_3_n_0 ),
        .O(\reg_op1[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[16]_i_2 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[17] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[16]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_15 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[16]),
        .I4(\reg_pc_reg_n_0_[16] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[17]_i_1 
       (.I0(\reg_op1[17]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[21] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[13] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[17]_i_3_n_0 ),
        .O(\reg_op1[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[17]_i_2 
       (.I0(\reg_op1_reg_n_0_[16] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[18] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[17]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_14 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[17]),
        .I4(\reg_pc_reg_n_0_[17] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[18]_i_1 
       (.I0(\reg_op1[18]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[22] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[14] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[18]_i_3_n_0 ),
        .O(\reg_op1[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[18]_i_2 
       (.I0(\reg_op1_reg_n_0_[17] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[19] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[18]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_13 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[18]),
        .I4(\reg_pc_reg_n_0_[18] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[19]_i_1 
       (.I0(\reg_op1[19]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[15] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[19]_i_3_n_0 ),
        .O(\reg_op1[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[19]_i_2 
       (.I0(\reg_op1_reg_n_0_[18] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[20] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[19]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_12 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[19]),
        .I4(\reg_pc_reg_n_0_[19] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[1]_i_1 
       (.I0(\reg_op1[1]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[0] ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .I4(\reg_op1[3]_i_3_n_0 ),
        .I5(\reg_op1[1]_i_3_n_0 ),
        .O(\reg_op1[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888888F8)) 
    \reg_op1[1]_i_2 
       (.I0(reg_out1[1]),
        .I1(\reg_op1[31]_i_11_n_0 ),
        .I2(\reg_op1_reg[7]_i_4_n_14 ),
        .I3(\cpu_state_reg_n_0_[2] ),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(\reg_op1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_op1[1]_i_3 
       (.I0(\reg_pc_reg_n_0_[1] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(is_lui_auipc_jal),
        .I3(instr_lui),
        .I4(\reg_op1_reg_n_0_[5] ),
        .I5(\reg_op1[27]_i_3_n_0 ),
        .O(\reg_op1[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[20]_i_1 
       (.I0(\reg_op1[20]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[24] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[20]_i_3_n_0 ),
        .O(\reg_op1[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[20]_i_2 
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[21] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[20]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_11 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[20]),
        .I4(\reg_pc_reg_n_0_[20] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[21]_i_1 
       (.I0(\reg_op1[21]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[25] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[17] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[21]_i_3_n_0 ),
        .O(\reg_op1[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[21]_i_2 
       (.I0(\reg_op1_reg_n_0_[20] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[22] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[21]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_10 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[21]),
        .I4(\reg_pc_reg_n_0_[21] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[22]_i_1 
       (.I0(\reg_op1[22]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[26] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[22]_i_3_n_0 ),
        .O(\reg_op1[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[22]_i_2 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[23] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[22]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_9 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[22]),
        .I4(\reg_pc_reg_n_0_[22] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[23]_i_1 
       (.I0(\reg_op1[23]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[27] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[19] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[23]_i_3_n_0 ),
        .O(\reg_op1[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_10 
       (.I0(\reg_op1_reg_n_0_[18] ),
        .I1(\decoded_imm_reg_n_0_[18] ),
        .O(\reg_op1[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_11 
       (.I0(\reg_op1_reg_n_0_[17] ),
        .I1(\decoded_imm_reg_n_0_[17] ),
        .O(\reg_op1[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_12 
       (.I0(\reg_op1_reg_n_0_[16] ),
        .I1(\decoded_imm_reg_n_0_[16] ),
        .O(\reg_op1[23]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[23]_i_2 
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[24] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[23]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[23]_i_4_n_8 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[23]),
        .I4(\reg_pc_reg_n_0_[23] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_5 
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\decoded_imm_reg_n_0_[23] ),
        .O(\reg_op1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_6 
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\decoded_imm_reg_n_0_[22] ),
        .O(\reg_op1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_7 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\decoded_imm_reg_n_0_[21] ),
        .O(\reg_op1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_8 
       (.I0(\reg_op1_reg_n_0_[20] ),
        .I1(\decoded_imm_reg_n_0_[20] ),
        .O(\reg_op1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_9 
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\decoded_imm_reg_n_0_[19] ),
        .O(\reg_op1[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[24]_i_1 
       (.I0(\reg_op1[24]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[28] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[24]_i_3_n_0 ),
        .O(\reg_op1[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[24]_i_2 
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[25] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[24]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[31]_i_10_n_15 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[24]),
        .I4(\reg_pc_reg_n_0_[24] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[25]_i_1 
       (.I0(\reg_op1[25]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[21] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[25]_i_3_n_0 ),
        .O(\reg_op1[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[25]_i_2 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[26] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[25]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[31]_i_10_n_14 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[25]),
        .I4(\reg_pc_reg_n_0_[25] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[26]_i_1 
       (.I0(\reg_op1[26]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[26]_i_3_n_0 ),
        .O(\reg_op1[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[26]_i_2 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[27] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[26]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[31]_i_10_n_13 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[26]),
        .I4(\reg_pc_reg_n_0_[26] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[27]_i_1 
       (.I0(\reg_op1[27]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[23] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[27]_i_4_n_0 ),
        .O(\reg_op1[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[27]_i_2 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[28] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \reg_op1[27]_i_3 
       (.I0(\reg_sh_reg_n_0_[2] ),
        .I1(\reg_sh_reg_n_0_[3] ),
        .I2(\reg_sh_reg_n_0_[4] ),
        .I3(\cpu_state_reg_n_0_[2] ),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(\reg_op1[29]_i_5_n_0 ),
        .O(\reg_op1[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[27]_i_4 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[31]_i_10_n_12 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[27]),
        .I4(\reg_pc_reg_n_0_[27] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \reg_op1[28]_i_1 
       (.I0(\reg_op1[28]_i_2_n_0 ),
        .I1(\reg_op1[28]_i_3_n_0 ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[27] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1_reg_n_0_[24] ),
        .O(\reg_op1[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2030200020002000)) 
    \reg_op1[28]_i_2 
       (.I0(\reg_op1[29]_i_4_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(\reg_op1[31]_i_12_n_0 ),
        .I4(\reg_op1[29]_i_5_n_0 ),
        .I5(\reg_op1_reg_n_0_[29] ),
        .O(\reg_op1[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[28]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[31]_i_10_n_11 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[28]),
        .I4(\reg_pc_reg_n_0_[28] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \reg_op1[29]_i_1 
       (.I0(\reg_op1[29]_i_2_n_0 ),
        .I1(\reg_op1[29]_i_3_n_0 ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1_reg_n_0_[25] ),
        .O(\reg_op1[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2030200020002000)) 
    \reg_op1[29]_i_2 
       (.I0(\reg_op1[29]_i_4_n_0 ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(\reg_op1[31]_i_12_n_0 ),
        .I4(\reg_op1[29]_i_5_n_0 ),
        .I5(\reg_op1_reg_n_0_[30] ),
        .O(\reg_op1[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[29]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[31]_i_10_n_10 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[29]),
        .I4(\reg_pc_reg_n_0_[29] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_op1[29]_i_4 
       (.I0(instr_sra),
        .I1(instr_srai),
        .I2(\reg_op1_reg_n_0_[31] ),
        .O(\reg_op1[29]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_op1[29]_i_5 
       (.I0(instr_srl),
        .I1(instr_srli),
        .I2(instr_sra),
        .I3(instr_srai),
        .O(\reg_op1[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[2]_i_1 
       (.I0(\reg_op1[2]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .I4(\reg_op1[3]_i_3_n_0 ),
        .I5(\reg_op1[2]_i_3_n_0 ),
        .O(\reg_op1[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888888F8)) 
    \reg_op1[2]_i_2 
       (.I0(reg_out1[2]),
        .I1(\reg_op1[31]_i_11_n_0 ),
        .I2(\reg_op1_reg[7]_i_4_n_13 ),
        .I3(\cpu_state_reg_n_0_[2] ),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(\reg_op1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_op1[2]_i_3 
       (.I0(\reg_pc_reg_n_0_[2] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(is_lui_auipc_jal),
        .I3(instr_lui),
        .I4(\reg_op1_reg_n_0_[6] ),
        .I5(\reg_op1[27]_i_3_n_0 ),
        .O(\reg_op1[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \reg_op1[30]_i_1 
       (.I0(\reg_op1[30]_i_2_n_0 ),
        .I1(\reg_op1[30]_i_3_n_0 ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[29] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1_reg_n_0_[26] ),
        .O(\reg_op1[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F88888888888)) 
    \reg_op1[30]_i_2 
       (.I0(reg_out1[30]),
        .I1(\reg_op1[31]_i_11_n_0 ),
        .I2(\reg_op1[30]_i_4_n_0 ),
        .I3(instr_srl),
        .I4(instr_srli),
        .I5(\reg_op1_reg_n_0_[31] ),
        .O(\reg_op1[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF10FF10FF10)) 
    \reg_op1[30]_i_3 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_op1_reg[31]_i_10_n_9 ),
        .I3(\reg_op1[30]_i_5_n_0 ),
        .I4(\reg_pc_reg_n_0_[30] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \reg_op1[30]_i_4 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_sh_reg_n_0_[4] ),
        .I3(\reg_sh_reg_n_0_[3] ),
        .I4(\reg_sh_reg_n_0_[2] ),
        .O(\reg_op1[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00A80000)) 
    \reg_op1[30]_i_5 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(instr_srai),
        .I2(instr_sra),
        .I3(\cpu_state_reg_n_0_[5] ),
        .I4(\cpu_state_reg_n_0_[2] ),
        .O(\reg_op1[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \reg_op1[30]_i_6 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(is_lui_auipc_jal),
        .I2(instr_lui),
        .O(\reg_op1[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0400AE00)) 
    \reg_op1[31]_i_1 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(mem_do_wdata),
        .I3(\reg_op1[31]_i_3_n_0 ),
        .I4(mem_do_rdata),
        .I5(\reg_op1[31]_i_4_n_0 ),
        .O(\reg_op1[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \reg_op1[31]_i_11 
       (.I0(\reg_op1[31]_i_21_n_0 ),
        .I1(decoded_rs1__0[3]),
        .I2(decoded_rs1__0[4]),
        .I3(decoded_rs1__0[2]),
        .I4(decoded_rs1__0[1]),
        .I5(decoded_rs1__0[0]),
        .O(\reg_op1[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \reg_op1[31]_i_12 
       (.I0(\reg_sh_reg_n_0_[2] ),
        .I1(\reg_sh_reg_n_0_[3] ),
        .I2(\reg_sh_reg_n_0_[4] ),
        .O(\reg_op1[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_13 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(\decoded_imm_reg_n_0_[31] ),
        .O(\reg_op1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_14 
       (.I0(\reg_op1_reg_n_0_[30] ),
        .I1(\decoded_imm_reg_n_0_[30] ),
        .O(\reg_op1[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_15 
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\decoded_imm_reg_n_0_[29] ),
        .O(\reg_op1[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_16 
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\decoded_imm_reg_n_0_[28] ),
        .O(\reg_op1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_17 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\decoded_imm_reg_n_0_[27] ),
        .O(\reg_op1[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_18 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\decoded_imm_reg_n_0_[26] ),
        .O(\reg_op1[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_19 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\decoded_imm_reg_n_0_[25] ),
        .O(\reg_op1[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \reg_op1[31]_i_2 
       (.I0(\reg_op1[31]_i_5_n_0 ),
        .I1(\reg_op1[31]_i_6_n_0 ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[30] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1_reg_n_0_[27] ),
        .O(\reg_op1[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_20 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\decoded_imm_reg_n_0_[24] ),
        .O(\reg_op1[31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_op1[31]_i_21 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(is_lui_auipc_jal),
        .O(\reg_op1[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD55500000000)) 
    \reg_op1[31]_i_3 
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(\cpu_state[7]_i_13_n_0 ),
        .I2(mem_xfer),
        .I3(\mem_addr[31]_i_3_n_0 ),
        .I4(\cpu_state[7]_i_11_n_0 ),
        .I5(mem_do_rinst_reg_0),
        .O(\reg_op1[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0200020003000000)) 
    \reg_op1[31]_i_4 
       (.I0(\reg_op1[31]_i_9_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\cpu_state_reg_n_0_[1] ),
        .I3(mem_do_rinst_reg_0),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(\cpu_state_reg_n_0_[2] ),
        .O(\reg_op1[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E0E0FF00)) 
    \reg_op1[31]_i_5 
       (.I0(instr_sra),
        .I1(instr_srai),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op1_reg[31]_i_10_n_8 ),
        .I4(\cpu_state_reg_n_0_[2] ),
        .I5(\cpu_state_reg_n_0_[5] ),
        .O(\reg_op1[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_op1[31]_i_6 
       (.I0(\reg_pc_reg_n_0_[31] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(is_lui_auipc_jal),
        .I3(instr_lui),
        .I4(reg_out1[31]),
        .I5(\reg_op1[31]_i_11_n_0 ),
        .O(\reg_op1[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h04040400)) 
    \reg_op1[31]_i_7 
       (.I0(\reg_op1[31]_i_12_n_0 ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\reg_op1[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08080800)) 
    \reg_op1[31]_i_8 
       (.I0(\reg_op1[31]_i_12_n_0 ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\reg_op1[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_op1[31]_i_9 
       (.I0(\reg_sh_reg_n_0_[4] ),
        .I1(\reg_sh_reg_n_0_[3] ),
        .I2(\reg_sh_reg_n_0_[2] ),
        .I3(\reg_sh_reg_n_0_[1] ),
        .I4(\reg_sh_reg_n_0_[0] ),
        .O(\reg_op1[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[3]_i_1 
       (.I0(\reg_op1[3]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op1[31]_i_7_n_0 ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .I4(\reg_op1[3]_i_3_n_0 ),
        .I5(\reg_op1[3]_i_4_n_0 ),
        .O(\reg_op1[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888888F8)) 
    \reg_op1[3]_i_2 
       (.I0(reg_out1[3]),
        .I1(\reg_op1[31]_i_11_n_0 ),
        .I2(\reg_op1_reg[7]_i_4_n_12 ),
        .I3(\cpu_state_reg_n_0_[2] ),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(\reg_op1[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \reg_op1[3]_i_3 
       (.I0(\reg_op1[30]_i_4_n_0 ),
        .I1(instr_srai),
        .I2(instr_sra),
        .I3(instr_srli),
        .I4(instr_srl),
        .O(\reg_op1[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_op1[3]_i_4 
       (.I0(\reg_pc_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[5] ),
        .I2(is_lui_auipc_jal),
        .I3(instr_lui),
        .I4(\reg_op1_reg_n_0_[7] ),
        .I5(\reg_op1[27]_i_3_n_0 ),
        .O(\reg_op1[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[4]_i_1 
       (.I0(\reg_op1[4]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[0] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[4]_i_3_n_0 ),
        .O(\reg_op1[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[4]_i_2 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[5] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[4]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[7]_i_4_n_11 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[4]),
        .I4(\reg_pc_reg_n_0_[4] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[5]_i_1 
       (.I0(\reg_op1[5]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[5]_i_3_n_0 ),
        .O(\reg_op1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[5]_i_2 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[6] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[5]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[7]_i_4_n_10 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[5]),
        .I4(\reg_pc_reg_n_0_[5] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[6]_i_1 
       (.I0(\reg_op1[6]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[10] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[6]_i_3_n_0 ),
        .O(\reg_op1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[6]_i_2 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[7] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[6]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[7]_i_4_n_9 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[6]),
        .I4(\reg_pc_reg_n_0_[6] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[7]_i_1 
       (.I0(\reg_op1[7]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[7]_i_3_n_0 ),
        .O(\reg_op1[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_10 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(\decoded_imm_reg_n_0_[2] ),
        .O(\reg_op1[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_11 
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\decoded_imm_reg_n_0_[1] ),
        .O(\reg_op1[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_12 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\decoded_imm_reg_n_0_[0] ),
        .O(\reg_op1[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[7]_i_2 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[8] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[7]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[7]_i_4_n_8 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[7]),
        .I4(\reg_pc_reg_n_0_[7] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_5 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\decoded_imm_reg_n_0_[7] ),
        .O(\reg_op1[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_6 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\decoded_imm_reg_n_0_[6] ),
        .O(\reg_op1[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_7 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\decoded_imm_reg_n_0_[5] ),
        .O(\reg_op1[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_8 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\decoded_imm_reg_n_0_[4] ),
        .O(\reg_op1[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[7]_i_9 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\decoded_imm_reg_n_0_[3] ),
        .O(\reg_op1[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[8]_i_1 
       (.I0(\reg_op1[8]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[12] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[8]_i_3_n_0 ),
        .O(\reg_op1[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[8]_i_2 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[9] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[8]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_15 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[8]),
        .I4(\reg_pc_reg_n_0_[8] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \reg_op1[9]_i_1 
       (.I0(\reg_op1[9]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op1[27]_i_3_n_0 ),
        .I3(\reg_op1_reg_n_0_[5] ),
        .I4(\reg_op1[31]_i_8_n_0 ),
        .I5(\reg_op1[9]_i_3_n_0 ),
        .O(\reg_op1[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_op1[9]_i_2 
       (.I0(\reg_op1_reg_n_0_[8] ),
        .I1(\reg_op1[31]_i_7_n_0 ),
        .I2(\reg_op1_reg_n_0_[10] ),
        .I3(\reg_op1[3]_i_3_n_0 ),
        .O(\reg_op1[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_op1[9]_i_3 
       (.I0(decoder_pseudo_trigger_i_2_n_0),
        .I1(\reg_op1_reg[15]_i_4_n_14 ),
        .I2(\reg_op1[31]_i_11_n_0 ),
        .I3(reg_out1[9]),
        .I4(\reg_pc_reg_n_0_[9] ),
        .I5(\reg_op1[30]_i_6_n_0 ),
        .O(\reg_op1[9]_i_3_n_0 ));
  FDRE \reg_op1_reg[0] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[0]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_op1_reg[10] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[10]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_op1_reg[11] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[11]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_op1_reg[12] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[12]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_op1_reg[13] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[13]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_op1_reg[14] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[14]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_op1_reg[15] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[15]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[15] ),
        .R(1'b0));
  CARRY8 \reg_op1_reg[15]_i_4 
       (.CI(\reg_op1_reg[7]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\reg_op1_reg[15]_i_4_n_0 ,\reg_op1_reg[15]_i_4_n_1 ,\reg_op1_reg[15]_i_4_n_2 ,\reg_op1_reg[15]_i_4_n_3 ,\reg_op1_reg[15]_i_4_n_4 ,\reg_op1_reg[15]_i_4_n_5 ,\reg_op1_reg[15]_i_4_n_6 ,\reg_op1_reg[15]_i_4_n_7 }),
        .DI({\reg_op1_reg_n_0_[15] ,\reg_op1_reg_n_0_[14] ,\reg_op1_reg_n_0_[13] ,\reg_op1_reg_n_0_[12] ,\reg_op1_reg_n_0_[11] ,\reg_op1_reg_n_0_[10] ,\reg_op1_reg_n_0_[9] ,\reg_op1_reg_n_0_[8] }),
        .O({\reg_op1_reg[15]_i_4_n_8 ,\reg_op1_reg[15]_i_4_n_9 ,\reg_op1_reg[15]_i_4_n_10 ,\reg_op1_reg[15]_i_4_n_11 ,\reg_op1_reg[15]_i_4_n_12 ,\reg_op1_reg[15]_i_4_n_13 ,\reg_op1_reg[15]_i_4_n_14 ,\reg_op1_reg[15]_i_4_n_15 }),
        .S({\reg_op1[15]_i_5_n_0 ,\reg_op1[15]_i_6_n_0 ,\reg_op1[15]_i_7_n_0 ,\reg_op1[15]_i_8_n_0 ,\reg_op1[15]_i_9_n_0 ,\reg_op1[15]_i_10_n_0 ,\reg_op1[15]_i_11_n_0 ,\reg_op1[15]_i_12_n_0 }));
  FDRE \reg_op1_reg[16] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[16]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \reg_op1_reg[17] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[17]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \reg_op1_reg[18] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[18]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \reg_op1_reg[19] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[19]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \reg_op1_reg[1] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[1]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_op1_reg[20] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[20]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \reg_op1_reg[21] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[21]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \reg_op1_reg[22] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[22]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \reg_op1_reg[23] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[23]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[23] ),
        .R(1'b0));
  CARRY8 \reg_op1_reg[23]_i_4 
       (.CI(\reg_op1_reg[15]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\reg_op1_reg[23]_i_4_n_0 ,\reg_op1_reg[23]_i_4_n_1 ,\reg_op1_reg[23]_i_4_n_2 ,\reg_op1_reg[23]_i_4_n_3 ,\reg_op1_reg[23]_i_4_n_4 ,\reg_op1_reg[23]_i_4_n_5 ,\reg_op1_reg[23]_i_4_n_6 ,\reg_op1_reg[23]_i_4_n_7 }),
        .DI({\reg_op1_reg_n_0_[23] ,\reg_op1_reg_n_0_[22] ,\reg_op1_reg_n_0_[21] ,\reg_op1_reg_n_0_[20] ,\reg_op1_reg_n_0_[19] ,\reg_op1_reg_n_0_[18] ,\reg_op1_reg_n_0_[17] ,\reg_op1_reg_n_0_[16] }),
        .O({\reg_op1_reg[23]_i_4_n_8 ,\reg_op1_reg[23]_i_4_n_9 ,\reg_op1_reg[23]_i_4_n_10 ,\reg_op1_reg[23]_i_4_n_11 ,\reg_op1_reg[23]_i_4_n_12 ,\reg_op1_reg[23]_i_4_n_13 ,\reg_op1_reg[23]_i_4_n_14 ,\reg_op1_reg[23]_i_4_n_15 }),
        .S({\reg_op1[23]_i_5_n_0 ,\reg_op1[23]_i_6_n_0 ,\reg_op1[23]_i_7_n_0 ,\reg_op1[23]_i_8_n_0 ,\reg_op1[23]_i_9_n_0 ,\reg_op1[23]_i_10_n_0 ,\reg_op1[23]_i_11_n_0 ,\reg_op1[23]_i_12_n_0 }));
  FDRE \reg_op1_reg[24] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[24]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \reg_op1_reg[25] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[25]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \reg_op1_reg[26] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[26]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \reg_op1_reg[27] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[27]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \reg_op1_reg[28] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[28]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \reg_op1_reg[29] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[29]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \reg_op1_reg[2] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[2]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_op1_reg[30] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[30]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \reg_op1_reg[31] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[31]_i_2_n_0 ),
        .Q(\reg_op1_reg_n_0_[31] ),
        .R(1'b0));
  CARRY8 \reg_op1_reg[31]_i_10 
       (.CI(\reg_op1_reg[23]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_reg_op1_reg[31]_i_10_CO_UNCONNECTED [7],\reg_op1_reg[31]_i_10_n_1 ,\reg_op1_reg[31]_i_10_n_2 ,\reg_op1_reg[31]_i_10_n_3 ,\reg_op1_reg[31]_i_10_n_4 ,\reg_op1_reg[31]_i_10_n_5 ,\reg_op1_reg[31]_i_10_n_6 ,\reg_op1_reg[31]_i_10_n_7 }),
        .DI({1'b0,\reg_op1_reg_n_0_[30] ,\reg_op1_reg_n_0_[29] ,\reg_op1_reg_n_0_[28] ,\reg_op1_reg_n_0_[27] ,\reg_op1_reg_n_0_[26] ,\reg_op1_reg_n_0_[25] ,\reg_op1_reg_n_0_[24] }),
        .O({\reg_op1_reg[31]_i_10_n_8 ,\reg_op1_reg[31]_i_10_n_9 ,\reg_op1_reg[31]_i_10_n_10 ,\reg_op1_reg[31]_i_10_n_11 ,\reg_op1_reg[31]_i_10_n_12 ,\reg_op1_reg[31]_i_10_n_13 ,\reg_op1_reg[31]_i_10_n_14 ,\reg_op1_reg[31]_i_10_n_15 }),
        .S({\reg_op1[31]_i_13_n_0 ,\reg_op1[31]_i_14_n_0 ,\reg_op1[31]_i_15_n_0 ,\reg_op1[31]_i_16_n_0 ,\reg_op1[31]_i_17_n_0 ,\reg_op1[31]_i_18_n_0 ,\reg_op1[31]_i_19_n_0 ,\reg_op1[31]_i_20_n_0 }));
  FDRE \reg_op1_reg[3] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[3]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_op1_reg[4] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[4]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_op1_reg[5] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[5]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_op1_reg[6] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[6]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_op1_reg[7] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[7]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[7] ),
        .R(1'b0));
  CARRY8 \reg_op1_reg[7]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\reg_op1_reg[7]_i_4_n_0 ,\reg_op1_reg[7]_i_4_n_1 ,\reg_op1_reg[7]_i_4_n_2 ,\reg_op1_reg[7]_i_4_n_3 ,\reg_op1_reg[7]_i_4_n_4 ,\reg_op1_reg[7]_i_4_n_5 ,\reg_op1_reg[7]_i_4_n_6 ,\reg_op1_reg[7]_i_4_n_7 }),
        .DI({\reg_op1_reg_n_0_[7] ,\reg_op1_reg_n_0_[6] ,\reg_op1_reg_n_0_[5] ,\reg_op1_reg_n_0_[4] ,\reg_op1_reg_n_0_[3] ,\reg_op1_reg_n_0_[2] ,\reg_op1_reg_n_0_[1] ,\reg_op1_reg_n_0_[0] }),
        .O({\reg_op1_reg[7]_i_4_n_8 ,\reg_op1_reg[7]_i_4_n_9 ,\reg_op1_reg[7]_i_4_n_10 ,\reg_op1_reg[7]_i_4_n_11 ,\reg_op1_reg[7]_i_4_n_12 ,\reg_op1_reg[7]_i_4_n_13 ,\reg_op1_reg[7]_i_4_n_14 ,\reg_op1_reg[7]_i_4_n_15 }),
        .S({\reg_op1[7]_i_5_n_0 ,\reg_op1[7]_i_6_n_0 ,\reg_op1[7]_i_7_n_0 ,\reg_op1[7]_i_8_n_0 ,\reg_op1[7]_i_9_n_0 ,\reg_op1[7]_i_10_n_0 ,\reg_op1[7]_i_11_n_0 ,\reg_op1[7]_i_12_n_0 }));
  FDRE \reg_op1_reg[8] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[8]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_op1_reg[9] 
       (.C(clk),
        .CE(\reg_op1[31]_i_1_n_0 ),
        .D(\reg_op1[9]_i_1_n_0 ),
        .Q(\reg_op1_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[0]_i_1 
       (.I0(\decoded_imm_reg_n_0_[0] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[0]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[0]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[10]_i_1 
       (.I0(\decoded_imm_reg_n_0_[10] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[10]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[10]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[11]_i_1 
       (.I0(\decoded_imm_reg_n_0_[11] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[11]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[11]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[12]_i_1 
       (.I0(\decoded_imm_reg_n_0_[12] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[12]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[12]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[13]_i_1 
       (.I0(\decoded_imm_reg_n_0_[13] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[13]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[13]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[14]_i_1 
       (.I0(\decoded_imm_reg_n_0_[14] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[14]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[14]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[15]_i_1 
       (.I0(\decoded_imm_reg_n_0_[15] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[15]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[15]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[16]_i_1 
       (.I0(\decoded_imm_reg_n_0_[16] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[16]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[16]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[17]_i_1 
       (.I0(\decoded_imm_reg_n_0_[17] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[17]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[17]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[18]_i_1 
       (.I0(\decoded_imm_reg_n_0_[18] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[18]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[18]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[19]_i_1 
       (.I0(\decoded_imm_reg_n_0_[19] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[19]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[19]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[1]_i_1 
       (.I0(\decoded_imm_reg_n_0_[1] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[1]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[1]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[20]_i_1 
       (.I0(\decoded_imm_reg_n_0_[20] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[20]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[20]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[21]_i_1 
       (.I0(\decoded_imm_reg_n_0_[21] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[21]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[21]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[22]_i_1 
       (.I0(\decoded_imm_reg_n_0_[22] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[22]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[22]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[23]_i_1 
       (.I0(\decoded_imm_reg_n_0_[23] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[23]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[23]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[24]_i_1 
       (.I0(\decoded_imm_reg_n_0_[24] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[24]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[24]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[25]_i_1 
       (.I0(\decoded_imm_reg_n_0_[25] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[25]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[25]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[26]_i_1 
       (.I0(\decoded_imm_reg_n_0_[26] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[26]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[26]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[27]_i_1 
       (.I0(\decoded_imm_reg_n_0_[27] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[27]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[27]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[28]_i_1 
       (.I0(\decoded_imm_reg_n_0_[28] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[28]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[28]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[29]_i_1 
       (.I0(\decoded_imm_reg_n_0_[29] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[29]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[29]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[2]_i_1 
       (.I0(\decoded_imm_reg_n_0_[2] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[2]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[2]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[30]_i_1 
       (.I0(\decoded_imm_reg_n_0_[30] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[30]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_op2[31]_i_1 
       (.I0(\cpu_state_reg_n_0_[5] ),
        .I1(mem_do_rinst_reg_0),
        .O(\reg_op2[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[31]_i_2 
       (.I0(\decoded_imm_reg_n_0_[31] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[31]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[31]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \reg_op2[31]_i_3 
       (.I0(decoded_imm_j[3]),
        .I1(decoded_imm_j[4]),
        .I2(decoded_imm_j[2]),
        .I3(decoded_imm_j[1]),
        .I4(decoded_imm_j[11]),
        .I5(\cpu_state[3]_i_3_n_0 ),
        .O(\reg_op2[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[3]_i_1 
       (.I0(\decoded_imm_reg_n_0_[3] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[3]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[3]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[4]_i_1 
       (.I0(\decoded_imm_reg_n_0_[4] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[4]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[4]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[5]_i_1 
       (.I0(\decoded_imm_reg_n_0_[5] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[5]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[5]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[6]_i_1 
       (.I0(\decoded_imm_reg_n_0_[6] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[6]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[6]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[7]_i_1 
       (.I0(\decoded_imm_reg_n_0_[7] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[7]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[7]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[8]_i_1 
       (.I0(\decoded_imm_reg_n_0_[8] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[8]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[8]));
  LUT5 #(
    .INIT(32'hFFA8A8A8)) 
    \reg_op2[9]_i_1 
       (.I0(\decoded_imm_reg_n_0_[9] ),
        .I1(is_lui_auipc_jal),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(reg_sh1[9]),
        .I4(\reg_op2[31]_i_3_n_0 ),
        .O(reg_op2[9]));
  FDRE \reg_op2_reg[0] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[0]),
        .Q(\reg_op2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_op2_reg[10] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[10]),
        .Q(\reg_op2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_op2_reg[11] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[11]),
        .Q(\reg_op2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_op2_reg[12] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[12]),
        .Q(\reg_op2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_op2_reg[13] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[13]),
        .Q(\reg_op2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_op2_reg[14] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[14]),
        .Q(\reg_op2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_op2_reg[15] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[15]),
        .Q(\reg_op2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \reg_op2_reg[16] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[16]),
        .Q(\reg_op2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \reg_op2_reg[17] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[17]),
        .Q(\reg_op2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \reg_op2_reg[18] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[18]),
        .Q(\reg_op2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \reg_op2_reg[19] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[19]),
        .Q(\reg_op2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \reg_op2_reg[1] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[1]),
        .Q(\reg_op2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_op2_reg[20] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[20]),
        .Q(\reg_op2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \reg_op2_reg[21] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[21]),
        .Q(\reg_op2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \reg_op2_reg[22] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[22]),
        .Q(\reg_op2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \reg_op2_reg[23] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[23]),
        .Q(\reg_op2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \reg_op2_reg[24] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[24]),
        .Q(\reg_op2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \reg_op2_reg[25] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[25]),
        .Q(\reg_op2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \reg_op2_reg[26] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[26]),
        .Q(\reg_op2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \reg_op2_reg[27] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[27]),
        .Q(\reg_op2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \reg_op2_reg[28] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[28]),
        .Q(\reg_op2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \reg_op2_reg[29] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[29]),
        .Q(\reg_op2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \reg_op2_reg[2] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[2]),
        .Q(\reg_op2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_op2_reg[30] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[30]),
        .Q(\reg_op2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \reg_op2_reg[31] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[31]),
        .Q(\reg_op2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \reg_op2_reg[3] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[3]),
        .Q(\reg_op2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_op2_reg[4] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[4]),
        .Q(\reg_op2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_op2_reg[5] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[5]),
        .Q(\reg_op2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_op2_reg[6] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[6]),
        .Q(\reg_op2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_op2_reg[7] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[7]),
        .Q(\reg_op2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_op2_reg[8] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[8]),
        .Q(\reg_op2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_op2_reg[9] 
       (.C(clk),
        .CE(\reg_op2[31]_i_1_n_0 ),
        .D(reg_op2[9]),
        .Q(\reg_op2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[0]_i_1 
       (.I0(\reg_out[0]_i_2_n_0 ),
        .I1(\reg_out[0]_i_3_n_0 ),
        .I2(\reg_out[0]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[0]_i_5_n_0 ),
        .I5(\reg_out[0]_i_6_n_0 ),
        .O(\reg_out[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[0]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[0]),
        .O(\reg_out[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACCCAC0000000000)) 
    \reg_out[0]_i_3 
       (.I0(mem_rdata[24]),
        .I1(mem_rdata[16]),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\mem_wordsize_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C000CACACCCCC)) 
    \reg_out[0]_i_4 
       (.I0(mem_rdata[8]),
        .I1(mem_rdata[0]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[0]_i_5 
       (.I0(count_cycle_reg[32]),
        .I1(\count_instr_reg_n_0_[0] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[0]_i_6 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\decoded_imm_reg_n_0_[0] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[0]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[10]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[10] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[10]_i_2_n_0 ),
        .I4(\reg_out[10]_i_3_n_0 ),
        .O(\reg_out[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[10]_i_2 
       (.I0(\reg_out_reg[16]_i_5_n_14 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[10]),
        .I4(mem_rdata[26]),
        .I5(\reg_out[14]_i_7_n_0 ),
        .O(\reg_out[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_out[10]_i_3 
       (.I0(mem_rdata[10]),
        .I1(\reg_out[14]_i_8_n_0 ),
        .I2(\reg_out[10]_i_4_n_0 ),
        .I3(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[10]_i_4 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[10]),
        .I3(\count_instr_reg_n_0_[10] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[42]),
        .O(\reg_out[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[11]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[11]_i_2_n_0 ),
        .I4(\reg_out[11]_i_3_n_0 ),
        .O(\reg_out[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[11]_i_2 
       (.I0(\reg_out_reg[16]_i_5_n_13 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[11]),
        .I4(mem_rdata[27]),
        .I5(\reg_out[14]_i_7_n_0 ),
        .O(\reg_out[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_out[11]_i_3 
       (.I0(mem_rdata[11]),
        .I1(\reg_out[14]_i_8_n_0 ),
        .I2(\reg_out[11]_i_4_n_0 ),
        .I3(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[11]_i_4 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[11]),
        .I3(\count_instr_reg_n_0_[11] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[43]),
        .O(\reg_out[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[12]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[12] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[12]_i_2_n_0 ),
        .I4(\reg_out[12]_i_3_n_0 ),
        .O(\reg_out[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[12]_i_2 
       (.I0(\reg_out_reg[16]_i_5_n_12 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[12]),
        .I4(mem_rdata[28]),
        .I5(\reg_out[14]_i_7_n_0 ),
        .O(\reg_out[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_out[12]_i_3 
       (.I0(mem_rdata[12]),
        .I1(\reg_out[14]_i_8_n_0 ),
        .I2(\reg_out[12]_i_4_n_0 ),
        .I3(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[12]_i_4 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[12]),
        .I3(\count_instr_reg_n_0_[12] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[44]),
        .O(\reg_out[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[13]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[13]_i_2_n_0 ),
        .I4(\reg_out[13]_i_3_n_0 ),
        .O(\reg_out[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[13]_i_2 
       (.I0(\reg_out_reg[16]_i_5_n_11 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[13]),
        .I4(mem_rdata[29]),
        .I5(\reg_out[14]_i_7_n_0 ),
        .O(\reg_out[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_out[13]_i_3 
       (.I0(mem_rdata[13]),
        .I1(\reg_out[14]_i_8_n_0 ),
        .I2(\reg_out[13]_i_4_n_0 ),
        .I3(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[13]_i_4 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[13]),
        .I3(\count_instr_reg_n_0_[13] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[45]),
        .O(\reg_out[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[14]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[14]_i_3_n_0 ),
        .I4(\reg_out[14]_i_4_n_0 ),
        .O(\reg_out[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \reg_out[14]_i_10 
       (.I0(iomem_ready_reg_0),
        .I1(ram_ready),
        .I2(\mem_rdata_q[31]_i_10_n_0 ),
        .I3(\mem_rdata_q[31]_i_11_n_0 ),
        .I4(\mem_rdata_q[31]_i_12_n_0 ),
        .I5(simpleuart_reg_dat_do[7]),
        .O(\reg_out[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \reg_out[14]_i_2 
       (.I0(\reg_out[31]_i_10_n_0 ),
        .I1(\reg_out[31]_i_9_n_0 ),
        .I2(\reg_out[14]_i_5_n_0 ),
        .I3(\reg_out[31]_i_7_n_0 ),
        .I4(latched_is_lb_reg_n_0),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[14]_i_3 
       (.I0(\reg_out_reg[16]_i_5_n_10 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[14]),
        .I4(mem_rdata[30]),
        .I5(\reg_out[14]_i_7_n_0 ),
        .O(\reg_out[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_out[14]_i_4 
       (.I0(mem_rdata[14]),
        .I1(\reg_out[14]_i_8_n_0 ),
        .I2(\reg_out[14]_i_9_n_0 ),
        .I3(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA80)) 
    \reg_out[14]_i_5 
       (.I0(\reg_out[31]_i_8_n_0 ),
        .I1(\mem_rdata_q[31]_i_8_n_0 ),
        .I2(\mem_rdata_q_reg[31]_0 [7]),
        .I3(\reg_out[14]_i_10_n_0 ),
        .I4(\mem_rdata_q[7]_i_4_n_0 ),
        .I5(\mem_rdata_q[7]_i_3_n_0 ),
        .O(\reg_out[14]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[14]_i_6 
       (.I0(instr_rdcycle),
        .I1(\cpu_state_reg_n_0_[5] ),
        .O(\reg_out[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5400000000000000)) 
    \reg_out[14]_i_7 
       (.I0(\mem_wordsize_reg_n_0_[1] ),
        .I1(latched_is_lh_reg_n_0),
        .I2(latched_is_lu_reg_n_0),
        .I3(\cpu_state_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[1] ),
        .I5(\mem_wordsize_reg_n_0_[0] ),
        .O(\reg_out[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000540054005400)) 
    \reg_out[14]_i_8 
       (.I0(\mem_wordsize_reg_n_0_[1] ),
        .I1(latched_is_lh_reg_n_0),
        .I2(latched_is_lu_reg_n_0),
        .I3(\cpu_state_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[1] ),
        .I5(\mem_wordsize_reg_n_0_[0] ),
        .O(\reg_out[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[14]_i_9 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[14]),
        .I3(\count_instr_reg_n_0_[14] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[46]),
        .O(\reg_out[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[15]_i_1 
       (.I0(\reg_out[15]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[15]_i_3_n_0 ),
        .I5(\reg_out[15]_i_4_n_0 ),
        .O(\reg_out[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[15]_i_2 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[15]_i_3 
       (.I0(count_cycle_reg[15]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[16]_i_5_n_9 ),
        .O(\reg_out[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \reg_out[15]_i_4 
       (.I0(mem_rdata[15]),
        .I1(\reg_out[15]_i_5_n_0 ),
        .I2(mem_rdata[31]),
        .I3(\reg_out[15]_i_6_n_0 ),
        .I4(\reg_out[15]_i_7_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \reg_out[15]_i_5 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \reg_out[15]_i_6 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(latched_is_lu_reg_n_0),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .O(\reg_out[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[15]_i_7 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[15]),
        .I3(\count_instr_reg_n_0_[15] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[47]),
        .O(\reg_out[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[16]_i_1 
       (.I0(\reg_out[16]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[16]_i_3_n_0 ),
        .I5(\reg_out[16]_i_4_n_0 ),
        .O(\reg_out[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_10 
       (.I0(\reg_pc_reg_n_0_[13] ),
        .I1(\decoded_imm_reg_n_0_[13] ),
        .O(\reg_out[16]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_11 
       (.I0(\reg_pc_reg_n_0_[12] ),
        .I1(\decoded_imm_reg_n_0_[12] ),
        .O(\reg_out[16]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_12 
       (.I0(\reg_pc_reg_n_0_[11] ),
        .I1(\decoded_imm_reg_n_0_[11] ),
        .O(\reg_out[16]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_13 
       (.I0(\reg_pc_reg_n_0_[10] ),
        .I1(\decoded_imm_reg_n_0_[10] ),
        .O(\reg_out[16]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_14 
       (.I0(\reg_pc_reg_n_0_[9] ),
        .I1(\decoded_imm_reg_n_0_[9] ),
        .O(\reg_out[16]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[16]_i_2 
       (.I0(\reg_op1_reg_n_0_[16] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[16]_i_3 
       (.I0(count_cycle_reg[16]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[16]_i_5_n_8 ),
        .O(\reg_out[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[16]_i_4 
       (.I0(mem_rdata[16]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[16]_i_6_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[16]_i_6 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[16]),
        .I3(\count_instr_reg_n_0_[16] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[48]),
        .O(\reg_out[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_7 
       (.I0(\reg_pc_reg_n_0_[16] ),
        .I1(\decoded_imm_reg_n_0_[16] ),
        .O(\reg_out[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_8 
       (.I0(\reg_pc_reg_n_0_[15] ),
        .I1(\decoded_imm_reg_n_0_[15] ),
        .O(\reg_out[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_9 
       (.I0(\reg_pc_reg_n_0_[14] ),
        .I1(\decoded_imm_reg_n_0_[14] ),
        .O(\reg_out[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[17]_i_1 
       (.I0(\reg_out[17]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[17]_i_3_n_0 ),
        .I5(\reg_out[17]_i_4_n_0 ),
        .O(\reg_out[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[17]_i_2 
       (.I0(\reg_op1_reg_n_0_[17] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[17]_i_3 
       (.I0(count_cycle_reg[17]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_15 ),
        .O(\reg_out[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[17]_i_4 
       (.I0(mem_rdata[17]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[17]_i_5_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[17]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[17]),
        .I3(\count_instr_reg_n_0_[17] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[49]),
        .O(\reg_out[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[18]_i_1 
       (.I0(\reg_out[18]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[18]_i_3_n_0 ),
        .I5(\reg_out[18]_i_4_n_0 ),
        .O(\reg_out[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[18]_i_2 
       (.I0(\reg_op1_reg_n_0_[18] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[18]_i_3 
       (.I0(count_cycle_reg[18]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_14 ),
        .O(\reg_out[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[18]_i_4 
       (.I0(mem_rdata[18]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[18]_i_5_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[18]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[18]),
        .I3(\count_instr_reg_n_0_[18] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[50]),
        .O(\reg_out[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[19]_i_1 
       (.I0(\reg_out[19]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[19]_i_3_n_0 ),
        .I5(\reg_out[19]_i_4_n_0 ),
        .O(\reg_out[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[19]_i_2 
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[19]_i_3 
       (.I0(count_cycle_reg[19]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_13 ),
        .O(\reg_out[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[19]_i_4 
       (.I0(mem_rdata[19]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[19]_i_5_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[19]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[19]),
        .I3(\count_instr_reg_n_0_[19] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[51]),
        .O(\reg_out[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[1]_i_1 
       (.I0(\reg_out[1]_i_2_n_0 ),
        .I1(\reg_out[1]_i_3_n_0 ),
        .I2(\reg_out[1]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[1]_i_5_n_0 ),
        .I5(\reg_out[1]_i_6_n_0 ),
        .O(\reg_out[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[1]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[1]),
        .O(\reg_out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACCCAC0000000000)) 
    \reg_out[1]_i_3 
       (.I0(mem_rdata[25]),
        .I1(mem_rdata[17]),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\mem_wordsize_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C000CACACCCCC)) 
    \reg_out[1]_i_4 
       (.I0(mem_rdata[9]),
        .I1(mem_rdata[1]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[1]_i_5 
       (.I0(count_cycle_reg[33]),
        .I1(\count_instr_reg_n_0_[1] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[1]_i_6 
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_out[1]_i_7_n_0 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[1]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[1]_i_7 
       (.I0(\reg_pc_reg_n_0_[1] ),
        .I1(\decoded_imm_reg_n_0_[1] ),
        .O(\reg_out[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[20]_i_1 
       (.I0(\reg_out[20]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[20]_i_3_n_0 ),
        .I5(\reg_out[20]_i_4_n_0 ),
        .O(\reg_out[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[20]_i_2 
       (.I0(\reg_op1_reg_n_0_[20] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[20]_i_3 
       (.I0(count_cycle_reg[20]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_12 ),
        .O(\reg_out[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[20]_i_4 
       (.I0(mem_rdata[20]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[20]_i_5_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[20]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[20]),
        .I3(\count_instr_reg_n_0_[20] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[52]),
        .O(\reg_out[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[21]_i_1 
       (.I0(\reg_out[21]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[21]_i_3_n_0 ),
        .I5(\reg_out[21]_i_4_n_0 ),
        .O(\reg_out[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[21]_i_2 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[21]_i_3 
       (.I0(count_cycle_reg[21]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_11 ),
        .O(\reg_out[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[21]_i_4 
       (.I0(mem_rdata[21]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[21]_i_5_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[21]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[21]),
        .I3(\count_instr_reg_n_0_[21] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[53]),
        .O(\reg_out[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[22]_i_1 
       (.I0(\reg_out[22]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[22]_i_3_n_0 ),
        .I5(\reg_out[22]_i_4_n_0 ),
        .O(\reg_out[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[22]_i_2 
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[22]_i_3 
       (.I0(count_cycle_reg[22]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_10 ),
        .O(\reg_out[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[22]_i_4 
       (.I0(mem_rdata[22]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[22]_i_5_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[22]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[22]),
        .I3(\count_instr_reg_n_0_[22] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[54]),
        .O(\reg_out[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[23]_i_1 
       (.I0(\reg_out[23]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[23]_i_3_n_0 ),
        .I5(\reg_out[23]_i_4_n_0 ),
        .O(\reg_out[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[23]_i_2 
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[23]_i_3 
       (.I0(count_cycle_reg[23]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_9 ),
        .O(\reg_out[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[23]_i_4 
       (.I0(mem_rdata[23]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[23]_i_5_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[23]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[23]),
        .I3(\count_instr_reg_n_0_[23] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[55]),
        .O(\reg_out[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[24]_i_1 
       (.I0(\reg_out[24]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[24]_i_3_n_0 ),
        .I5(\reg_out[24]_i_4_n_0 ),
        .O(\reg_out[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_10 
       (.I0(\reg_pc_reg_n_0_[21] ),
        .I1(\decoded_imm_reg_n_0_[21] ),
        .O(\reg_out[24]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_11 
       (.I0(\reg_pc_reg_n_0_[20] ),
        .I1(\decoded_imm_reg_n_0_[20] ),
        .O(\reg_out[24]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_12 
       (.I0(\reg_pc_reg_n_0_[19] ),
        .I1(\decoded_imm_reg_n_0_[19] ),
        .O(\reg_out[24]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_13 
       (.I0(\reg_pc_reg_n_0_[18] ),
        .I1(\decoded_imm_reg_n_0_[18] ),
        .O(\reg_out[24]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_14 
       (.I0(\reg_pc_reg_n_0_[17] ),
        .I1(\decoded_imm_reg_n_0_[17] ),
        .O(\reg_out[24]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[24]_i_2 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[24]_i_3 
       (.I0(count_cycle_reg[24]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[24]_i_5_n_8 ),
        .O(\reg_out[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[24]_i_4 
       (.I0(mem_rdata[24]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[24]_i_6_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[24]_i_6 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[24]),
        .I3(\count_instr_reg_n_0_[24] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[56]),
        .O(\reg_out[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_7 
       (.I0(\reg_pc_reg_n_0_[24] ),
        .I1(\decoded_imm_reg_n_0_[24] ),
        .O(\reg_out[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_8 
       (.I0(\reg_pc_reg_n_0_[23] ),
        .I1(\decoded_imm_reg_n_0_[23] ),
        .O(\reg_out[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_9 
       (.I0(\reg_pc_reg_n_0_[22] ),
        .I1(\decoded_imm_reg_n_0_[22] ),
        .O(\reg_out[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[25]_i_1 
       (.I0(\reg_out[25]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[25]_i_3_n_0 ),
        .I5(\reg_out[25]_i_4_n_0 ),
        .O(\reg_out[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[25]_i_2 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[25]_i_3 
       (.I0(count_cycle_reg[25]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_11_n_15 ),
        .O(\reg_out[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[25]_i_4 
       (.I0(mem_rdata[25]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[25]_i_5_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[25]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[25]),
        .I3(\count_instr_reg_n_0_[25] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[57]),
        .O(\reg_out[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[26]_i_1 
       (.I0(\reg_out[26]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[26]_i_3_n_0 ),
        .I5(\reg_out[26]_i_4_n_0 ),
        .O(\reg_out[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[26]_i_2 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[26]_i_3 
       (.I0(count_cycle_reg[26]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_11_n_14 ),
        .O(\reg_out[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[26]_i_4 
       (.I0(mem_rdata[26]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[26]_i_5_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[26]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[26]),
        .I3(\count_instr_reg_n_0_[26] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[58]),
        .O(\reg_out[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[27]_i_1 
       (.I0(\reg_out[27]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[27]_i_3_n_0 ),
        .I5(\reg_out[27]_i_4_n_0 ),
        .O(\reg_out[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[27]_i_2 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[27]_i_3 
       (.I0(count_cycle_reg[27]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_11_n_13 ),
        .O(\reg_out[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[27]_i_4 
       (.I0(mem_rdata[27]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[27]_i_5_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[27]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[27]),
        .I3(\count_instr_reg_n_0_[27] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[59]),
        .O(\reg_out[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[28]_i_1 
       (.I0(\reg_out[28]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[28]_i_3_n_0 ),
        .I5(\reg_out[28]_i_4_n_0 ),
        .O(\reg_out[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[28]_i_2 
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[28]_i_3 
       (.I0(count_cycle_reg[28]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_11_n_12 ),
        .O(\reg_out[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[28]_i_4 
       (.I0(mem_rdata[28]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[28]_i_5_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[28]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[28]),
        .I3(\count_instr_reg_n_0_[28] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[60]),
        .O(\reg_out[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[29]_i_1 
       (.I0(\reg_out[29]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[29]_i_3_n_0 ),
        .I5(\reg_out[29]_i_4_n_0 ),
        .O(\reg_out[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[29]_i_2 
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[29]_i_3 
       (.I0(count_cycle_reg[29]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_11_n_11 ),
        .O(\reg_out[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[29]_i_4 
       (.I0(mem_rdata[29]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[29]_i_5_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[29]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[29]),
        .I3(\count_instr_reg_n_0_[29] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[61]),
        .O(\reg_out[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[2]_i_1 
       (.I0(\reg_out[2]_i_2_n_0 ),
        .I1(\reg_out[2]_i_3_n_0 ),
        .I2(\reg_out[2]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[2]_i_5_n_0 ),
        .I5(\reg_out[2]_i_6_n_0 ),
        .O(\reg_out[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[2]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[2]),
        .O(\reg_out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACCCAC0000000000)) 
    \reg_out[2]_i_3 
       (.I0(mem_rdata[26]),
        .I1(mem_rdata[18]),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\mem_wordsize_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C000CACACCCCC)) 
    \reg_out[2]_i_4 
       (.I0(mem_rdata[10]),
        .I1(mem_rdata[2]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[2]_i_5 
       (.I0(count_cycle_reg[34]),
        .I1(\count_instr_reg_n_0_[2] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[2]_i_6 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_out_reg[8]_i_4_n_14 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[2]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[30]_i_1 
       (.I0(\reg_out[30]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[30]_i_3_n_0 ),
        .I5(\reg_out[30]_i_4_n_0 ),
        .O(\reg_out[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[30]_i_2 
       (.I0(\reg_op1_reg_n_0_[30] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[30]_i_3 
       (.I0(count_cycle_reg[30]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_11_n_10 ),
        .O(\reg_out[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[30]_i_4 
       (.I0(mem_rdata[30]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[30]_i_5_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[30]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[30]),
        .I3(\count_instr_reg_n_0_[30] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[62]),
        .O(\reg_out[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEEA)) 
    \reg_out[31]_i_1 
       (.I0(\reg_out[31]_i_2_n_0 ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\reg_out[31]_i_3_n_0 ),
        .I3(\reg_out[31]_i_4_n_0 ),
        .I4(\reg_out[31]_i_5_n_0 ),
        .I5(\reg_out[31]_i_6_n_0 ),
        .O(\reg_out[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \reg_out[31]_i_10 
       (.I0(\reg_out[31]_i_19_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [23]),
        .I4(\reg_out[31]_i_20_n_0 ),
        .I5(\decoded_rs2_rep[3]_i_3_n_0 ),
        .O(\reg_out[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \reg_out[31]_i_12 
       (.I0(\mem_wordsize_reg_n_0_[1] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .O(\reg_out[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[31]_i_13 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[31]),
        .I3(\count_instr_reg_n_0_[31] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[63]),
        .O(\reg_out[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h55540000)) 
    \reg_out[31]_i_14 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .O(\reg_out[31]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \reg_out[31]_i_15 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[31]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \reg_out[31]_i_16 
       (.I0(mem_valid),
        .I1(iomem_ready_reg_0),
        .I2(ram_ready_i_3_n_0),
        .I3(\mem_rdata_q_reg[31]_1 [15]),
        .O(\reg_out[31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \reg_out[31]_i_17 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[31]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \reg_out[31]_i_18 
       (.I0(mem_valid),
        .I1(iomem_ready_reg_0),
        .I2(ram_ready_i_3_n_0),
        .I3(\mem_rdata_q_reg[31]_1 [31]),
        .O(\reg_out[31]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7400)) 
    \reg_out[31]_i_19 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[31]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[31]_i_2 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \reg_out[31]_i_20 
       (.I0(mem_valid),
        .I1(iomem_ready_reg_0),
        .I2(ram_ready_i_3_n_0),
        .I3(\mem_rdata_q_reg[31]_1 [23]),
        .O(\reg_out[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_21 
       (.I0(\reg_pc_reg_n_0_[31] ),
        .I1(\decoded_imm_reg_n_0_[31] ),
        .O(\reg_out[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_22 
       (.I0(\reg_pc_reg_n_0_[30] ),
        .I1(\decoded_imm_reg_n_0_[30] ),
        .O(\reg_out[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_23 
       (.I0(\reg_pc_reg_n_0_[29] ),
        .I1(\decoded_imm_reg_n_0_[29] ),
        .O(\reg_out[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_24 
       (.I0(\reg_pc_reg_n_0_[28] ),
        .I1(\decoded_imm_reg_n_0_[28] ),
        .O(\reg_out[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_25 
       (.I0(\reg_pc_reg_n_0_[27] ),
        .I1(\decoded_imm_reg_n_0_[27] ),
        .O(\reg_out[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_26 
       (.I0(\reg_pc_reg_n_0_[26] ),
        .I1(\decoded_imm_reg_n_0_[26] ),
        .O(\reg_out[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_27 
       (.I0(\reg_pc_reg_n_0_[25] ),
        .I1(\decoded_imm_reg_n_0_[25] ),
        .O(\reg_out[31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h4044444440000000)) 
    \reg_out[31]_i_3 
       (.I0(\mem_wordsize_reg_n_0_[1] ),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata[31]),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\mem_wordsize_reg_n_0_[0] ),
        .I5(mem_rdata[15]),
        .O(\reg_out[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \reg_out[31]_i_4 
       (.I0(latched_is_lb_reg_n_0),
        .I1(\reg_out[31]_i_7_n_0 ),
        .I2(mem_rdata[7]),
        .I3(\reg_out[31]_i_8_n_0 ),
        .I4(\reg_out[31]_i_9_n_0 ),
        .I5(\reg_out[31]_i_10_n_0 ),
        .O(\reg_out[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[31]_i_5 
       (.I0(count_cycle_reg[31]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[31]_i_11_n_9 ),
        .O(\reg_out[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \reg_out[31]_i_6 
       (.I0(mem_rdata[31]),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(\reg_out[31]_i_12_n_0 ),
        .I4(\reg_out[31]_i_13_n_0 ),
        .I5(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \reg_out[31]_i_7 
       (.I0(\reg_out[31]_i_15_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [15]),
        .I4(\reg_out[31]_i_16_n_0 ),
        .I5(\decoded_rs1_rep[0]_i_3_n_0 ),
        .O(\reg_out[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h115F)) 
    \reg_out[31]_i_8 
       (.I0(\mem_wordsize_reg_n_0_[1] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \reg_out[31]_i_9 
       (.I0(\reg_out[31]_i_17_n_0 ),
        .I1(\mem_rdata_q[31]_i_4_n_0 ),
        .I2(\mem_rdata_q[31]_i_8_n_0 ),
        .I3(\mem_rdata_q_reg[31]_0 [31]),
        .I4(\reg_out[31]_i_18_n_0 ),
        .I5(\decoded_imm_j[25]_i_3_n_0 ),
        .O(\reg_out[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[3]_i_1 
       (.I0(\reg_out[3]_i_2_n_0 ),
        .I1(\reg_out[3]_i_3_n_0 ),
        .I2(\reg_out[3]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[3]_i_5_n_0 ),
        .I5(\reg_out[3]_i_6_n_0 ),
        .O(\reg_out[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[3]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[3]),
        .O(\reg_out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACCCAC0000000000)) 
    \reg_out[3]_i_3 
       (.I0(mem_rdata[27]),
        .I1(mem_rdata[19]),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\mem_wordsize_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C000CACACCCCC)) 
    \reg_out[3]_i_4 
       (.I0(mem_rdata[11]),
        .I1(mem_rdata[3]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[3]_i_5 
       (.I0(count_cycle_reg[35]),
        .I1(\count_instr_reg_n_0_[3] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[3]_i_6 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_out_reg[8]_i_4_n_13 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[3]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[4]_i_1 
       (.I0(\reg_out[4]_i_2_n_0 ),
        .I1(\reg_out[4]_i_3_n_0 ),
        .I2(\reg_out[4]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[4]_i_5_n_0 ),
        .I5(\reg_out[4]_i_6_n_0 ),
        .O(\reg_out[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[4]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[4]),
        .O(\reg_out[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACCCAC0000000000)) 
    \reg_out[4]_i_3 
       (.I0(mem_rdata[28]),
        .I1(mem_rdata[20]),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\mem_wordsize_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C000CACACCCCC)) 
    \reg_out[4]_i_4 
       (.I0(mem_rdata[12]),
        .I1(mem_rdata[4]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[4]_i_5 
       (.I0(count_cycle_reg[36]),
        .I1(\count_instr_reg_n_0_[4] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[4]_i_6 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_out_reg[8]_i_4_n_12 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[4]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[5]_i_1 
       (.I0(\reg_out[5]_i_2_n_0 ),
        .I1(\reg_out[5]_i_3_n_0 ),
        .I2(\reg_out[5]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[5]_i_5_n_0 ),
        .I5(\reg_out[5]_i_6_n_0 ),
        .O(\reg_out[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[5]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[5]),
        .O(\reg_out[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACCCAC0000000000)) 
    \reg_out[5]_i_3 
       (.I0(mem_rdata[29]),
        .I1(mem_rdata[21]),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\mem_wordsize_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C000CACACCCCC)) 
    \reg_out[5]_i_4 
       (.I0(mem_rdata[13]),
        .I1(mem_rdata[5]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[5]_i_5 
       (.I0(count_cycle_reg[37]),
        .I1(\count_instr_reg_n_0_[5] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[5]_i_6 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_out_reg[8]_i_4_n_11 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[5]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \reg_out[6]_i_1 
       (.I0(\reg_out[6]_i_2_n_0 ),
        .I1(\reg_out[6]_i_3_n_0 ),
        .I2(\reg_out[6]_i_4_n_0 ),
        .I3(\reg_out[6]_i_5_n_0 ),
        .I4(\reg_out[6]_i_6_n_0 ),
        .I5(\reg_out[6]_i_7_n_0 ),
        .O(\reg_out[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[6]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[6]),
        .O(\reg_out[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACCCAC0000000000)) 
    \reg_out[6]_i_3 
       (.I0(mem_rdata[30]),
        .I1(mem_rdata[22]),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .I4(\mem_wordsize_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000C000CACACCCCC)) 
    \reg_out[6]_i_4 
       (.I0(mem_rdata[14]),
        .I1(mem_rdata[6]),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\reg_out[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \reg_out[6]_i_5 
       (.I0(latched_is_lb_reg_n_0),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(latched_is_lu_reg_n_0),
        .I3(latched_is_lh_reg_n_0),
        .O(\reg_out[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[6]_i_6 
       (.I0(count_cycle_reg[38]),
        .I1(\count_instr_reg_n_0_[6] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[6]_i_7 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .I2(\reg_out_reg[8]_i_4_n_10 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(count_cycle_reg[6]),
        .I5(\reg_out[14]_i_6_n_0 ),
        .O(\reg_out[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_out[7]_i_1 
       (.I0(\reg_out[7]_i_2_n_0 ),
        .I1(\reg_out[7]_i_3_n_0 ),
        .I2(\reg_out[7]_i_4_n_0 ),
        .I3(\reg_out[7]_i_5_n_0 ),
        .I4(\reg_out[14]_i_2_n_0 ),
        .I5(\reg_out[7]_i_6_n_0 ),
        .O(\reg_out[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \reg_out[7]_i_2 
       (.I0(instr_rdcycle),
        .I1(instr_rdcycleh),
        .I2(instr_rdinstr),
        .I3(instr_rdinstrh),
        .I4(\cpu_state_reg_n_0_[5] ),
        .I5(data3[7]),
        .O(\reg_out[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA888)) 
    \reg_out[7]_i_3 
       (.I0(\reg_out[7]_i_7_n_0 ),
        .I1(\reg_out[31]_i_7_n_0 ),
        .I2(mem_rdata[7]),
        .I3(\reg_out[31]_i_8_n_0 ),
        .I4(\reg_out[31]_i_9_n_0 ),
        .I5(\reg_out[31]_i_10_n_0 ),
        .O(\reg_out[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \reg_out[7]_i_4 
       (.I0(count_cycle_reg[39]),
        .I1(\count_instr_reg_n_0_[7] ),
        .I2(instr_rdcycleh),
        .I3(instr_rdinstr),
        .I4(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[7]_i_5 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\cpu_state_reg_n_0_[2] ),
        .O(\reg_out[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \reg_out[7]_i_6 
       (.I0(count_cycle_reg[7]),
        .I1(instr_rdcycle),
        .I2(\cpu_state_reg_n_0_[5] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\reg_out_reg[8]_i_4_n_9 ),
        .O(\reg_out[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \reg_out[7]_i_7 
       (.I0(latched_is_lh_reg_n_0),
        .I1(latched_is_lu_reg_n_0),
        .I2(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[8]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[8]_i_2_n_0 ),
        .I4(\reg_out[8]_i_3_n_0 ),
        .O(\reg_out[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_10 
       (.I0(\reg_pc_reg_n_0_[4] ),
        .I1(\decoded_imm_reg_n_0_[4] ),
        .O(\reg_out[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_11 
       (.I0(\reg_pc_reg_n_0_[3] ),
        .I1(\decoded_imm_reg_n_0_[3] ),
        .O(\reg_out[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_12 
       (.I0(\reg_pc_reg_n_0_[2] ),
        .I1(\decoded_imm_reg_n_0_[2] ),
        .O(\reg_out[8]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_13 
       (.I0(\reg_pc_reg_n_0_[1] ),
        .I1(\decoded_imm_reg_n_0_[1] ),
        .O(\reg_out[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[8]_i_2 
       (.I0(\reg_out_reg[8]_i_4_n_8 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[8]),
        .I4(mem_rdata[24]),
        .I5(\reg_out[14]_i_7_n_0 ),
        .O(\reg_out[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_out[8]_i_3 
       (.I0(mem_rdata[8]),
        .I1(\reg_out[14]_i_8_n_0 ),
        .I2(\reg_out[8]_i_5_n_0 ),
        .I3(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[8]_i_5 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[8]),
        .I3(\count_instr_reg_n_0_[8] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[40]),
        .O(\reg_out[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_6 
       (.I0(\reg_pc_reg_n_0_[8] ),
        .I1(\decoded_imm_reg_n_0_[8] ),
        .O(\reg_out[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_7 
       (.I0(\reg_pc_reg_n_0_[7] ),
        .I1(\decoded_imm_reg_n_0_[7] ),
        .O(\reg_out[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_8 
       (.I0(\reg_pc_reg_n_0_[6] ),
        .I1(\decoded_imm_reg_n_0_[6] ),
        .O(\reg_out[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_9 
       (.I0(\reg_pc_reg_n_0_[5] ),
        .I1(\decoded_imm_reg_n_0_[5] ),
        .O(\reg_out[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \reg_out[9]_i_1 
       (.I0(\cpu_state_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_out[14]_i_2_n_0 ),
        .I3(\reg_out[9]_i_2_n_0 ),
        .I4(\reg_out[9]_i_3_n_0 ),
        .O(\reg_out[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \reg_out[9]_i_2 
       (.I0(\reg_out_reg[16]_i_5_n_15 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\reg_out[14]_i_6_n_0 ),
        .I3(count_cycle_reg[9]),
        .I4(mem_rdata[25]),
        .I5(\reg_out[14]_i_7_n_0 ),
        .O(\reg_out[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_out[9]_i_3 
       (.I0(mem_rdata[9]),
        .I1(\reg_out[14]_i_8_n_0 ),
        .I2(\reg_out[9]_i_4_n_0 ),
        .I3(\reg_out[31]_i_14_n_0 ),
        .O(\reg_out[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \reg_out[9]_i_4 
       (.I0(instr_rdinstr),
        .I1(instr_rdinstrh),
        .I2(data3[9]),
        .I3(\count_instr_reg_n_0_[9] ),
        .I4(instr_rdcycleh),
        .I5(count_cycle_reg[41]),
        .O(\reg_out[9]_i_4_n_0 ));
  FDRE \reg_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[0]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[0] ),
        .R(SS));
  FDRE \reg_out_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[10]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[10] ),
        .R(SS));
  FDRE \reg_out_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[11]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[11] ),
        .R(SS));
  FDRE \reg_out_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[12]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[12] ),
        .R(SS));
  FDRE \reg_out_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[13]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[13] ),
        .R(SS));
  FDRE \reg_out_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[14]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[14] ),
        .R(SS));
  FDRE \reg_out_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[15]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[15] ),
        .R(SS));
  FDRE \reg_out_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[16]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[16] ),
        .R(SS));
  CARRY8 \reg_out_reg[16]_i_5 
       (.CI(\reg_out_reg[8]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\reg_out_reg[16]_i_5_n_0 ,\reg_out_reg[16]_i_5_n_1 ,\reg_out_reg[16]_i_5_n_2 ,\reg_out_reg[16]_i_5_n_3 ,\reg_out_reg[16]_i_5_n_4 ,\reg_out_reg[16]_i_5_n_5 ,\reg_out_reg[16]_i_5_n_6 ,\reg_out_reg[16]_i_5_n_7 }),
        .DI({\reg_pc_reg_n_0_[16] ,\reg_pc_reg_n_0_[15] ,\reg_pc_reg_n_0_[14] ,\reg_pc_reg_n_0_[13] ,\reg_pc_reg_n_0_[12] ,\reg_pc_reg_n_0_[11] ,\reg_pc_reg_n_0_[10] ,\reg_pc_reg_n_0_[9] }),
        .O({\reg_out_reg[16]_i_5_n_8 ,\reg_out_reg[16]_i_5_n_9 ,\reg_out_reg[16]_i_5_n_10 ,\reg_out_reg[16]_i_5_n_11 ,\reg_out_reg[16]_i_5_n_12 ,\reg_out_reg[16]_i_5_n_13 ,\reg_out_reg[16]_i_5_n_14 ,\reg_out_reg[16]_i_5_n_15 }),
        .S({\reg_out[16]_i_7_n_0 ,\reg_out[16]_i_8_n_0 ,\reg_out[16]_i_9_n_0 ,\reg_out[16]_i_10_n_0 ,\reg_out[16]_i_11_n_0 ,\reg_out[16]_i_12_n_0 ,\reg_out[16]_i_13_n_0 ,\reg_out[16]_i_14_n_0 }));
  FDSE \reg_out_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[17]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[17] ),
        .S(SS));
  FDRE \reg_out_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[18]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[18] ),
        .R(SS));
  FDRE \reg_out_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[19]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[19] ),
        .R(SS));
  FDRE \reg_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[1]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[1] ),
        .R(SS));
  FDRE \reg_out_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[20]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[20] ),
        .R(SS));
  FDRE \reg_out_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[21]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[21] ),
        .R(SS));
  FDRE \reg_out_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[22]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[22] ),
        .R(SS));
  FDRE \reg_out_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[23]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[23] ),
        .R(SS));
  FDRE \reg_out_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[24]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[24] ),
        .R(SS));
  CARRY8 \reg_out_reg[24]_i_5 
       (.CI(\reg_out_reg[16]_i_5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\reg_out_reg[24]_i_5_n_0 ,\reg_out_reg[24]_i_5_n_1 ,\reg_out_reg[24]_i_5_n_2 ,\reg_out_reg[24]_i_5_n_3 ,\reg_out_reg[24]_i_5_n_4 ,\reg_out_reg[24]_i_5_n_5 ,\reg_out_reg[24]_i_5_n_6 ,\reg_out_reg[24]_i_5_n_7 }),
        .DI({\reg_pc_reg_n_0_[24] ,\reg_pc_reg_n_0_[23] ,\reg_pc_reg_n_0_[22] ,\reg_pc_reg_n_0_[21] ,\reg_pc_reg_n_0_[20] ,\reg_pc_reg_n_0_[19] ,\reg_pc_reg_n_0_[18] ,\reg_pc_reg_n_0_[17] }),
        .O({\reg_out_reg[24]_i_5_n_8 ,\reg_out_reg[24]_i_5_n_9 ,\reg_out_reg[24]_i_5_n_10 ,\reg_out_reg[24]_i_5_n_11 ,\reg_out_reg[24]_i_5_n_12 ,\reg_out_reg[24]_i_5_n_13 ,\reg_out_reg[24]_i_5_n_14 ,\reg_out_reg[24]_i_5_n_15 }),
        .S({\reg_out[24]_i_7_n_0 ,\reg_out[24]_i_8_n_0 ,\reg_out[24]_i_9_n_0 ,\reg_out[24]_i_10_n_0 ,\reg_out[24]_i_11_n_0 ,\reg_out[24]_i_12_n_0 ,\reg_out[24]_i_13_n_0 ,\reg_out[24]_i_14_n_0 }));
  FDRE \reg_out_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[25]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[25] ),
        .R(SS));
  FDRE \reg_out_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[26]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[26] ),
        .R(SS));
  FDRE \reg_out_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[27]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[27] ),
        .R(SS));
  FDRE \reg_out_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[28]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[28] ),
        .R(SS));
  FDRE \reg_out_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[29]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[29] ),
        .R(SS));
  FDRE \reg_out_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[2]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[2] ),
        .R(SS));
  FDRE \reg_out_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[30]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[30] ),
        .R(SS));
  FDRE \reg_out_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[31]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[31] ),
        .R(SS));
  CARRY8 \reg_out_reg[31]_i_11 
       (.CI(\reg_out_reg[24]_i_5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_reg_out_reg[31]_i_11_CO_UNCONNECTED [7:6],\reg_out_reg[31]_i_11_n_2 ,\reg_out_reg[31]_i_11_n_3 ,\reg_out_reg[31]_i_11_n_4 ,\reg_out_reg[31]_i_11_n_5 ,\reg_out_reg[31]_i_11_n_6 ,\reg_out_reg[31]_i_11_n_7 }),
        .DI({1'b0,1'b0,\reg_pc_reg_n_0_[30] ,\reg_pc_reg_n_0_[29] ,\reg_pc_reg_n_0_[28] ,\reg_pc_reg_n_0_[27] ,\reg_pc_reg_n_0_[26] ,\reg_pc_reg_n_0_[25] }),
        .O({\NLW_reg_out_reg[31]_i_11_O_UNCONNECTED [7],\reg_out_reg[31]_i_11_n_9 ,\reg_out_reg[31]_i_11_n_10 ,\reg_out_reg[31]_i_11_n_11 ,\reg_out_reg[31]_i_11_n_12 ,\reg_out_reg[31]_i_11_n_13 ,\reg_out_reg[31]_i_11_n_14 ,\reg_out_reg[31]_i_11_n_15 }),
        .S({1'b0,\reg_out[31]_i_21_n_0 ,\reg_out[31]_i_22_n_0 ,\reg_out[31]_i_23_n_0 ,\reg_out[31]_i_24_n_0 ,\reg_out[31]_i_25_n_0 ,\reg_out[31]_i_26_n_0 ,\reg_out[31]_i_27_n_0 }));
  FDRE \reg_out_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[3]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[3] ),
        .R(SS));
  FDRE \reg_out_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[4]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[4] ),
        .R(SS));
  FDRE \reg_out_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[5]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[5] ),
        .R(SS));
  FDRE \reg_out_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[6]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[6] ),
        .R(SS));
  FDRE \reg_out_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[7]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[7] ),
        .R(SS));
  FDRE \reg_out_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[8]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[8] ),
        .R(SS));
  CARRY8 \reg_out_reg[8]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\reg_out_reg[8]_i_4_n_0 ,\reg_out_reg[8]_i_4_n_1 ,\reg_out_reg[8]_i_4_n_2 ,\reg_out_reg[8]_i_4_n_3 ,\reg_out_reg[8]_i_4_n_4 ,\reg_out_reg[8]_i_4_n_5 ,\reg_out_reg[8]_i_4_n_6 ,\reg_out_reg[8]_i_4_n_7 }),
        .DI({\reg_pc_reg_n_0_[8] ,\reg_pc_reg_n_0_[7] ,\reg_pc_reg_n_0_[6] ,\reg_pc_reg_n_0_[5] ,\reg_pc_reg_n_0_[4] ,\reg_pc_reg_n_0_[3] ,\reg_pc_reg_n_0_[2] ,\reg_pc_reg_n_0_[1] }),
        .O({\reg_out_reg[8]_i_4_n_8 ,\reg_out_reg[8]_i_4_n_9 ,\reg_out_reg[8]_i_4_n_10 ,\reg_out_reg[8]_i_4_n_11 ,\reg_out_reg[8]_i_4_n_12 ,\reg_out_reg[8]_i_4_n_13 ,\reg_out_reg[8]_i_4_n_14 ,\NLW_reg_out_reg[8]_i_4_O_UNCONNECTED [0]}),
        .S({\reg_out[8]_i_6_n_0 ,\reg_out[8]_i_7_n_0 ,\reg_out[8]_i_8_n_0 ,\reg_out[8]_i_9_n_0 ,\reg_out[8]_i_10_n_0 ,\reg_out[8]_i_11_n_0 ,\reg_out[8]_i_12_n_0 ,\reg_out[8]_i_13_n_0 }));
  FDRE \reg_out_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_out[9]_i_1_n_0 ),
        .Q(\reg_out_reg_n_0_[9] ),
        .R(SS));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[10]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[10] ),
        .I1(\reg_out_reg_n_0_[10] ),
        .I2(alu_out_q[10]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[10]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[11]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[11] ),
        .I1(\reg_out_reg_n_0_[11] ),
        .I2(alu_out_q[11]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[11]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[12]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[12] ),
        .I1(\reg_out_reg_n_0_[12] ),
        .I2(alu_out_q[12]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[12]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[13]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[13] ),
        .I1(\reg_out_reg_n_0_[13] ),
        .I2(alu_out_q[13]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[13]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[14]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[14] ),
        .I1(\reg_out_reg_n_0_[14] ),
        .I2(alu_out_q[14]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[14]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[15]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[15] ),
        .I1(\reg_out_reg_n_0_[15] ),
        .I2(alu_out_q[15]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[15]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[16]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[16] ),
        .I1(\reg_out_reg_n_0_[16] ),
        .I2(alu_out_q[16]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[16]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[17]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[17] ),
        .I1(\reg_out_reg_n_0_[17] ),
        .I2(alu_out_q[17]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[17]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[18]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[18] ),
        .I1(\reg_out_reg_n_0_[18] ),
        .I2(alu_out_q[18]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[18]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[19]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[19] ),
        .I1(\reg_out_reg_n_0_[19] ),
        .I2(alu_out_q[19]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[19]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[1]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[1] ),
        .I1(\reg_out_reg_n_0_[1] ),
        .I2(alu_out_q[1]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[1]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[20]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[20] ),
        .I1(\reg_out_reg_n_0_[20] ),
        .I2(alu_out_q[20]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[20]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[21]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[21] ),
        .I1(\reg_out_reg_n_0_[21] ),
        .I2(alu_out_q[21]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[21]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[22]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[22] ),
        .I1(\reg_out_reg_n_0_[22] ),
        .I2(alu_out_q[22]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[22]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[23]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[23] ),
        .I1(\reg_out_reg_n_0_[23] ),
        .I2(alu_out_q[23]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[23]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[24]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[24] ),
        .I1(\reg_out_reg_n_0_[24] ),
        .I2(alu_out_q[24]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[24]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[25]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[25] ),
        .I1(\reg_out_reg_n_0_[25] ),
        .I2(alu_out_q[25]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[25]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[26]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[26] ),
        .I1(\reg_out_reg_n_0_[26] ),
        .I2(alu_out_q[26]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[26]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[27]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[27] ),
        .I1(\reg_out_reg_n_0_[27] ),
        .I2(alu_out_q[27]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[27]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[28]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[28] ),
        .I1(\reg_out_reg_n_0_[28] ),
        .I2(alu_out_q[28]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[28]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[29]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[29] ),
        .I1(\reg_out_reg_n_0_[29] ),
        .I2(alu_out_q[29]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[29]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[2]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[2] ),
        .I1(\reg_out_reg_n_0_[2] ),
        .I2(alu_out_q[2]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[2]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[30]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[30] ),
        .I1(\reg_out_reg_n_0_[30] ),
        .I2(alu_out_q[30]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[30]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[31]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[31] ),
        .I1(\reg_out_reg_n_0_[31] ),
        .I2(alu_out_q[31]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[31]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[3]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[3] ),
        .I1(\reg_out_reg_n_0_[3] ),
        .I2(alu_out_q[3]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[3]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[4]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[4] ),
        .I1(\reg_out_reg_n_0_[4] ),
        .I2(alu_out_q[4]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[4]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[5]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[5] ),
        .I1(\reg_out_reg_n_0_[5] ),
        .I2(alu_out_q[5]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[5]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[6]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[6] ),
        .I1(\reg_out_reg_n_0_[6] ),
        .I2(alu_out_q[6]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[6]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[7]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[7] ),
        .I1(\reg_out_reg_n_0_[7] ),
        .I2(alu_out_q[7]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[7]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[8]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[8] ),
        .I1(\reg_out_reg_n_0_[8] ),
        .I2(alu_out_q[8]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[8]));
  LUT6 #(
    .INIT(64'hF0AAAAAACCAAAAAA)) 
    \reg_pc[9]_i_1 
       (.I0(\reg_next_pc_reg_n_0_[9] ),
        .I1(\reg_out_reg_n_0_[9] ),
        .I2(alu_out_q[9]),
        .I3(latched_store_reg_n_0),
        .I4(latched_branch_reg_n_0),
        .I5(latched_stalu_reg_n_0),
        .O(current_pc[9]));
  FDRE \reg_pc_reg[10] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[10]),
        .Q(\reg_pc_reg_n_0_[10] ),
        .R(SS));
  FDRE \reg_pc_reg[11] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[11]),
        .Q(\reg_pc_reg_n_0_[11] ),
        .R(SS));
  FDRE \reg_pc_reg[12] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[12]),
        .Q(\reg_pc_reg_n_0_[12] ),
        .R(SS));
  FDRE \reg_pc_reg[13] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[13]),
        .Q(\reg_pc_reg_n_0_[13] ),
        .R(SS));
  FDRE \reg_pc_reg[14] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[14]),
        .Q(\reg_pc_reg_n_0_[14] ),
        .R(SS));
  FDRE \reg_pc_reg[15] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[15]),
        .Q(\reg_pc_reg_n_0_[15] ),
        .R(SS));
  FDRE \reg_pc_reg[16] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[16]),
        .Q(\reg_pc_reg_n_0_[16] ),
        .R(SS));
  FDRE \reg_pc_reg[17] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[17]),
        .Q(\reg_pc_reg_n_0_[17] ),
        .R(SS));
  FDRE \reg_pc_reg[18] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[18]),
        .Q(\reg_pc_reg_n_0_[18] ),
        .R(SS));
  FDRE \reg_pc_reg[19] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[19]),
        .Q(\reg_pc_reg_n_0_[19] ),
        .R(SS));
  FDRE \reg_pc_reg[1] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[1]),
        .Q(\reg_pc_reg_n_0_[1] ),
        .R(SS));
  FDRE \reg_pc_reg[20] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[20]),
        .Q(\reg_pc_reg_n_0_[20] ),
        .R(SS));
  FDRE \reg_pc_reg[21] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[21]),
        .Q(\reg_pc_reg_n_0_[21] ),
        .R(SS));
  FDRE \reg_pc_reg[22] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[22]),
        .Q(\reg_pc_reg_n_0_[22] ),
        .R(SS));
  FDRE \reg_pc_reg[23] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[23]),
        .Q(\reg_pc_reg_n_0_[23] ),
        .R(SS));
  FDRE \reg_pc_reg[24] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[24]),
        .Q(\reg_pc_reg_n_0_[24] ),
        .R(SS));
  FDRE \reg_pc_reg[25] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[25]),
        .Q(\reg_pc_reg_n_0_[25] ),
        .R(SS));
  FDRE \reg_pc_reg[26] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[26]),
        .Q(\reg_pc_reg_n_0_[26] ),
        .R(SS));
  FDRE \reg_pc_reg[27] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[27]),
        .Q(\reg_pc_reg_n_0_[27] ),
        .R(SS));
  FDRE \reg_pc_reg[28] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[28]),
        .Q(\reg_pc_reg_n_0_[28] ),
        .R(SS));
  FDRE \reg_pc_reg[29] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[29]),
        .Q(\reg_pc_reg_n_0_[29] ),
        .R(SS));
  FDRE \reg_pc_reg[2] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[2]),
        .Q(\reg_pc_reg_n_0_[2] ),
        .R(SS));
  FDRE \reg_pc_reg[30] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[30]),
        .Q(\reg_pc_reg_n_0_[30] ),
        .R(SS));
  FDRE \reg_pc_reg[31] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[31]),
        .Q(\reg_pc_reg_n_0_[31] ),
        .R(SS));
  FDRE \reg_pc_reg[3] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[3]),
        .Q(\reg_pc_reg_n_0_[3] ),
        .R(SS));
  FDRE \reg_pc_reg[4] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[4]),
        .Q(\reg_pc_reg_n_0_[4] ),
        .R(SS));
  FDRE \reg_pc_reg[5] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[5]),
        .Q(\reg_pc_reg_n_0_[5] ),
        .R(SS));
  FDRE \reg_pc_reg[6] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[6]),
        .Q(\reg_pc_reg_n_0_[6] ),
        .R(SS));
  FDRE \reg_pc_reg[7] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[7]),
        .Q(\reg_pc_reg_n_0_[7] ),
        .R(SS));
  FDRE \reg_pc_reg[8] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[8]),
        .Q(\reg_pc_reg_n_0_[8] ),
        .R(SS));
  FDRE \reg_pc_reg[9] 
       (.C(clk),
        .CE(reg_next_pc),
        .D(current_pc[9]),
        .Q(\reg_pc_reg_n_0_[9] ),
        .R(SS));
  LUT6 #(
    .INIT(64'hFF0EFF0AFF04FF00)) 
    \reg_sh[0]_i_1 
       (.I0(is_slli_srli_srai),
        .I1(\reg_sh[3]_i_2_n_0 ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(\reg_sh[0]_i_2_n_0 ),
        .I4(reg_sh1[0]),
        .I5(decoded_imm_j[11]),
        .O(\reg_sh[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFE010000)) 
    \reg_sh[0]_i_2 
       (.I0(\reg_sh_reg_n_0_[4] ),
        .I1(\reg_sh_reg_n_0_[3] ),
        .I2(\reg_sh_reg_n_0_[2] ),
        .I3(\reg_sh_reg_n_0_[0] ),
        .I4(\cpu_state_reg_n_0_[2] ),
        .O(\reg_sh[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0EFF0AFF04FF00)) 
    \reg_sh[1]_i_1 
       (.I0(is_slli_srli_srai),
        .I1(\reg_sh[3]_i_2_n_0 ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(\reg_sh[1]_i_2_n_0 ),
        .I4(reg_sh1[1]),
        .I5(decoded_imm_j[1]),
        .O(\reg_sh[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000FE000100)) 
    \reg_sh[1]_i_2 
       (.I0(\reg_sh_reg_n_0_[2] ),
        .I1(\reg_sh_reg_n_0_[3] ),
        .I2(\reg_sh_reg_n_0_[4] ),
        .I3(\cpu_state_reg_n_0_[2] ),
        .I4(\reg_sh_reg_n_0_[1] ),
        .I5(\reg_sh_reg_n_0_[0] ),
        .O(\reg_sh[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0EFF0AFF04FF00)) 
    \reg_sh[2]_i_1 
       (.I0(is_slli_srli_srai),
        .I1(\reg_sh[3]_i_2_n_0 ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(\reg_sh[2]_i_2_n_0 ),
        .I4(reg_sh1[2]),
        .I5(decoded_imm_j[2]),
        .O(\reg_sh[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0100000000)) 
    \reg_sh[2]_i_2 
       (.I0(\reg_sh_reg_n_0_[0] ),
        .I1(\reg_sh_reg_n_0_[1] ),
        .I2(\reg_sh_reg_n_0_[2] ),
        .I3(\reg_sh_reg_n_0_[3] ),
        .I4(\reg_sh_reg_n_0_[4] ),
        .I5(\cpu_state_reg_n_0_[2] ),
        .O(\reg_sh[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0EFF0AFF04FF00)) 
    \reg_sh[3]_i_1 
       (.I0(is_slli_srli_srai),
        .I1(\reg_sh[3]_i_2_n_0 ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(\reg_sh[3]_i_3_n_0 ),
        .I4(reg_sh1[3]),
        .I5(decoded_imm_j[3]),
        .O(\reg_sh[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_sh[3]_i_2 
       (.I0(decoded_imm_j[11]),
        .I1(decoded_imm_j[1]),
        .I2(decoded_imm_j[2]),
        .I3(decoded_imm_j[4]),
        .I4(decoded_imm_j[3]),
        .O(\reg_sh[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF00FF00100000000)) 
    \reg_sh[3]_i_3 
       (.I0(\reg_sh_reg_n_0_[0] ),
        .I1(\reg_sh_reg_n_0_[1] ),
        .I2(\reg_sh_reg_n_0_[2] ),
        .I3(\reg_sh_reg_n_0_[3] ),
        .I4(\reg_sh_reg_n_0_[4] ),
        .I5(\cpu_state_reg_n_0_[2] ),
        .O(\reg_sh[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFAAAAABAAAAAA)) 
    \reg_sh[4]_i_1 
       (.I0(\reg_sh[4]_i_2_n_0 ),
        .I1(\reg_sh_reg_n_0_[2] ),
        .I2(\reg_sh_reg_n_0_[3] ),
        .I3(\reg_sh[4]_i_3_n_0 ),
        .I4(\cpu_state_reg_n_0_[2] ),
        .I5(\reg_sh_reg_n_0_[4] ),
        .O(\reg_sh[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0E040A00)) 
    \reg_sh[4]_i_2 
       (.I0(is_slli_srli_srai),
        .I1(\reg_sh[3]_i_2_n_0 ),
        .I2(\cpu_state_reg_n_0_[2] ),
        .I3(decoded_imm_j[4]),
        .I4(reg_sh1[4]),
        .O(\reg_sh[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFEFEFEFF)) 
    \reg_sh[4]_i_3 
       (.I0(\reg_sh_reg_n_0_[4] ),
        .I1(\reg_sh_reg_n_0_[3] ),
        .I2(\reg_sh_reg_n_0_[2] ),
        .I3(\reg_sh_reg_n_0_[1] ),
        .I4(\reg_sh_reg_n_0_[0] ),
        .O(\reg_sh[4]_i_3_n_0 ));
  FDRE \reg_sh_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_sh[0]_i_1_n_0 ),
        .Q(\reg_sh_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_sh_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_sh[1]_i_1_n_0 ),
        .Q(\reg_sh_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_sh_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_sh[2]_i_1_n_0 ),
        .Q(\reg_sh_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_sh_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_sh[3]_i_1_n_0 ),
        .Q(\reg_sh_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_sh_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\reg_sh[4]_i_1_n_0 ),
        .Q(\reg_sh_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \send_bitcnt[2]_i_2 
       (.I0(iomem_wstrb[0]),
        .I1(\mem_addr_reg[13]_0 [1]),
        .I2(\mem_addr_reg[13]_0 [0]),
        .I3(\mem_addr_reg[5]_0 ),
        .I4(\send_pattern_reg[8] ),
        .I5(\send_bitcnt_reg[2] ),
        .O(\mem_wstrb_reg[0]_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    send_dummy_i_2
       (.I0(\mem_addr_reg[2]_2 [1]),
        .I1(\mem_addr_reg[2]_2 [0]),
        .I2(\mem_addr_reg[2]_2 [3]),
        .I3(\mem_addr_reg[2]_2 [2]),
        .O(\mem_addr_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \send_pattern[0]_i_3 
       (.I0(\send_pattern_reg[8]_0 ),
        .I1(\mem_addr_reg[5]_0 ),
        .I2(\mem_addr_reg[13]_0 [0]),
        .I3(\mem_addr_reg[13]_0 [1]),
        .I4(iomem_wstrb[0]),
        .O(\mem_addr_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \send_pattern[8]_i_1 
       (.I0(\mem_addr_reg[2]_0 ),
        .I1(Q[7]),
        .I2(mem_do_rinst_reg_0),
        .I3(\send_pattern_reg[8] ),
        .O(\mem_wdata_reg[7]_0 ));
  FDRE trap_reg
       (.C(clk),
        .CE(1'b1),
        .D(\cpu_state_reg_n_0_[7] ),
        .Q(trap_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "picosoc" *) 
module design_1_zcu104_0_0_picosoc
   (Q,
    E,
    reset_riscv,
    D,
    \mem_wstrb_reg[3] ,
    \slv_reg3_reg[0] ,
    iomem_ready_reg,
    \mem_wdata_reg[0] ,
    SR,
    ser_tx,
    S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    iomem_ready_reg_0,
    i_read_ack,
    \iomem_rdata_reg[31] ,
    o_write_message,
    i_read_message,
    o_write_ack,
    clk,
    ser_rx,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wstrb,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready,
    \mem_rdata_q_reg[31] );
  output [31:0]Q;
  output [3:0]E;
  output reset_riscv;
  output [31:0]D;
  output [3:0]\mem_wstrb_reg[3] ;
  output [0:0]\slv_reg3_reg[0] ;
  output iomem_ready_reg;
  output \mem_wdata_reg[0] ;
  output [0:0]SR;
  output ser_tx;
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input iomem_ready_reg_0;
  input i_read_ack;
  input [31:0]\iomem_rdata_reg[31] ;
  input [30:0]o_write_message;
  input [30:0]i_read_message;
  input o_write_ack;
  input clk;
  input ser_rx;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;
  input [31:0]\mem_rdata_q_reg[31] ;

  wire [31:0]D;
  wire [3:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire bram_n_39;
  wire clk;
  wire cpu_n_0;
  wire cpu_n_1;
  wire cpu_n_120;
  wire cpu_n_121;
  wire cpu_n_122;
  wire cpu_n_123;
  wire cpu_n_124;
  wire cpu_n_125;
  wire cpu_n_126;
  wire cpu_n_127;
  wire cpu_n_128;
  wire cpu_n_129;
  wire cpu_n_130;
  wire cpu_n_131;
  wire cpu_n_132;
  wire cpu_n_133;
  wire cpu_n_134;
  wire cpu_n_135;
  wire cpu_n_136;
  wire cpu_n_137;
  wire cpu_n_138;
  wire cpu_n_139;
  wire cpu_n_140;
  wire cpu_n_141;
  wire cpu_n_142;
  wire cpu_n_143;
  wire cpu_n_144;
  wire cpu_n_145;
  wire cpu_n_146;
  wire cpu_n_147;
  wire cpu_n_148;
  wire cpu_n_149;
  wire cpu_n_150;
  wire cpu_n_151;
  wire cpu_n_152;
  wire cpu_n_153;
  wire cpu_n_2;
  wire cpu_n_44;
  wire cpu_n_45;
  wire cpu_n_46;
  wire cpu_n_47;
  wire cpu_n_48;
  wire cpu_n_49;
  wire cpu_n_50;
  wire cpu_n_51;
  wire cpu_n_52;
  wire cpu_n_53;
  wire cpu_n_54;
  wire cpu_n_55;
  wire cpu_n_56;
  wire cpu_n_57;
  wire cpu_n_58;
  wire cpu_n_59;
  wire cpu_n_60;
  wire cpu_n_61;
  wire cpu_n_62;
  wire cpu_n_63;
  wire cpu_n_64;
  wire cpu_n_65;
  wire cpu_n_66;
  wire cpu_n_67;
  wire cpu_n_68;
  wire cpu_n_69;
  wire cpu_n_70;
  wire cpu_n_71;
  wire cpu_n_72;
  wire cpu_n_73;
  wire cpu_n_74;
  wire cpu_n_75;
  wire i_read_ack;
  wire [30:0]i_read_message;
  wire [31:0]\iomem_rdata_reg[31] ;
  wire iomem_ready_reg;
  wire iomem_ready_reg_0;
  wire [31:0]\mem_rdata_q_reg[31] ;
  wire \mem_wdata_reg[0] ;
  wire [3:0]\mem_wstrb_reg[3] ;
  wire o_write_ack;
  wire [30:0]o_write_message;
  wire [31:0]ram_rdata;
  wire ram_ready;
  wire ram_ready0;
  wire recv_buf_valid;
  wire reset_riscv;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [31:24]\s_bramconfig_inst/tdraaa/p_2_in ;
  wire [8:8]send_pattern;
  wire ser_rx;
  wire ser_tx;
  wire simpleuart_n_0;
  wire simpleuart_n_34;
  wire simpleuart_n_35;
  wire [7:0]simpleuart_reg_dat_do;
  wire [31:0]simpleuart_reg_div_do;
  wire [0:0]\slv_reg3_reg[0] ;

  design_1_zcu104_0_0_bram_config bram
       (.DINBDIN(\s_bramconfig_inst/tdraaa/p_2_in ),
        .Q({cpu_n_122,cpu_n_123,cpu_n_124,cpu_n_125,cpu_n_126,cpu_n_127,cpu_n_128,cpu_n_129,cpu_n_130,cpu_n_131,cpu_n_132,cpu_n_133}),
        .SS(SR),
        .WEBWE(cpu_n_75),
        .clk(clk),
        .mem_valid_i_3(cpu_n_0),
        .ram_block_reg_0_bram_1(cpu_n_140),
        .ram_block_reg_0_bram_1_0(cpu_n_141),
        .ram_block_reg_0_bram_1_1(cpu_n_74),
        .ram_block_reg_0_bram_2(cpu_n_142),
        .ram_block_reg_0_bram_2_0(cpu_n_143),
        .ram_block_reg_0_bram_2_1(cpu_n_73),
        .ram_block_reg_0_bram_3(cpu_n_144),
        .ram_block_reg_0_bram_3_0(cpu_n_145),
        .ram_block_reg_0_bram_3_1(cpu_n_72),
        .ram_block_reg_0_bram_4(cpu_n_146),
        .ram_block_reg_0_bram_4_0(cpu_n_147),
        .ram_block_reg_0_bram_4_1(cpu_n_71),
        .ram_block_reg_0_bram_5(cpu_n_148),
        .ram_block_reg_0_bram_5_0(cpu_n_149),
        .ram_block_reg_0_bram_5_1(cpu_n_70),
        .ram_block_reg_0_bram_6(cpu_n_69),
        .ram_block_reg_0_bram_7(cpu_n_151),
        .ram_block_reg_0_bram_7_0(cpu_n_152),
        .ram_block_reg_0_bram_7_1(cpu_n_68),
        .ram_block_reg_1_bram_0(cpu_n_67),
        .ram_block_reg_1_bram_1(cpu_n_66),
        .ram_block_reg_1_bram_2(cpu_n_65),
        .ram_block_reg_1_bram_3(cpu_n_64),
        .ram_block_reg_1_bram_4(cpu_n_63),
        .ram_block_reg_1_bram_5(cpu_n_62),
        .ram_block_reg_1_bram_6(cpu_n_61),
        .ram_block_reg_1_bram_7(cpu_n_60),
        .ram_block_reg_2_bram_0(Q[23:0]),
        .ram_block_reg_2_bram_0_0(cpu_n_59),
        .ram_block_reg_2_bram_1(cpu_n_58),
        .ram_block_reg_2_bram_2(cpu_n_57),
        .ram_block_reg_2_bram_3(cpu_n_56),
        .ram_block_reg_2_bram_4(cpu_n_55),
        .ram_block_reg_2_bram_5(cpu_n_54),
        .ram_block_reg_2_bram_6(cpu_n_150),
        .ram_block_reg_2_bram_6_0(cpu_n_53),
        .ram_block_reg_2_bram_7(cpu_n_52),
        .ram_block_reg_3_bram_0(cpu_n_1),
        .ram_block_reg_3_bram_0_0(cpu_n_51),
        .ram_block_reg_3_bram_1(cpu_n_50),
        .ram_block_reg_3_bram_2(cpu_n_49),
        .ram_block_reg_3_bram_3(cpu_n_48),
        .ram_block_reg_3_bram_4(cpu_n_47),
        .ram_block_reg_3_bram_5(cpu_n_46),
        .ram_block_reg_3_bram_6(cpu_n_2),
        .ram_block_reg_3_bram_6_0(cpu_n_45),
        .ram_block_reg_3_bram_7(cpu_n_44),
        .ram_rdata(ram_rdata),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arready(S_AXI_ARREADY),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awready(S_AXI_AWREADY),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wready(S_AXI_WREADY),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .\slv_reg3_reg[0] (reset_riscv),
        .\slv_reg3_reg[0]_0 (bram_n_39));
  design_1_zcu104_0_0_picorv32 cpu
       (.D(D),
        .DINBDIN(\s_bramconfig_inst/tdraaa/p_2_in ),
        .E(E),
        .Q(Q),
        .SS(SR),
        .WEBWE(cpu_n_75),
        .clk(clk),
        .i_read_ack(i_read_ack),
        .i_read_message(i_read_message),
        .\iomem_rdata_reg[31] (\iomem_rdata_reg[31] ),
        .iomem_ready_reg(iomem_ready_reg),
        .iomem_ready_reg_0(iomem_ready_reg_0),
        .\mem_addr_reg[13]_0 ({cpu_n_122,cpu_n_123,cpu_n_124,cpu_n_125,cpu_n_126,cpu_n_127,cpu_n_128,cpu_n_129,cpu_n_130,cpu_n_131,cpu_n_132,cpu_n_133}),
        .\mem_addr_reg[14]_0 (cpu_n_141),
        .\mem_addr_reg[14]_1 (cpu_n_142),
        .\mem_addr_reg[14]_2 (cpu_n_144),
        .\mem_addr_reg[14]_3 (cpu_n_146),
        .\mem_addr_reg[14]_4 (cpu_n_148),
        .\mem_addr_reg[14]_5 (cpu_n_150),
        .\mem_addr_reg[14]_6 (cpu_n_152),
        .\mem_addr_reg[15]_0 (cpu_n_140),
        .\mem_addr_reg[15]_1 (cpu_n_143),
        .\mem_addr_reg[15]_2 (cpu_n_149),
        .\mem_addr_reg[15]_3 (cpu_n_151),
        .\mem_addr_reg[16]_0 (cpu_n_1),
        .\mem_addr_reg[16]_1 (cpu_n_2),
        .\mem_addr_reg[16]_2 (cpu_n_145),
        .\mem_addr_reg[16]_3 (cpu_n_147),
        .\mem_addr_reg[2]_0 (cpu_n_120),
        .\mem_addr_reg[2]_1 (cpu_n_134),
        .\mem_addr_reg[2]_2 ({cpu_n_135,cpu_n_136,cpu_n_137,cpu_n_138}),
        .\mem_addr_reg[5]_0 (cpu_n_121),
        .mem_do_rinst_reg_0(reset_riscv),
        .\mem_rdata_q_reg[31]_0 (simpleuart_reg_div_do),
        .\mem_rdata_q_reg[31]_1 (\mem_rdata_q_reg[31] ),
        .mem_valid_reg_0(bram_n_39),
        .\mem_wdata_reg[0]_0 (\mem_wdata_reg[0] ),
        .\mem_wdata_reg[7]_0 (send_pattern),
        .\mem_wstrb_reg[0]_0 (cpu_n_68),
        .\mem_wstrb_reg[0]_1 (cpu_n_69),
        .\mem_wstrb_reg[0]_2 (cpu_n_70),
        .\mem_wstrb_reg[0]_3 (cpu_n_71),
        .\mem_wstrb_reg[0]_4 (cpu_n_72),
        .\mem_wstrb_reg[0]_5 (cpu_n_73),
        .\mem_wstrb_reg[0]_6 (cpu_n_74),
        .\mem_wstrb_reg[0]_7 (cpu_n_139),
        .\mem_wstrb_reg[1]_0 (cpu_n_60),
        .\mem_wstrb_reg[1]_1 (cpu_n_61),
        .\mem_wstrb_reg[1]_2 (cpu_n_62),
        .\mem_wstrb_reg[1]_3 (cpu_n_63),
        .\mem_wstrb_reg[1]_4 (cpu_n_64),
        .\mem_wstrb_reg[1]_5 (cpu_n_65),
        .\mem_wstrb_reg[1]_6 (cpu_n_66),
        .\mem_wstrb_reg[1]_7 (cpu_n_67),
        .\mem_wstrb_reg[2]_0 (cpu_n_52),
        .\mem_wstrb_reg[2]_1 (cpu_n_53),
        .\mem_wstrb_reg[2]_2 (cpu_n_54),
        .\mem_wstrb_reg[2]_3 (cpu_n_55),
        .\mem_wstrb_reg[2]_4 (cpu_n_56),
        .\mem_wstrb_reg[2]_5 (cpu_n_57),
        .\mem_wstrb_reg[2]_6 (cpu_n_58),
        .\mem_wstrb_reg[2]_7 (cpu_n_59),
        .\mem_wstrb_reg[2]_8 (cpu_n_153),
        .\mem_wstrb_reg[3]_0 (cpu_n_44),
        .\mem_wstrb_reg[3]_1 (cpu_n_45),
        .\mem_wstrb_reg[3]_2 (cpu_n_46),
        .\mem_wstrb_reg[3]_3 (cpu_n_47),
        .\mem_wstrb_reg[3]_4 (cpu_n_48),
        .\mem_wstrb_reg[3]_5 (cpu_n_49),
        .\mem_wstrb_reg[3]_6 (cpu_n_50),
        .\mem_wstrb_reg[3]_7 (cpu_n_51),
        .\mem_wstrb_reg[3]_8 (\mem_wstrb_reg[3] ),
        .o_write_ack(o_write_ack),
        .o_write_message(o_write_message),
        .ram_rdata(ram_rdata),
        .ram_ready(ram_ready),
        .ram_ready0(ram_ready0),
        .recv_buf_valid(recv_buf_valid),
        .\send_bitcnt_reg[2] (simpleuart_n_34),
        .\send_pattern_reg[8] (simpleuart_n_0),
        .\send_pattern_reg[8]_0 (simpleuart_n_35),
        .simpleuart_reg_dat_do(simpleuart_reg_dat_do),
        .\slv_reg3_reg[0] (\slv_reg3_reg[0] ),
        .trap_reg_0(cpu_n_0));
  FDRE ram_ready_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_ready0),
        .Q(ram_ready),
        .R(1'b0));
  design_1_zcu104_0_0_simpleuart simpleuart
       (.D(send_pattern),
        .E({cpu_n_135,cpu_n_136,cpu_n_137,cpu_n_138}),
        .Q(simpleuart_reg_div_do),
        .SS(SR),
        .\cfg_divider_reg[31]_0 (Q),
        .clk(clk),
        .recv_buf_valid(recv_buf_valid),
        .recv_buf_valid_reg_0(cpu_n_121),
        .recv_buf_valid_reg_1(cpu_n_153),
        .\send_bitcnt_reg[1]_0 (reset_riscv),
        .\send_bitcnt_reg[2]_0 (simpleuart_n_35),
        .\send_bitcnt_reg[2]_1 (cpu_n_139),
        .\send_bitcnt_reg[3]_0 (simpleuart_n_34),
        .\send_divcnt_reg[31]_0 (cpu_n_120),
        .send_dummy_reg_0(simpleuart_n_0),
        .send_dummy_reg_1(cpu_n_134),
        .ser_rx(ser_rx),
        .ser_tx(ser_tx),
        .simpleuart_reg_dat_do(simpleuart_reg_dat_do));
endmodule

(* ORIG_REF_NAME = "ram" *) 
module design_1_zcu104_0_0_ram
   (DOUTADOUT,
    ram_rdata,
    ram_block_reg_1_bram_7_0,
    ram_block_reg_2_bram_7_0,
    ram_block_reg_3_bram_7_0,
    doa_ok,
    s00_axi_aclk,
    clk,
    ram_block_reg_3_bram_0_0,
    Q,
    ram_block_reg_3_bram_7_1,
    ram_block_reg_3_bram_0_1,
    ram_block_reg_2_bram_0_0,
    WEBWE,
    ram_block_reg_0_bram_1_0,
    ram_block_reg_0_bram_1_1,
    ram_block_reg_0_bram_1_2,
    ram_block_reg_0_bram_2_0,
    ram_block_reg_0_bram_2_1,
    ram_block_reg_0_bram_2_2,
    ram_block_reg_0_bram_3_0,
    ram_block_reg_0_bram_3_1,
    ram_block_reg_0_bram_3_2,
    ram_block_reg_0_bram_4_0,
    ram_block_reg_0_bram_4_1,
    ram_block_reg_0_bram_4_2,
    ram_block_reg_0_bram_5_0,
    ram_block_reg_0_bram_5_1,
    ram_block_reg_0_bram_5_2,
    ram_block_reg_2_bram_6_0,
    ram_block_reg_3_bram_6_0,
    ram_block_reg_0_bram_6_0,
    ram_block_reg_0_bram_7_0,
    ram_block_reg_0_bram_7_1,
    ram_block_reg_0_bram_7_2,
    ram_block_reg_1_bram_0_0,
    ram_block_reg_1_bram_1_0,
    ram_block_reg_1_bram_2_0,
    ram_block_reg_1_bram_3_0,
    ram_block_reg_1_bram_4_0,
    ram_block_reg_1_bram_5_0,
    ram_block_reg_1_bram_6_0,
    ram_block_reg_1_bram_7_1,
    ram_block_reg_2_bram_0_1,
    ram_block_reg_2_bram_1_0,
    ram_block_reg_2_bram_2_0,
    ram_block_reg_2_bram_3_0,
    ram_block_reg_2_bram_4_0,
    ram_block_reg_2_bram_5_0,
    ram_block_reg_2_bram_6_1,
    ram_block_reg_2_bram_7_1,
    ADDRARDADDR,
    DINBDIN,
    ram_block_reg_3_bram_0_2,
    ram_block_reg_3_bram_1_0,
    ram_block_reg_3_bram_2_0,
    ram_block_reg_3_bram_3_0,
    ram_block_reg_3_bram_4_0,
    ram_block_reg_3_bram_5_0,
    ram_block_reg_3_bram_6_1,
    ram_block_reg_3_bram_7_2);
  output [7:0]DOUTADOUT;
  output [31:0]ram_rdata;
  output [7:0]ram_block_reg_1_bram_7_0;
  output [7:0]ram_block_reg_2_bram_7_0;
  output [7:0]ram_block_reg_3_bram_7_0;
  output doa_ok;
  input s00_axi_aclk;
  input clk;
  input ram_block_reg_3_bram_0_0;
  input [19:0]Q;
  input [11:0]ram_block_reg_3_bram_7_1;
  input [31:0]ram_block_reg_3_bram_0_1;
  input [23:0]ram_block_reg_2_bram_0_0;
  input [0:0]WEBWE;
  input ram_block_reg_0_bram_1_0;
  input ram_block_reg_0_bram_1_1;
  input [0:0]ram_block_reg_0_bram_1_2;
  input ram_block_reg_0_bram_2_0;
  input ram_block_reg_0_bram_2_1;
  input [0:0]ram_block_reg_0_bram_2_2;
  input ram_block_reg_0_bram_3_0;
  input ram_block_reg_0_bram_3_1;
  input [0:0]ram_block_reg_0_bram_3_2;
  input ram_block_reg_0_bram_4_0;
  input ram_block_reg_0_bram_4_1;
  input [0:0]ram_block_reg_0_bram_4_2;
  input ram_block_reg_0_bram_5_0;
  input ram_block_reg_0_bram_5_1;
  input [0:0]ram_block_reg_0_bram_5_2;
  input ram_block_reg_2_bram_6_0;
  input ram_block_reg_3_bram_6_0;
  input [0:0]ram_block_reg_0_bram_6_0;
  input ram_block_reg_0_bram_7_0;
  input ram_block_reg_0_bram_7_1;
  input [0:0]ram_block_reg_0_bram_7_2;
  input [0:0]ram_block_reg_1_bram_0_0;
  input [0:0]ram_block_reg_1_bram_1_0;
  input [0:0]ram_block_reg_1_bram_2_0;
  input [0:0]ram_block_reg_1_bram_3_0;
  input [0:0]ram_block_reg_1_bram_4_0;
  input [0:0]ram_block_reg_1_bram_5_0;
  input [0:0]ram_block_reg_1_bram_6_0;
  input [0:0]ram_block_reg_1_bram_7_1;
  input [0:0]ram_block_reg_2_bram_0_1;
  input [0:0]ram_block_reg_2_bram_1_0;
  input [0:0]ram_block_reg_2_bram_2_0;
  input [0:0]ram_block_reg_2_bram_3_0;
  input [0:0]ram_block_reg_2_bram_4_0;
  input [0:0]ram_block_reg_2_bram_5_0;
  input [0:0]ram_block_reg_2_bram_6_1;
  input [0:0]ram_block_reg_2_bram_7_1;
  input [11:0]ADDRARDADDR;
  input [7:0]DINBDIN;
  input [0:0]ram_block_reg_3_bram_0_2;
  input [0:0]ram_block_reg_3_bram_1_0;
  input [0:0]ram_block_reg_3_bram_2_0;
  input [0:0]ram_block_reg_3_bram_3_0;
  input [0:0]ram_block_reg_3_bram_4_0;
  input [0:0]ram_block_reg_3_bram_5_0;
  input [0:0]ram_block_reg_3_bram_6_1;
  input [0:0]ram_block_reg_3_bram_7_2;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINBDIN;
  wire [7:0]DOUTADOUT;
  wire [19:0]Q;
  wire [0:0]WEBWE;
  wire clk;
  wire doa_ok;
  wire [31:24]p_1_in;
  wire ram_block_reg_0_bram_0_i_1_n_0;
  wire ram_block_reg_0_bram_0_i_3_n_0;
  wire ram_block_reg_0_bram_0_n_0;
  wire ram_block_reg_0_bram_0_n_1;
  wire ram_block_reg_0_bram_0_n_132;
  wire ram_block_reg_0_bram_0_n_133;
  wire ram_block_reg_0_bram_0_n_134;
  wire ram_block_reg_0_bram_0_n_135;
  wire ram_block_reg_0_bram_0_n_136;
  wire ram_block_reg_0_bram_0_n_137;
  wire ram_block_reg_0_bram_0_n_138;
  wire ram_block_reg_0_bram_0_n_139;
  wire ram_block_reg_0_bram_0_n_28;
  wire ram_block_reg_0_bram_0_n_29;
  wire ram_block_reg_0_bram_0_n_30;
  wire ram_block_reg_0_bram_0_n_31;
  wire ram_block_reg_0_bram_0_n_32;
  wire ram_block_reg_0_bram_0_n_33;
  wire ram_block_reg_0_bram_0_n_34;
  wire ram_block_reg_0_bram_0_n_35;
  wire ram_block_reg_0_bram_0_n_60;
  wire ram_block_reg_0_bram_0_n_61;
  wire ram_block_reg_0_bram_0_n_62;
  wire ram_block_reg_0_bram_0_n_63;
  wire ram_block_reg_0_bram_0_n_64;
  wire ram_block_reg_0_bram_0_n_65;
  wire ram_block_reg_0_bram_0_n_66;
  wire ram_block_reg_0_bram_0_n_67;
  wire ram_block_reg_0_bram_1_0;
  wire ram_block_reg_0_bram_1_1;
  wire [0:0]ram_block_reg_0_bram_1_2;
  wire ram_block_reg_0_bram_1_i_1_n_0;
  wire ram_block_reg_0_bram_1_i_3_n_0;
  wire ram_block_reg_0_bram_1_i_5_n_0;
  wire ram_block_reg_0_bram_1_n_0;
  wire ram_block_reg_0_bram_1_n_1;
  wire ram_block_reg_0_bram_1_n_132;
  wire ram_block_reg_0_bram_1_n_133;
  wire ram_block_reg_0_bram_1_n_134;
  wire ram_block_reg_0_bram_1_n_135;
  wire ram_block_reg_0_bram_1_n_136;
  wire ram_block_reg_0_bram_1_n_137;
  wire ram_block_reg_0_bram_1_n_138;
  wire ram_block_reg_0_bram_1_n_139;
  wire ram_block_reg_0_bram_1_n_28;
  wire ram_block_reg_0_bram_1_n_29;
  wire ram_block_reg_0_bram_1_n_30;
  wire ram_block_reg_0_bram_1_n_31;
  wire ram_block_reg_0_bram_1_n_32;
  wire ram_block_reg_0_bram_1_n_33;
  wire ram_block_reg_0_bram_1_n_34;
  wire ram_block_reg_0_bram_1_n_35;
  wire ram_block_reg_0_bram_1_n_60;
  wire ram_block_reg_0_bram_1_n_61;
  wire ram_block_reg_0_bram_1_n_62;
  wire ram_block_reg_0_bram_1_n_63;
  wire ram_block_reg_0_bram_1_n_64;
  wire ram_block_reg_0_bram_1_n_65;
  wire ram_block_reg_0_bram_1_n_66;
  wire ram_block_reg_0_bram_1_n_67;
  wire ram_block_reg_0_bram_2_0;
  wire ram_block_reg_0_bram_2_1;
  wire [0:0]ram_block_reg_0_bram_2_2;
  wire ram_block_reg_0_bram_2_i_1_n_0;
  wire ram_block_reg_0_bram_2_i_3_n_0;
  wire ram_block_reg_0_bram_2_i_5_n_0;
  wire ram_block_reg_0_bram_2_n_0;
  wire ram_block_reg_0_bram_2_n_1;
  wire ram_block_reg_0_bram_2_n_132;
  wire ram_block_reg_0_bram_2_n_133;
  wire ram_block_reg_0_bram_2_n_134;
  wire ram_block_reg_0_bram_2_n_135;
  wire ram_block_reg_0_bram_2_n_136;
  wire ram_block_reg_0_bram_2_n_137;
  wire ram_block_reg_0_bram_2_n_138;
  wire ram_block_reg_0_bram_2_n_139;
  wire ram_block_reg_0_bram_2_n_28;
  wire ram_block_reg_0_bram_2_n_29;
  wire ram_block_reg_0_bram_2_n_30;
  wire ram_block_reg_0_bram_2_n_31;
  wire ram_block_reg_0_bram_2_n_32;
  wire ram_block_reg_0_bram_2_n_33;
  wire ram_block_reg_0_bram_2_n_34;
  wire ram_block_reg_0_bram_2_n_35;
  wire ram_block_reg_0_bram_2_n_60;
  wire ram_block_reg_0_bram_2_n_61;
  wire ram_block_reg_0_bram_2_n_62;
  wire ram_block_reg_0_bram_2_n_63;
  wire ram_block_reg_0_bram_2_n_64;
  wire ram_block_reg_0_bram_2_n_65;
  wire ram_block_reg_0_bram_2_n_66;
  wire ram_block_reg_0_bram_2_n_67;
  wire ram_block_reg_0_bram_3_0;
  wire ram_block_reg_0_bram_3_1;
  wire [0:0]ram_block_reg_0_bram_3_2;
  wire ram_block_reg_0_bram_3_i_1_n_0;
  wire ram_block_reg_0_bram_3_i_3_n_0;
  wire ram_block_reg_0_bram_3_i_5_n_0;
  wire ram_block_reg_0_bram_3_n_0;
  wire ram_block_reg_0_bram_3_n_1;
  wire ram_block_reg_0_bram_3_n_132;
  wire ram_block_reg_0_bram_3_n_133;
  wire ram_block_reg_0_bram_3_n_134;
  wire ram_block_reg_0_bram_3_n_135;
  wire ram_block_reg_0_bram_3_n_136;
  wire ram_block_reg_0_bram_3_n_137;
  wire ram_block_reg_0_bram_3_n_138;
  wire ram_block_reg_0_bram_3_n_139;
  wire ram_block_reg_0_bram_3_n_28;
  wire ram_block_reg_0_bram_3_n_29;
  wire ram_block_reg_0_bram_3_n_30;
  wire ram_block_reg_0_bram_3_n_31;
  wire ram_block_reg_0_bram_3_n_32;
  wire ram_block_reg_0_bram_3_n_33;
  wire ram_block_reg_0_bram_3_n_34;
  wire ram_block_reg_0_bram_3_n_35;
  wire ram_block_reg_0_bram_3_n_60;
  wire ram_block_reg_0_bram_3_n_61;
  wire ram_block_reg_0_bram_3_n_62;
  wire ram_block_reg_0_bram_3_n_63;
  wire ram_block_reg_0_bram_3_n_64;
  wire ram_block_reg_0_bram_3_n_65;
  wire ram_block_reg_0_bram_3_n_66;
  wire ram_block_reg_0_bram_3_n_67;
  wire ram_block_reg_0_bram_4_0;
  wire ram_block_reg_0_bram_4_1;
  wire [0:0]ram_block_reg_0_bram_4_2;
  wire ram_block_reg_0_bram_4_i_1_n_0;
  wire ram_block_reg_0_bram_4_i_3_n_0;
  wire ram_block_reg_0_bram_4_i_5_n_0;
  wire ram_block_reg_0_bram_4_n_0;
  wire ram_block_reg_0_bram_4_n_1;
  wire ram_block_reg_0_bram_4_n_132;
  wire ram_block_reg_0_bram_4_n_133;
  wire ram_block_reg_0_bram_4_n_134;
  wire ram_block_reg_0_bram_4_n_135;
  wire ram_block_reg_0_bram_4_n_136;
  wire ram_block_reg_0_bram_4_n_137;
  wire ram_block_reg_0_bram_4_n_138;
  wire ram_block_reg_0_bram_4_n_139;
  wire ram_block_reg_0_bram_4_n_28;
  wire ram_block_reg_0_bram_4_n_29;
  wire ram_block_reg_0_bram_4_n_30;
  wire ram_block_reg_0_bram_4_n_31;
  wire ram_block_reg_0_bram_4_n_32;
  wire ram_block_reg_0_bram_4_n_33;
  wire ram_block_reg_0_bram_4_n_34;
  wire ram_block_reg_0_bram_4_n_35;
  wire ram_block_reg_0_bram_4_n_60;
  wire ram_block_reg_0_bram_4_n_61;
  wire ram_block_reg_0_bram_4_n_62;
  wire ram_block_reg_0_bram_4_n_63;
  wire ram_block_reg_0_bram_4_n_64;
  wire ram_block_reg_0_bram_4_n_65;
  wire ram_block_reg_0_bram_4_n_66;
  wire ram_block_reg_0_bram_4_n_67;
  wire ram_block_reg_0_bram_5_0;
  wire ram_block_reg_0_bram_5_1;
  wire [0:0]ram_block_reg_0_bram_5_2;
  wire ram_block_reg_0_bram_5_i_1_n_0;
  wire ram_block_reg_0_bram_5_i_3_n_0;
  wire ram_block_reg_0_bram_5_i_5_n_0;
  wire ram_block_reg_0_bram_5_n_0;
  wire ram_block_reg_0_bram_5_n_1;
  wire ram_block_reg_0_bram_5_n_132;
  wire ram_block_reg_0_bram_5_n_133;
  wire ram_block_reg_0_bram_5_n_134;
  wire ram_block_reg_0_bram_5_n_135;
  wire ram_block_reg_0_bram_5_n_136;
  wire ram_block_reg_0_bram_5_n_137;
  wire ram_block_reg_0_bram_5_n_138;
  wire ram_block_reg_0_bram_5_n_139;
  wire ram_block_reg_0_bram_5_n_28;
  wire ram_block_reg_0_bram_5_n_29;
  wire ram_block_reg_0_bram_5_n_30;
  wire ram_block_reg_0_bram_5_n_31;
  wire ram_block_reg_0_bram_5_n_32;
  wire ram_block_reg_0_bram_5_n_33;
  wire ram_block_reg_0_bram_5_n_34;
  wire ram_block_reg_0_bram_5_n_35;
  wire ram_block_reg_0_bram_5_n_60;
  wire ram_block_reg_0_bram_5_n_61;
  wire ram_block_reg_0_bram_5_n_62;
  wire ram_block_reg_0_bram_5_n_63;
  wire ram_block_reg_0_bram_5_n_64;
  wire ram_block_reg_0_bram_5_n_65;
  wire ram_block_reg_0_bram_5_n_66;
  wire ram_block_reg_0_bram_5_n_67;
  wire [0:0]ram_block_reg_0_bram_6_0;
  wire ram_block_reg_0_bram_6_i_1_n_0;
  wire ram_block_reg_0_bram_6_i_3_n_0;
  wire ram_block_reg_0_bram_6_i_5_n_0;
  wire ram_block_reg_0_bram_6_n_0;
  wire ram_block_reg_0_bram_6_n_1;
  wire ram_block_reg_0_bram_6_n_132;
  wire ram_block_reg_0_bram_6_n_133;
  wire ram_block_reg_0_bram_6_n_134;
  wire ram_block_reg_0_bram_6_n_135;
  wire ram_block_reg_0_bram_6_n_136;
  wire ram_block_reg_0_bram_6_n_137;
  wire ram_block_reg_0_bram_6_n_138;
  wire ram_block_reg_0_bram_6_n_139;
  wire ram_block_reg_0_bram_6_n_28;
  wire ram_block_reg_0_bram_6_n_29;
  wire ram_block_reg_0_bram_6_n_30;
  wire ram_block_reg_0_bram_6_n_31;
  wire ram_block_reg_0_bram_6_n_32;
  wire ram_block_reg_0_bram_6_n_33;
  wire ram_block_reg_0_bram_6_n_34;
  wire ram_block_reg_0_bram_6_n_35;
  wire ram_block_reg_0_bram_6_n_60;
  wire ram_block_reg_0_bram_6_n_61;
  wire ram_block_reg_0_bram_6_n_62;
  wire ram_block_reg_0_bram_6_n_63;
  wire ram_block_reg_0_bram_6_n_64;
  wire ram_block_reg_0_bram_6_n_65;
  wire ram_block_reg_0_bram_6_n_66;
  wire ram_block_reg_0_bram_6_n_67;
  wire ram_block_reg_0_bram_7_0;
  wire ram_block_reg_0_bram_7_1;
  wire [0:0]ram_block_reg_0_bram_7_2;
  wire ram_block_reg_0_bram_7_i_1_n_0;
  wire ram_block_reg_0_bram_7_i_3_n_0;
  wire ram_block_reg_0_bram_7_i_5_n_0;
  wire [0:0]ram_block_reg_1_bram_0_0;
  wire ram_block_reg_1_bram_0_i_1_n_0;
  wire ram_block_reg_1_bram_0_n_0;
  wire ram_block_reg_1_bram_0_n_1;
  wire ram_block_reg_1_bram_0_n_132;
  wire ram_block_reg_1_bram_0_n_133;
  wire ram_block_reg_1_bram_0_n_134;
  wire ram_block_reg_1_bram_0_n_135;
  wire ram_block_reg_1_bram_0_n_136;
  wire ram_block_reg_1_bram_0_n_137;
  wire ram_block_reg_1_bram_0_n_138;
  wire ram_block_reg_1_bram_0_n_139;
  wire ram_block_reg_1_bram_0_n_28;
  wire ram_block_reg_1_bram_0_n_29;
  wire ram_block_reg_1_bram_0_n_30;
  wire ram_block_reg_1_bram_0_n_31;
  wire ram_block_reg_1_bram_0_n_32;
  wire ram_block_reg_1_bram_0_n_33;
  wire ram_block_reg_1_bram_0_n_34;
  wire ram_block_reg_1_bram_0_n_35;
  wire ram_block_reg_1_bram_0_n_60;
  wire ram_block_reg_1_bram_0_n_61;
  wire ram_block_reg_1_bram_0_n_62;
  wire ram_block_reg_1_bram_0_n_63;
  wire ram_block_reg_1_bram_0_n_64;
  wire ram_block_reg_1_bram_0_n_65;
  wire ram_block_reg_1_bram_0_n_66;
  wire ram_block_reg_1_bram_0_n_67;
  wire [0:0]ram_block_reg_1_bram_1_0;
  wire ram_block_reg_1_bram_1_i_1_n_0;
  wire ram_block_reg_1_bram_1_n_0;
  wire ram_block_reg_1_bram_1_n_1;
  wire ram_block_reg_1_bram_1_n_132;
  wire ram_block_reg_1_bram_1_n_133;
  wire ram_block_reg_1_bram_1_n_134;
  wire ram_block_reg_1_bram_1_n_135;
  wire ram_block_reg_1_bram_1_n_136;
  wire ram_block_reg_1_bram_1_n_137;
  wire ram_block_reg_1_bram_1_n_138;
  wire ram_block_reg_1_bram_1_n_139;
  wire ram_block_reg_1_bram_1_n_28;
  wire ram_block_reg_1_bram_1_n_29;
  wire ram_block_reg_1_bram_1_n_30;
  wire ram_block_reg_1_bram_1_n_31;
  wire ram_block_reg_1_bram_1_n_32;
  wire ram_block_reg_1_bram_1_n_33;
  wire ram_block_reg_1_bram_1_n_34;
  wire ram_block_reg_1_bram_1_n_35;
  wire ram_block_reg_1_bram_1_n_60;
  wire ram_block_reg_1_bram_1_n_61;
  wire ram_block_reg_1_bram_1_n_62;
  wire ram_block_reg_1_bram_1_n_63;
  wire ram_block_reg_1_bram_1_n_64;
  wire ram_block_reg_1_bram_1_n_65;
  wire ram_block_reg_1_bram_1_n_66;
  wire ram_block_reg_1_bram_1_n_67;
  wire [0:0]ram_block_reg_1_bram_2_0;
  wire ram_block_reg_1_bram_2_i_1_n_0;
  wire ram_block_reg_1_bram_2_n_0;
  wire ram_block_reg_1_bram_2_n_1;
  wire ram_block_reg_1_bram_2_n_132;
  wire ram_block_reg_1_bram_2_n_133;
  wire ram_block_reg_1_bram_2_n_134;
  wire ram_block_reg_1_bram_2_n_135;
  wire ram_block_reg_1_bram_2_n_136;
  wire ram_block_reg_1_bram_2_n_137;
  wire ram_block_reg_1_bram_2_n_138;
  wire ram_block_reg_1_bram_2_n_139;
  wire ram_block_reg_1_bram_2_n_28;
  wire ram_block_reg_1_bram_2_n_29;
  wire ram_block_reg_1_bram_2_n_30;
  wire ram_block_reg_1_bram_2_n_31;
  wire ram_block_reg_1_bram_2_n_32;
  wire ram_block_reg_1_bram_2_n_33;
  wire ram_block_reg_1_bram_2_n_34;
  wire ram_block_reg_1_bram_2_n_35;
  wire ram_block_reg_1_bram_2_n_60;
  wire ram_block_reg_1_bram_2_n_61;
  wire ram_block_reg_1_bram_2_n_62;
  wire ram_block_reg_1_bram_2_n_63;
  wire ram_block_reg_1_bram_2_n_64;
  wire ram_block_reg_1_bram_2_n_65;
  wire ram_block_reg_1_bram_2_n_66;
  wire ram_block_reg_1_bram_2_n_67;
  wire [0:0]ram_block_reg_1_bram_3_0;
  wire ram_block_reg_1_bram_3_i_1_n_0;
  wire ram_block_reg_1_bram_3_n_0;
  wire ram_block_reg_1_bram_3_n_1;
  wire ram_block_reg_1_bram_3_n_132;
  wire ram_block_reg_1_bram_3_n_133;
  wire ram_block_reg_1_bram_3_n_134;
  wire ram_block_reg_1_bram_3_n_135;
  wire ram_block_reg_1_bram_3_n_136;
  wire ram_block_reg_1_bram_3_n_137;
  wire ram_block_reg_1_bram_3_n_138;
  wire ram_block_reg_1_bram_3_n_139;
  wire ram_block_reg_1_bram_3_n_28;
  wire ram_block_reg_1_bram_3_n_29;
  wire ram_block_reg_1_bram_3_n_30;
  wire ram_block_reg_1_bram_3_n_31;
  wire ram_block_reg_1_bram_3_n_32;
  wire ram_block_reg_1_bram_3_n_33;
  wire ram_block_reg_1_bram_3_n_34;
  wire ram_block_reg_1_bram_3_n_35;
  wire ram_block_reg_1_bram_3_n_60;
  wire ram_block_reg_1_bram_3_n_61;
  wire ram_block_reg_1_bram_3_n_62;
  wire ram_block_reg_1_bram_3_n_63;
  wire ram_block_reg_1_bram_3_n_64;
  wire ram_block_reg_1_bram_3_n_65;
  wire ram_block_reg_1_bram_3_n_66;
  wire ram_block_reg_1_bram_3_n_67;
  wire [0:0]ram_block_reg_1_bram_4_0;
  wire ram_block_reg_1_bram_4_i_1_n_0;
  wire ram_block_reg_1_bram_4_n_0;
  wire ram_block_reg_1_bram_4_n_1;
  wire ram_block_reg_1_bram_4_n_132;
  wire ram_block_reg_1_bram_4_n_133;
  wire ram_block_reg_1_bram_4_n_134;
  wire ram_block_reg_1_bram_4_n_135;
  wire ram_block_reg_1_bram_4_n_136;
  wire ram_block_reg_1_bram_4_n_137;
  wire ram_block_reg_1_bram_4_n_138;
  wire ram_block_reg_1_bram_4_n_139;
  wire ram_block_reg_1_bram_4_n_28;
  wire ram_block_reg_1_bram_4_n_29;
  wire ram_block_reg_1_bram_4_n_30;
  wire ram_block_reg_1_bram_4_n_31;
  wire ram_block_reg_1_bram_4_n_32;
  wire ram_block_reg_1_bram_4_n_33;
  wire ram_block_reg_1_bram_4_n_34;
  wire ram_block_reg_1_bram_4_n_35;
  wire ram_block_reg_1_bram_4_n_60;
  wire ram_block_reg_1_bram_4_n_61;
  wire ram_block_reg_1_bram_4_n_62;
  wire ram_block_reg_1_bram_4_n_63;
  wire ram_block_reg_1_bram_4_n_64;
  wire ram_block_reg_1_bram_4_n_65;
  wire ram_block_reg_1_bram_4_n_66;
  wire ram_block_reg_1_bram_4_n_67;
  wire [0:0]ram_block_reg_1_bram_5_0;
  wire ram_block_reg_1_bram_5_i_1_n_0;
  wire ram_block_reg_1_bram_5_n_0;
  wire ram_block_reg_1_bram_5_n_1;
  wire ram_block_reg_1_bram_5_n_132;
  wire ram_block_reg_1_bram_5_n_133;
  wire ram_block_reg_1_bram_5_n_134;
  wire ram_block_reg_1_bram_5_n_135;
  wire ram_block_reg_1_bram_5_n_136;
  wire ram_block_reg_1_bram_5_n_137;
  wire ram_block_reg_1_bram_5_n_138;
  wire ram_block_reg_1_bram_5_n_139;
  wire ram_block_reg_1_bram_5_n_28;
  wire ram_block_reg_1_bram_5_n_29;
  wire ram_block_reg_1_bram_5_n_30;
  wire ram_block_reg_1_bram_5_n_31;
  wire ram_block_reg_1_bram_5_n_32;
  wire ram_block_reg_1_bram_5_n_33;
  wire ram_block_reg_1_bram_5_n_34;
  wire ram_block_reg_1_bram_5_n_35;
  wire ram_block_reg_1_bram_5_n_60;
  wire ram_block_reg_1_bram_5_n_61;
  wire ram_block_reg_1_bram_5_n_62;
  wire ram_block_reg_1_bram_5_n_63;
  wire ram_block_reg_1_bram_5_n_64;
  wire ram_block_reg_1_bram_5_n_65;
  wire ram_block_reg_1_bram_5_n_66;
  wire ram_block_reg_1_bram_5_n_67;
  wire [0:0]ram_block_reg_1_bram_6_0;
  wire ram_block_reg_1_bram_6_i_1_n_0;
  wire ram_block_reg_1_bram_6_n_0;
  wire ram_block_reg_1_bram_6_n_1;
  wire ram_block_reg_1_bram_6_n_132;
  wire ram_block_reg_1_bram_6_n_133;
  wire ram_block_reg_1_bram_6_n_134;
  wire ram_block_reg_1_bram_6_n_135;
  wire ram_block_reg_1_bram_6_n_136;
  wire ram_block_reg_1_bram_6_n_137;
  wire ram_block_reg_1_bram_6_n_138;
  wire ram_block_reg_1_bram_6_n_139;
  wire ram_block_reg_1_bram_6_n_28;
  wire ram_block_reg_1_bram_6_n_29;
  wire ram_block_reg_1_bram_6_n_30;
  wire ram_block_reg_1_bram_6_n_31;
  wire ram_block_reg_1_bram_6_n_32;
  wire ram_block_reg_1_bram_6_n_33;
  wire ram_block_reg_1_bram_6_n_34;
  wire ram_block_reg_1_bram_6_n_35;
  wire ram_block_reg_1_bram_6_n_60;
  wire ram_block_reg_1_bram_6_n_61;
  wire ram_block_reg_1_bram_6_n_62;
  wire ram_block_reg_1_bram_6_n_63;
  wire ram_block_reg_1_bram_6_n_64;
  wire ram_block_reg_1_bram_6_n_65;
  wire ram_block_reg_1_bram_6_n_66;
  wire ram_block_reg_1_bram_6_n_67;
  wire [7:0]ram_block_reg_1_bram_7_0;
  wire [0:0]ram_block_reg_1_bram_7_1;
  wire ram_block_reg_1_bram_7_i_1_n_0;
  wire [23:0]ram_block_reg_2_bram_0_0;
  wire [0:0]ram_block_reg_2_bram_0_1;
  wire ram_block_reg_2_bram_0_i_1_n_0;
  wire ram_block_reg_2_bram_0_n_0;
  wire ram_block_reg_2_bram_0_n_1;
  wire ram_block_reg_2_bram_0_n_132;
  wire ram_block_reg_2_bram_0_n_133;
  wire ram_block_reg_2_bram_0_n_134;
  wire ram_block_reg_2_bram_0_n_135;
  wire ram_block_reg_2_bram_0_n_136;
  wire ram_block_reg_2_bram_0_n_137;
  wire ram_block_reg_2_bram_0_n_138;
  wire ram_block_reg_2_bram_0_n_139;
  wire ram_block_reg_2_bram_0_n_28;
  wire ram_block_reg_2_bram_0_n_29;
  wire ram_block_reg_2_bram_0_n_30;
  wire ram_block_reg_2_bram_0_n_31;
  wire ram_block_reg_2_bram_0_n_32;
  wire ram_block_reg_2_bram_0_n_33;
  wire ram_block_reg_2_bram_0_n_34;
  wire ram_block_reg_2_bram_0_n_35;
  wire ram_block_reg_2_bram_0_n_60;
  wire ram_block_reg_2_bram_0_n_61;
  wire ram_block_reg_2_bram_0_n_62;
  wire ram_block_reg_2_bram_0_n_63;
  wire ram_block_reg_2_bram_0_n_64;
  wire ram_block_reg_2_bram_0_n_65;
  wire ram_block_reg_2_bram_0_n_66;
  wire ram_block_reg_2_bram_0_n_67;
  wire [0:0]ram_block_reg_2_bram_1_0;
  wire ram_block_reg_2_bram_1_i_1_n_0;
  wire ram_block_reg_2_bram_1_n_0;
  wire ram_block_reg_2_bram_1_n_1;
  wire ram_block_reg_2_bram_1_n_132;
  wire ram_block_reg_2_bram_1_n_133;
  wire ram_block_reg_2_bram_1_n_134;
  wire ram_block_reg_2_bram_1_n_135;
  wire ram_block_reg_2_bram_1_n_136;
  wire ram_block_reg_2_bram_1_n_137;
  wire ram_block_reg_2_bram_1_n_138;
  wire ram_block_reg_2_bram_1_n_139;
  wire ram_block_reg_2_bram_1_n_28;
  wire ram_block_reg_2_bram_1_n_29;
  wire ram_block_reg_2_bram_1_n_30;
  wire ram_block_reg_2_bram_1_n_31;
  wire ram_block_reg_2_bram_1_n_32;
  wire ram_block_reg_2_bram_1_n_33;
  wire ram_block_reg_2_bram_1_n_34;
  wire ram_block_reg_2_bram_1_n_35;
  wire ram_block_reg_2_bram_1_n_60;
  wire ram_block_reg_2_bram_1_n_61;
  wire ram_block_reg_2_bram_1_n_62;
  wire ram_block_reg_2_bram_1_n_63;
  wire ram_block_reg_2_bram_1_n_64;
  wire ram_block_reg_2_bram_1_n_65;
  wire ram_block_reg_2_bram_1_n_66;
  wire ram_block_reg_2_bram_1_n_67;
  wire [0:0]ram_block_reg_2_bram_2_0;
  wire ram_block_reg_2_bram_2_i_1_n_0;
  wire ram_block_reg_2_bram_2_n_0;
  wire ram_block_reg_2_bram_2_n_1;
  wire ram_block_reg_2_bram_2_n_132;
  wire ram_block_reg_2_bram_2_n_133;
  wire ram_block_reg_2_bram_2_n_134;
  wire ram_block_reg_2_bram_2_n_135;
  wire ram_block_reg_2_bram_2_n_136;
  wire ram_block_reg_2_bram_2_n_137;
  wire ram_block_reg_2_bram_2_n_138;
  wire ram_block_reg_2_bram_2_n_139;
  wire ram_block_reg_2_bram_2_n_28;
  wire ram_block_reg_2_bram_2_n_29;
  wire ram_block_reg_2_bram_2_n_30;
  wire ram_block_reg_2_bram_2_n_31;
  wire ram_block_reg_2_bram_2_n_32;
  wire ram_block_reg_2_bram_2_n_33;
  wire ram_block_reg_2_bram_2_n_34;
  wire ram_block_reg_2_bram_2_n_35;
  wire ram_block_reg_2_bram_2_n_60;
  wire ram_block_reg_2_bram_2_n_61;
  wire ram_block_reg_2_bram_2_n_62;
  wire ram_block_reg_2_bram_2_n_63;
  wire ram_block_reg_2_bram_2_n_64;
  wire ram_block_reg_2_bram_2_n_65;
  wire ram_block_reg_2_bram_2_n_66;
  wire ram_block_reg_2_bram_2_n_67;
  wire [0:0]ram_block_reg_2_bram_3_0;
  wire ram_block_reg_2_bram_3_i_1_n_0;
  wire ram_block_reg_2_bram_3_n_0;
  wire ram_block_reg_2_bram_3_n_1;
  wire ram_block_reg_2_bram_3_n_132;
  wire ram_block_reg_2_bram_3_n_133;
  wire ram_block_reg_2_bram_3_n_134;
  wire ram_block_reg_2_bram_3_n_135;
  wire ram_block_reg_2_bram_3_n_136;
  wire ram_block_reg_2_bram_3_n_137;
  wire ram_block_reg_2_bram_3_n_138;
  wire ram_block_reg_2_bram_3_n_139;
  wire ram_block_reg_2_bram_3_n_28;
  wire ram_block_reg_2_bram_3_n_29;
  wire ram_block_reg_2_bram_3_n_30;
  wire ram_block_reg_2_bram_3_n_31;
  wire ram_block_reg_2_bram_3_n_32;
  wire ram_block_reg_2_bram_3_n_33;
  wire ram_block_reg_2_bram_3_n_34;
  wire ram_block_reg_2_bram_3_n_35;
  wire ram_block_reg_2_bram_3_n_60;
  wire ram_block_reg_2_bram_3_n_61;
  wire ram_block_reg_2_bram_3_n_62;
  wire ram_block_reg_2_bram_3_n_63;
  wire ram_block_reg_2_bram_3_n_64;
  wire ram_block_reg_2_bram_3_n_65;
  wire ram_block_reg_2_bram_3_n_66;
  wire ram_block_reg_2_bram_3_n_67;
  wire [0:0]ram_block_reg_2_bram_4_0;
  wire ram_block_reg_2_bram_4_i_1_n_0;
  wire ram_block_reg_2_bram_4_n_0;
  wire ram_block_reg_2_bram_4_n_1;
  wire ram_block_reg_2_bram_4_n_132;
  wire ram_block_reg_2_bram_4_n_133;
  wire ram_block_reg_2_bram_4_n_134;
  wire ram_block_reg_2_bram_4_n_135;
  wire ram_block_reg_2_bram_4_n_136;
  wire ram_block_reg_2_bram_4_n_137;
  wire ram_block_reg_2_bram_4_n_138;
  wire ram_block_reg_2_bram_4_n_139;
  wire ram_block_reg_2_bram_4_n_28;
  wire ram_block_reg_2_bram_4_n_29;
  wire ram_block_reg_2_bram_4_n_30;
  wire ram_block_reg_2_bram_4_n_31;
  wire ram_block_reg_2_bram_4_n_32;
  wire ram_block_reg_2_bram_4_n_33;
  wire ram_block_reg_2_bram_4_n_34;
  wire ram_block_reg_2_bram_4_n_35;
  wire ram_block_reg_2_bram_4_n_60;
  wire ram_block_reg_2_bram_4_n_61;
  wire ram_block_reg_2_bram_4_n_62;
  wire ram_block_reg_2_bram_4_n_63;
  wire ram_block_reg_2_bram_4_n_64;
  wire ram_block_reg_2_bram_4_n_65;
  wire ram_block_reg_2_bram_4_n_66;
  wire ram_block_reg_2_bram_4_n_67;
  wire [0:0]ram_block_reg_2_bram_5_0;
  wire ram_block_reg_2_bram_5_i_1_n_0;
  wire ram_block_reg_2_bram_5_n_0;
  wire ram_block_reg_2_bram_5_n_1;
  wire ram_block_reg_2_bram_5_n_132;
  wire ram_block_reg_2_bram_5_n_133;
  wire ram_block_reg_2_bram_5_n_134;
  wire ram_block_reg_2_bram_5_n_135;
  wire ram_block_reg_2_bram_5_n_136;
  wire ram_block_reg_2_bram_5_n_137;
  wire ram_block_reg_2_bram_5_n_138;
  wire ram_block_reg_2_bram_5_n_139;
  wire ram_block_reg_2_bram_5_n_28;
  wire ram_block_reg_2_bram_5_n_29;
  wire ram_block_reg_2_bram_5_n_30;
  wire ram_block_reg_2_bram_5_n_31;
  wire ram_block_reg_2_bram_5_n_32;
  wire ram_block_reg_2_bram_5_n_33;
  wire ram_block_reg_2_bram_5_n_34;
  wire ram_block_reg_2_bram_5_n_35;
  wire ram_block_reg_2_bram_5_n_60;
  wire ram_block_reg_2_bram_5_n_61;
  wire ram_block_reg_2_bram_5_n_62;
  wire ram_block_reg_2_bram_5_n_63;
  wire ram_block_reg_2_bram_5_n_64;
  wire ram_block_reg_2_bram_5_n_65;
  wire ram_block_reg_2_bram_5_n_66;
  wire ram_block_reg_2_bram_5_n_67;
  wire ram_block_reg_2_bram_6_0;
  wire [0:0]ram_block_reg_2_bram_6_1;
  wire ram_block_reg_2_bram_6_i_1_n_0;
  wire ram_block_reg_2_bram_6_n_0;
  wire ram_block_reg_2_bram_6_n_1;
  wire ram_block_reg_2_bram_6_n_132;
  wire ram_block_reg_2_bram_6_n_133;
  wire ram_block_reg_2_bram_6_n_134;
  wire ram_block_reg_2_bram_6_n_135;
  wire ram_block_reg_2_bram_6_n_136;
  wire ram_block_reg_2_bram_6_n_137;
  wire ram_block_reg_2_bram_6_n_138;
  wire ram_block_reg_2_bram_6_n_139;
  wire ram_block_reg_2_bram_6_n_28;
  wire ram_block_reg_2_bram_6_n_29;
  wire ram_block_reg_2_bram_6_n_30;
  wire ram_block_reg_2_bram_6_n_31;
  wire ram_block_reg_2_bram_6_n_32;
  wire ram_block_reg_2_bram_6_n_33;
  wire ram_block_reg_2_bram_6_n_34;
  wire ram_block_reg_2_bram_6_n_35;
  wire ram_block_reg_2_bram_6_n_60;
  wire ram_block_reg_2_bram_6_n_61;
  wire ram_block_reg_2_bram_6_n_62;
  wire ram_block_reg_2_bram_6_n_63;
  wire ram_block_reg_2_bram_6_n_64;
  wire ram_block_reg_2_bram_6_n_65;
  wire ram_block_reg_2_bram_6_n_66;
  wire ram_block_reg_2_bram_6_n_67;
  wire [7:0]ram_block_reg_2_bram_7_0;
  wire [0:0]ram_block_reg_2_bram_7_1;
  wire ram_block_reg_2_bram_7_i_1_n_0;
  wire ram_block_reg_3_bram_0_0;
  wire [31:0]ram_block_reg_3_bram_0_1;
  wire [0:0]ram_block_reg_3_bram_0_2;
  wire ram_block_reg_3_bram_0_i_17_n_0;
  wire ram_block_reg_3_bram_0_n_0;
  wire ram_block_reg_3_bram_0_n_1;
  wire ram_block_reg_3_bram_0_n_132;
  wire ram_block_reg_3_bram_0_n_133;
  wire ram_block_reg_3_bram_0_n_134;
  wire ram_block_reg_3_bram_0_n_135;
  wire ram_block_reg_3_bram_0_n_136;
  wire ram_block_reg_3_bram_0_n_137;
  wire ram_block_reg_3_bram_0_n_138;
  wire ram_block_reg_3_bram_0_n_139;
  wire ram_block_reg_3_bram_0_n_28;
  wire ram_block_reg_3_bram_0_n_29;
  wire ram_block_reg_3_bram_0_n_30;
  wire ram_block_reg_3_bram_0_n_31;
  wire ram_block_reg_3_bram_0_n_32;
  wire ram_block_reg_3_bram_0_n_33;
  wire ram_block_reg_3_bram_0_n_34;
  wire ram_block_reg_3_bram_0_n_35;
  wire ram_block_reg_3_bram_0_n_60;
  wire ram_block_reg_3_bram_0_n_61;
  wire ram_block_reg_3_bram_0_n_62;
  wire ram_block_reg_3_bram_0_n_63;
  wire ram_block_reg_3_bram_0_n_64;
  wire ram_block_reg_3_bram_0_n_65;
  wire ram_block_reg_3_bram_0_n_66;
  wire ram_block_reg_3_bram_0_n_67;
  wire [0:0]ram_block_reg_3_bram_1_0;
  wire ram_block_reg_3_bram_1_i_1_n_0;
  wire ram_block_reg_3_bram_1_n_0;
  wire ram_block_reg_3_bram_1_n_1;
  wire ram_block_reg_3_bram_1_n_132;
  wire ram_block_reg_3_bram_1_n_133;
  wire ram_block_reg_3_bram_1_n_134;
  wire ram_block_reg_3_bram_1_n_135;
  wire ram_block_reg_3_bram_1_n_136;
  wire ram_block_reg_3_bram_1_n_137;
  wire ram_block_reg_3_bram_1_n_138;
  wire ram_block_reg_3_bram_1_n_139;
  wire ram_block_reg_3_bram_1_n_28;
  wire ram_block_reg_3_bram_1_n_29;
  wire ram_block_reg_3_bram_1_n_30;
  wire ram_block_reg_3_bram_1_n_31;
  wire ram_block_reg_3_bram_1_n_32;
  wire ram_block_reg_3_bram_1_n_33;
  wire ram_block_reg_3_bram_1_n_34;
  wire ram_block_reg_3_bram_1_n_35;
  wire ram_block_reg_3_bram_1_n_60;
  wire ram_block_reg_3_bram_1_n_61;
  wire ram_block_reg_3_bram_1_n_62;
  wire ram_block_reg_3_bram_1_n_63;
  wire ram_block_reg_3_bram_1_n_64;
  wire ram_block_reg_3_bram_1_n_65;
  wire ram_block_reg_3_bram_1_n_66;
  wire ram_block_reg_3_bram_1_n_67;
  wire [0:0]ram_block_reg_3_bram_2_0;
  wire ram_block_reg_3_bram_2_i_1_n_0;
  wire ram_block_reg_3_bram_2_n_0;
  wire ram_block_reg_3_bram_2_n_1;
  wire ram_block_reg_3_bram_2_n_132;
  wire ram_block_reg_3_bram_2_n_133;
  wire ram_block_reg_3_bram_2_n_134;
  wire ram_block_reg_3_bram_2_n_135;
  wire ram_block_reg_3_bram_2_n_136;
  wire ram_block_reg_3_bram_2_n_137;
  wire ram_block_reg_3_bram_2_n_138;
  wire ram_block_reg_3_bram_2_n_139;
  wire ram_block_reg_3_bram_2_n_28;
  wire ram_block_reg_3_bram_2_n_29;
  wire ram_block_reg_3_bram_2_n_30;
  wire ram_block_reg_3_bram_2_n_31;
  wire ram_block_reg_3_bram_2_n_32;
  wire ram_block_reg_3_bram_2_n_33;
  wire ram_block_reg_3_bram_2_n_34;
  wire ram_block_reg_3_bram_2_n_35;
  wire ram_block_reg_3_bram_2_n_60;
  wire ram_block_reg_3_bram_2_n_61;
  wire ram_block_reg_3_bram_2_n_62;
  wire ram_block_reg_3_bram_2_n_63;
  wire ram_block_reg_3_bram_2_n_64;
  wire ram_block_reg_3_bram_2_n_65;
  wire ram_block_reg_3_bram_2_n_66;
  wire ram_block_reg_3_bram_2_n_67;
  wire [0:0]ram_block_reg_3_bram_3_0;
  wire ram_block_reg_3_bram_3_i_1_n_0;
  wire ram_block_reg_3_bram_3_n_0;
  wire ram_block_reg_3_bram_3_n_1;
  wire ram_block_reg_3_bram_3_n_132;
  wire ram_block_reg_3_bram_3_n_133;
  wire ram_block_reg_3_bram_3_n_134;
  wire ram_block_reg_3_bram_3_n_135;
  wire ram_block_reg_3_bram_3_n_136;
  wire ram_block_reg_3_bram_3_n_137;
  wire ram_block_reg_3_bram_3_n_138;
  wire ram_block_reg_3_bram_3_n_139;
  wire ram_block_reg_3_bram_3_n_28;
  wire ram_block_reg_3_bram_3_n_29;
  wire ram_block_reg_3_bram_3_n_30;
  wire ram_block_reg_3_bram_3_n_31;
  wire ram_block_reg_3_bram_3_n_32;
  wire ram_block_reg_3_bram_3_n_33;
  wire ram_block_reg_3_bram_3_n_34;
  wire ram_block_reg_3_bram_3_n_35;
  wire ram_block_reg_3_bram_3_n_60;
  wire ram_block_reg_3_bram_3_n_61;
  wire ram_block_reg_3_bram_3_n_62;
  wire ram_block_reg_3_bram_3_n_63;
  wire ram_block_reg_3_bram_3_n_64;
  wire ram_block_reg_3_bram_3_n_65;
  wire ram_block_reg_3_bram_3_n_66;
  wire ram_block_reg_3_bram_3_n_67;
  wire [0:0]ram_block_reg_3_bram_4_0;
  wire ram_block_reg_3_bram_4_i_1_n_0;
  wire ram_block_reg_3_bram_4_n_0;
  wire ram_block_reg_3_bram_4_n_1;
  wire ram_block_reg_3_bram_4_n_132;
  wire ram_block_reg_3_bram_4_n_133;
  wire ram_block_reg_3_bram_4_n_134;
  wire ram_block_reg_3_bram_4_n_135;
  wire ram_block_reg_3_bram_4_n_136;
  wire ram_block_reg_3_bram_4_n_137;
  wire ram_block_reg_3_bram_4_n_138;
  wire ram_block_reg_3_bram_4_n_139;
  wire ram_block_reg_3_bram_4_n_28;
  wire ram_block_reg_3_bram_4_n_29;
  wire ram_block_reg_3_bram_4_n_30;
  wire ram_block_reg_3_bram_4_n_31;
  wire ram_block_reg_3_bram_4_n_32;
  wire ram_block_reg_3_bram_4_n_33;
  wire ram_block_reg_3_bram_4_n_34;
  wire ram_block_reg_3_bram_4_n_35;
  wire ram_block_reg_3_bram_4_n_60;
  wire ram_block_reg_3_bram_4_n_61;
  wire ram_block_reg_3_bram_4_n_62;
  wire ram_block_reg_3_bram_4_n_63;
  wire ram_block_reg_3_bram_4_n_64;
  wire ram_block_reg_3_bram_4_n_65;
  wire ram_block_reg_3_bram_4_n_66;
  wire ram_block_reg_3_bram_4_n_67;
  wire [0:0]ram_block_reg_3_bram_5_0;
  wire ram_block_reg_3_bram_5_i_1_n_0;
  wire ram_block_reg_3_bram_5_n_0;
  wire ram_block_reg_3_bram_5_n_1;
  wire ram_block_reg_3_bram_5_n_132;
  wire ram_block_reg_3_bram_5_n_133;
  wire ram_block_reg_3_bram_5_n_134;
  wire ram_block_reg_3_bram_5_n_135;
  wire ram_block_reg_3_bram_5_n_136;
  wire ram_block_reg_3_bram_5_n_137;
  wire ram_block_reg_3_bram_5_n_138;
  wire ram_block_reg_3_bram_5_n_139;
  wire ram_block_reg_3_bram_5_n_28;
  wire ram_block_reg_3_bram_5_n_29;
  wire ram_block_reg_3_bram_5_n_30;
  wire ram_block_reg_3_bram_5_n_31;
  wire ram_block_reg_3_bram_5_n_32;
  wire ram_block_reg_3_bram_5_n_33;
  wire ram_block_reg_3_bram_5_n_34;
  wire ram_block_reg_3_bram_5_n_35;
  wire ram_block_reg_3_bram_5_n_60;
  wire ram_block_reg_3_bram_5_n_61;
  wire ram_block_reg_3_bram_5_n_62;
  wire ram_block_reg_3_bram_5_n_63;
  wire ram_block_reg_3_bram_5_n_64;
  wire ram_block_reg_3_bram_5_n_65;
  wire ram_block_reg_3_bram_5_n_66;
  wire ram_block_reg_3_bram_5_n_67;
  wire ram_block_reg_3_bram_6_0;
  wire [0:0]ram_block_reg_3_bram_6_1;
  wire ram_block_reg_3_bram_6_i_1_n_0;
  wire ram_block_reg_3_bram_6_n_0;
  wire ram_block_reg_3_bram_6_n_1;
  wire ram_block_reg_3_bram_6_n_132;
  wire ram_block_reg_3_bram_6_n_133;
  wire ram_block_reg_3_bram_6_n_134;
  wire ram_block_reg_3_bram_6_n_135;
  wire ram_block_reg_3_bram_6_n_136;
  wire ram_block_reg_3_bram_6_n_137;
  wire ram_block_reg_3_bram_6_n_138;
  wire ram_block_reg_3_bram_6_n_139;
  wire ram_block_reg_3_bram_6_n_28;
  wire ram_block_reg_3_bram_6_n_29;
  wire ram_block_reg_3_bram_6_n_30;
  wire ram_block_reg_3_bram_6_n_31;
  wire ram_block_reg_3_bram_6_n_32;
  wire ram_block_reg_3_bram_6_n_33;
  wire ram_block_reg_3_bram_6_n_34;
  wire ram_block_reg_3_bram_6_n_35;
  wire ram_block_reg_3_bram_6_n_60;
  wire ram_block_reg_3_bram_6_n_61;
  wire ram_block_reg_3_bram_6_n_62;
  wire ram_block_reg_3_bram_6_n_63;
  wire ram_block_reg_3_bram_6_n_64;
  wire ram_block_reg_3_bram_6_n_65;
  wire ram_block_reg_3_bram_6_n_66;
  wire ram_block_reg_3_bram_6_n_67;
  wire [7:0]ram_block_reg_3_bram_7_0;
  wire [11:0]ram_block_reg_3_bram_7_1;
  wire [0:0]ram_block_reg_3_bram_7_2;
  wire ram_block_reg_3_bram_7_i_1_n_0;
  wire [31:0]ram_rdata;
  wire s00_axi_aclk;
  wire NLW_ram_block_reg_0_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_0_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_1_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_1_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_2_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_2_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_3_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_3_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_3_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_4_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_4_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_4_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_4_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_4_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_4_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_4_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_4_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_5_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_5_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_5_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_5_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_5_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_5_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_5_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_5_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_6_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_6_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_6_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_6_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_6_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_6_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_6_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_6_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_7_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_7_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_7_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_0_bram_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_7_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_0_bram_7_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_7_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_7_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_7_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_0_bram_7_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_7_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_0_bram_7_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_0_bram_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_0_bram_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_0_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_1_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_1_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_2_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_2_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_3_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_3_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_3_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_4_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_4_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_4_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_4_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_4_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_4_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_4_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_4_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_5_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_5_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_5_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_5_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_5_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_5_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_5_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_5_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_6_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_6_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_6_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_6_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_6_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_6_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_6_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_6_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_7_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_7_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_7_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_1_bram_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_7_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_1_bram_7_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_7_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_7_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_7_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_1_bram_7_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_7_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_1_bram_7_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_1_bram_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_1_bram_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_0_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_1_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_1_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_2_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_2_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_3_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_3_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_3_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_4_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_4_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_4_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_4_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_4_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_4_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_4_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_4_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_5_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_5_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_5_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_5_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_5_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_5_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_5_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_5_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_6_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_6_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_6_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_6_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_6_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_6_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_6_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_6_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_7_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_7_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_7_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_2_bram_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_7_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_2_bram_7_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_7_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_7_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_7_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_2_bram_7_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_7_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_2_bram_7_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_2_bram_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_2_bram_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_0_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_1_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_1_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_2_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_2_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_3_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_3_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_3_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_4_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_4_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_4_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_4_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_4_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_4_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_4_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_4_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_5_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_5_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_5_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_5_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_5_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_5_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_5_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_5_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_6_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_6_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_6_CASDOUTA_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_6_CASDOUTB_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_6_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_6_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_6_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_6_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_7_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_7_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_7_DBITERR_UNCONNECTED;
  wire NLW_ram_block_reg_3_bram_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_7_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_block_reg_3_bram_7_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_7_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_7_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_7_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_block_reg_3_bram_7_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_7_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_block_reg_3_bram_7_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_block_reg_3_bram_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_block_reg_3_bram_7_RDADDRECC_UNCONNECTED;

  FDRE doa_ok_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(doa_ok),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000023131337),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_0
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_0_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_0_n_28,ram_block_reg_0_bram_0_n_29,ram_block_reg_0_bram_0_n_30,ram_block_reg_0_bram_0_n_31,ram_block_reg_0_bram_0_n_32,ram_block_reg_0_bram_0_n_33,ram_block_reg_0_bram_0_n_34,ram_block_reg_0_bram_0_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_0_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_0_n_60,ram_block_reg_0_bram_0_n_61,ram_block_reg_0_bram_0_n_62,ram_block_reg_0_bram_0_n_63,ram_block_reg_0_bram_0_n_64,ram_block_reg_0_bram_0_n_65,ram_block_reg_0_bram_0_n_66,ram_block_reg_0_bram_0_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_0_n_132,ram_block_reg_0_bram_0_n_133,ram_block_reg_0_bram_0_n_134,ram_block_reg_0_bram_0_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_0_n_136,ram_block_reg_0_bram_0_n_137,ram_block_reg_0_bram_0_n_138,ram_block_reg_0_bram_0_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_0_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_0_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_0_i_1_n_0),
        .ENBWREN(ram_block_reg_3_bram_0_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_0_i_3_n_0,ram_block_reg_0_bram_0_i_3_n_0,ram_block_reg_0_bram_0_i_3_n_0,ram_block_reg_0_bram_0_i_3_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_block_reg_0_bram_0_i_1
       (.I0(Q[0]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_block_reg_0_bram_0_i_3
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_0_i_3_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_1
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_0_n_28,ram_block_reg_0_bram_0_n_29,ram_block_reg_0_bram_0_n_30,ram_block_reg_0_bram_0_n_31,ram_block_reg_0_bram_0_n_32,ram_block_reg_0_bram_0_n_33,ram_block_reg_0_bram_0_n_34,ram_block_reg_0_bram_0_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_0_n_60,ram_block_reg_0_bram_0_n_61,ram_block_reg_0_bram_0_n_62,ram_block_reg_0_bram_0_n_63,ram_block_reg_0_bram_0_n_64,ram_block_reg_0_bram_0_n_65,ram_block_reg_0_bram_0_n_66,ram_block_reg_0_bram_0_n_67}),
        .CASDINPA({ram_block_reg_0_bram_0_n_132,ram_block_reg_0_bram_0_n_133,ram_block_reg_0_bram_0_n_134,ram_block_reg_0_bram_0_n_135}),
        .CASDINPB({ram_block_reg_0_bram_0_n_136,ram_block_reg_0_bram_0_n_137,ram_block_reg_0_bram_0_n_138,ram_block_reg_0_bram_0_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_1_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_1_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_1_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_1_n_28,ram_block_reg_0_bram_1_n_29,ram_block_reg_0_bram_1_n_30,ram_block_reg_0_bram_1_n_31,ram_block_reg_0_bram_1_n_32,ram_block_reg_0_bram_1_n_33,ram_block_reg_0_bram_1_n_34,ram_block_reg_0_bram_1_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_1_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_1_n_60,ram_block_reg_0_bram_1_n_61,ram_block_reg_0_bram_1_n_62,ram_block_reg_0_bram_1_n_63,ram_block_reg_0_bram_1_n_64,ram_block_reg_0_bram_1_n_65,ram_block_reg_0_bram_1_n_66,ram_block_reg_0_bram_1_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_1_n_132,ram_block_reg_0_bram_1_n_133,ram_block_reg_0_bram_1_n_134,ram_block_reg_0_bram_1_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_1_n_136,ram_block_reg_0_bram_1_n_137,ram_block_reg_0_bram_1_n_138,ram_block_reg_0_bram_1_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_0_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_0_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_1_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_1_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_1_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_1_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_1_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_1_i_5_n_0,ram_block_reg_0_bram_1_i_5_n_0,ram_block_reg_0_bram_1_i_5_n_0,ram_block_reg_0_bram_1_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_1_2,ram_block_reg_0_bram_1_2,ram_block_reg_0_bram_1_2,ram_block_reg_0_bram_1_2}));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_block_reg_0_bram_1_i_1
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[17]),
        .O(ram_block_reg_0_bram_1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_0_bram_1_i_3
       (.I0(Q[0]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[17]),
        .O(ram_block_reg_0_bram_1_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_0_bram_1_i_5
       (.I0(Q[1]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[17]),
        .O(ram_block_reg_0_bram_1_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_2
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_1_n_28,ram_block_reg_0_bram_1_n_29,ram_block_reg_0_bram_1_n_30,ram_block_reg_0_bram_1_n_31,ram_block_reg_0_bram_1_n_32,ram_block_reg_0_bram_1_n_33,ram_block_reg_0_bram_1_n_34,ram_block_reg_0_bram_1_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_1_n_60,ram_block_reg_0_bram_1_n_61,ram_block_reg_0_bram_1_n_62,ram_block_reg_0_bram_1_n_63,ram_block_reg_0_bram_1_n_64,ram_block_reg_0_bram_1_n_65,ram_block_reg_0_bram_1_n_66,ram_block_reg_0_bram_1_n_67}),
        .CASDINPA({ram_block_reg_0_bram_1_n_132,ram_block_reg_0_bram_1_n_133,ram_block_reg_0_bram_1_n_134,ram_block_reg_0_bram_1_n_135}),
        .CASDINPB({ram_block_reg_0_bram_1_n_136,ram_block_reg_0_bram_1_n_137,ram_block_reg_0_bram_1_n_138,ram_block_reg_0_bram_1_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_2_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_2_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_2_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_2_n_28,ram_block_reg_0_bram_2_n_29,ram_block_reg_0_bram_2_n_30,ram_block_reg_0_bram_2_n_31,ram_block_reg_0_bram_2_n_32,ram_block_reg_0_bram_2_n_33,ram_block_reg_0_bram_2_n_34,ram_block_reg_0_bram_2_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_2_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_2_n_60,ram_block_reg_0_bram_2_n_61,ram_block_reg_0_bram_2_n_62,ram_block_reg_0_bram_2_n_63,ram_block_reg_0_bram_2_n_64,ram_block_reg_0_bram_2_n_65,ram_block_reg_0_bram_2_n_66,ram_block_reg_0_bram_2_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_2_n_132,ram_block_reg_0_bram_2_n_133,ram_block_reg_0_bram_2_n_134,ram_block_reg_0_bram_2_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_2_n_136,ram_block_reg_0_bram_2_n_137,ram_block_reg_0_bram_2_n_138,ram_block_reg_0_bram_2_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_1_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_1_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_2_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_2_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_2_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_2_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_2_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_2_i_5_n_0,ram_block_reg_0_bram_2_i_5_n_0,ram_block_reg_0_bram_2_i_5_n_0,ram_block_reg_0_bram_2_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_2_2,ram_block_reg_0_bram_2_2,ram_block_reg_0_bram_2_2,ram_block_reg_0_bram_2_2}));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_block_reg_0_bram_2_i_1
       (.I0(Q[17]),
        .I1(Q[19]),
        .I2(Q[18]),
        .O(ram_block_reg_0_bram_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_0_bram_2_i_3
       (.I0(Q[0]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_0_bram_2_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_0_bram_2_i_5
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_0_bram_2_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "12288" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_3
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_2_n_28,ram_block_reg_0_bram_2_n_29,ram_block_reg_0_bram_2_n_30,ram_block_reg_0_bram_2_n_31,ram_block_reg_0_bram_2_n_32,ram_block_reg_0_bram_2_n_33,ram_block_reg_0_bram_2_n_34,ram_block_reg_0_bram_2_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_2_n_60,ram_block_reg_0_bram_2_n_61,ram_block_reg_0_bram_2_n_62,ram_block_reg_0_bram_2_n_63,ram_block_reg_0_bram_2_n_64,ram_block_reg_0_bram_2_n_65,ram_block_reg_0_bram_2_n_66,ram_block_reg_0_bram_2_n_67}),
        .CASDINPA({ram_block_reg_0_bram_2_n_132,ram_block_reg_0_bram_2_n_133,ram_block_reg_0_bram_2_n_134,ram_block_reg_0_bram_2_n_135}),
        .CASDINPB({ram_block_reg_0_bram_2_n_136,ram_block_reg_0_bram_2_n_137,ram_block_reg_0_bram_2_n_138,ram_block_reg_0_bram_2_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_3_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_3_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_3_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_3_n_28,ram_block_reg_0_bram_3_n_29,ram_block_reg_0_bram_3_n_30,ram_block_reg_0_bram_3_n_31,ram_block_reg_0_bram_3_n_32,ram_block_reg_0_bram_3_n_33,ram_block_reg_0_bram_3_n_34,ram_block_reg_0_bram_3_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_3_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_3_n_60,ram_block_reg_0_bram_3_n_61,ram_block_reg_0_bram_3_n_62,ram_block_reg_0_bram_3_n_63,ram_block_reg_0_bram_3_n_64,ram_block_reg_0_bram_3_n_65,ram_block_reg_0_bram_3_n_66,ram_block_reg_0_bram_3_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_3_n_132,ram_block_reg_0_bram_3_n_133,ram_block_reg_0_bram_3_n_134,ram_block_reg_0_bram_3_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_3_n_136,ram_block_reg_0_bram_3_n_137,ram_block_reg_0_bram_3_n_138,ram_block_reg_0_bram_3_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_2_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_2_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_3_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_3_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_3_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_3_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_3_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_3_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_3_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_3_i_5_n_0,ram_block_reg_0_bram_3_i_5_n_0,ram_block_reg_0_bram_3_i_5_n_0,ram_block_reg_0_bram_3_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_3_2,ram_block_reg_0_bram_3_2,ram_block_reg_0_bram_3_2,ram_block_reg_0_bram_3_2}));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ram_block_reg_0_bram_3_i_1
       (.I0(Q[17]),
        .I1(Q[18]),
        .I2(Q[19]),
        .O(ram_block_reg_0_bram_3_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_0_bram_3_i_3
       (.I0(Q[0]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_3_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_0_bram_3_i_5
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_3_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "16384" *) 
  (* bram_addr_end = "20479" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "16384" *) 
  (* ram_addr_end = "20479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_4
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_3_n_28,ram_block_reg_0_bram_3_n_29,ram_block_reg_0_bram_3_n_30,ram_block_reg_0_bram_3_n_31,ram_block_reg_0_bram_3_n_32,ram_block_reg_0_bram_3_n_33,ram_block_reg_0_bram_3_n_34,ram_block_reg_0_bram_3_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_3_n_60,ram_block_reg_0_bram_3_n_61,ram_block_reg_0_bram_3_n_62,ram_block_reg_0_bram_3_n_63,ram_block_reg_0_bram_3_n_64,ram_block_reg_0_bram_3_n_65,ram_block_reg_0_bram_3_n_66,ram_block_reg_0_bram_3_n_67}),
        .CASDINPA({ram_block_reg_0_bram_3_n_132,ram_block_reg_0_bram_3_n_133,ram_block_reg_0_bram_3_n_134,ram_block_reg_0_bram_3_n_135}),
        .CASDINPB({ram_block_reg_0_bram_3_n_136,ram_block_reg_0_bram_3_n_137,ram_block_reg_0_bram_3_n_138,ram_block_reg_0_bram_3_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_4_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_4_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_4_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_4_n_28,ram_block_reg_0_bram_4_n_29,ram_block_reg_0_bram_4_n_30,ram_block_reg_0_bram_4_n_31,ram_block_reg_0_bram_4_n_32,ram_block_reg_0_bram_4_n_33,ram_block_reg_0_bram_4_n_34,ram_block_reg_0_bram_4_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_4_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_4_n_60,ram_block_reg_0_bram_4_n_61,ram_block_reg_0_bram_4_n_62,ram_block_reg_0_bram_4_n_63,ram_block_reg_0_bram_4_n_64,ram_block_reg_0_bram_4_n_65,ram_block_reg_0_bram_4_n_66,ram_block_reg_0_bram_4_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_4_n_132,ram_block_reg_0_bram_4_n_133,ram_block_reg_0_bram_4_n_134,ram_block_reg_0_bram_4_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_4_n_136,ram_block_reg_0_bram_4_n_137,ram_block_reg_0_bram_4_n_138,ram_block_reg_0_bram_4_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_3_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_3_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_4_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_4_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_4_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_4_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_4_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_4_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_4_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_4_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_4_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_4_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_4_i_5_n_0,ram_block_reg_0_bram_4_i_5_n_0,ram_block_reg_0_bram_4_i_5_n_0,ram_block_reg_0_bram_4_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_4_2,ram_block_reg_0_bram_4_2,ram_block_reg_0_bram_4_2,ram_block_reg_0_bram_4_2}));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_block_reg_0_bram_4_i_1
       (.I0(Q[17]),
        .I1(Q[18]),
        .I2(Q[19]),
        .O(ram_block_reg_0_bram_4_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_0_bram_4_i_3
       (.I0(Q[0]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_4_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_0_bram_4_i_5
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_4_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "20480" *) 
  (* bram_addr_end = "24575" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "20480" *) 
  (* ram_addr_end = "24575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_5
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_4_n_28,ram_block_reg_0_bram_4_n_29,ram_block_reg_0_bram_4_n_30,ram_block_reg_0_bram_4_n_31,ram_block_reg_0_bram_4_n_32,ram_block_reg_0_bram_4_n_33,ram_block_reg_0_bram_4_n_34,ram_block_reg_0_bram_4_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_4_n_60,ram_block_reg_0_bram_4_n_61,ram_block_reg_0_bram_4_n_62,ram_block_reg_0_bram_4_n_63,ram_block_reg_0_bram_4_n_64,ram_block_reg_0_bram_4_n_65,ram_block_reg_0_bram_4_n_66,ram_block_reg_0_bram_4_n_67}),
        .CASDINPA({ram_block_reg_0_bram_4_n_132,ram_block_reg_0_bram_4_n_133,ram_block_reg_0_bram_4_n_134,ram_block_reg_0_bram_4_n_135}),
        .CASDINPB({ram_block_reg_0_bram_4_n_136,ram_block_reg_0_bram_4_n_137,ram_block_reg_0_bram_4_n_138,ram_block_reg_0_bram_4_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_5_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_5_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_5_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_5_n_28,ram_block_reg_0_bram_5_n_29,ram_block_reg_0_bram_5_n_30,ram_block_reg_0_bram_5_n_31,ram_block_reg_0_bram_5_n_32,ram_block_reg_0_bram_5_n_33,ram_block_reg_0_bram_5_n_34,ram_block_reg_0_bram_5_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_5_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_5_n_60,ram_block_reg_0_bram_5_n_61,ram_block_reg_0_bram_5_n_62,ram_block_reg_0_bram_5_n_63,ram_block_reg_0_bram_5_n_64,ram_block_reg_0_bram_5_n_65,ram_block_reg_0_bram_5_n_66,ram_block_reg_0_bram_5_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_5_n_132,ram_block_reg_0_bram_5_n_133,ram_block_reg_0_bram_5_n_134,ram_block_reg_0_bram_5_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_5_n_136,ram_block_reg_0_bram_5_n_137,ram_block_reg_0_bram_5_n_138,ram_block_reg_0_bram_5_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_4_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_4_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_5_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_5_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_5_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_5_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_5_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_5_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_5_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_5_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_5_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_5_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_5_i_5_n_0,ram_block_reg_0_bram_5_i_5_n_0,ram_block_reg_0_bram_5_i_5_n_0,ram_block_reg_0_bram_5_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_5_2,ram_block_reg_0_bram_5_2,ram_block_reg_0_bram_5_2,ram_block_reg_0_bram_5_2}));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    ram_block_reg_0_bram_5_i_1
       (.I0(Q[17]),
        .I1(Q[19]),
        .I2(Q[18]),
        .O(ram_block_reg_0_bram_5_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_0_bram_5_i_3
       (.I0(Q[0]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_0_bram_5_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_0_bram_5_i_5
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_0_bram_5_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "24576" *) 
  (* bram_addr_end = "28671" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "24576" *) 
  (* ram_addr_end = "28671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_6
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_5_n_28,ram_block_reg_0_bram_5_n_29,ram_block_reg_0_bram_5_n_30,ram_block_reg_0_bram_5_n_31,ram_block_reg_0_bram_5_n_32,ram_block_reg_0_bram_5_n_33,ram_block_reg_0_bram_5_n_34,ram_block_reg_0_bram_5_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_5_n_60,ram_block_reg_0_bram_5_n_61,ram_block_reg_0_bram_5_n_62,ram_block_reg_0_bram_5_n_63,ram_block_reg_0_bram_5_n_64,ram_block_reg_0_bram_5_n_65,ram_block_reg_0_bram_5_n_66,ram_block_reg_0_bram_5_n_67}),
        .CASDINPA({ram_block_reg_0_bram_5_n_132,ram_block_reg_0_bram_5_n_133,ram_block_reg_0_bram_5_n_134,ram_block_reg_0_bram_5_n_135}),
        .CASDINPB({ram_block_reg_0_bram_5_n_136,ram_block_reg_0_bram_5_n_137,ram_block_reg_0_bram_5_n_138,ram_block_reg_0_bram_5_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_6_i_1_n_0),
        .CASDOMUXB(ram_block_reg_2_bram_6_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_0_bram_6_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_0_bram_6_n_28,ram_block_reg_0_bram_6_n_29,ram_block_reg_0_bram_6_n_30,ram_block_reg_0_bram_6_n_31,ram_block_reg_0_bram_6_n_32,ram_block_reg_0_bram_6_n_33,ram_block_reg_0_bram_6_n_34,ram_block_reg_0_bram_6_n_35}),
        .CASDOUTB({NLW_ram_block_reg_0_bram_6_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_0_bram_6_n_60,ram_block_reg_0_bram_6_n_61,ram_block_reg_0_bram_6_n_62,ram_block_reg_0_bram_6_n_63,ram_block_reg_0_bram_6_n_64,ram_block_reg_0_bram_6_n_65,ram_block_reg_0_bram_6_n_66,ram_block_reg_0_bram_6_n_67}),
        .CASDOUTPA({ram_block_reg_0_bram_6_n_132,ram_block_reg_0_bram_6_n_133,ram_block_reg_0_bram_6_n_134,ram_block_reg_0_bram_6_n_135}),
        .CASDOUTPB({ram_block_reg_0_bram_6_n_136,ram_block_reg_0_bram_6_n_137,ram_block_reg_0_bram_6_n_138,ram_block_reg_0_bram_6_n_139}),
        .CASINDBITERR(ram_block_reg_0_bram_5_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_5_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_0_bram_6_n_0),
        .CASOUTSBITERR(ram_block_reg_0_bram_6_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_6_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_0_bram_6_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_0_bram_6_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_6_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_6_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_6_i_3_n_0),
        .ENBWREN(ram_block_reg_3_bram_6_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_6_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_6_i_5_n_0,ram_block_reg_0_bram_6_i_5_n_0,ram_block_reg_0_bram_6_i_5_n_0,ram_block_reg_0_bram_6_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_6_0,ram_block_reg_0_bram_6_0,ram_block_reg_0_bram_6_0,ram_block_reg_0_bram_6_0}));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    ram_block_reg_0_bram_6_i_1
       (.I0(Q[17]),
        .I1(Q[18]),
        .I2(Q[19]),
        .O(ram_block_reg_0_bram_6_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_block_reg_0_bram_6_i_3
       (.I0(Q[0]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_6_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_block_reg_0_bram_6_i_5
       (.I0(Q[1]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_0_bram_6_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "28672" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "28672" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_0_bram_7
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_6_n_28,ram_block_reg_0_bram_6_n_29,ram_block_reg_0_bram_6_n_30,ram_block_reg_0_bram_6_n_31,ram_block_reg_0_bram_6_n_32,ram_block_reg_0_bram_6_n_33,ram_block_reg_0_bram_6_n_34,ram_block_reg_0_bram_6_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_6_n_60,ram_block_reg_0_bram_6_n_61,ram_block_reg_0_bram_6_n_62,ram_block_reg_0_bram_6_n_63,ram_block_reg_0_bram_6_n_64,ram_block_reg_0_bram_6_n_65,ram_block_reg_0_bram_6_n_66,ram_block_reg_0_bram_6_n_67}),
        .CASDINPA({ram_block_reg_0_bram_6_n_132,ram_block_reg_0_bram_6_n_133,ram_block_reg_0_bram_6_n_134,ram_block_reg_0_bram_6_n_135}),
        .CASDINPB({ram_block_reg_0_bram_6_n_136,ram_block_reg_0_bram_6_n_137,ram_block_reg_0_bram_6_n_138,ram_block_reg_0_bram_6_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_7_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_7_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_block_reg_0_bram_7_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_block_reg_0_bram_7_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_block_reg_0_bram_7_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_block_reg_0_bram_7_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_block_reg_0_bram_6_n_0),
        .CASINSBITERR(ram_block_reg_0_bram_6_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_block_reg_0_bram_7_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_block_reg_0_bram_7_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_0_bram_7_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[7:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[7:0]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_block_reg_0_bram_7_DOUTADOUT_UNCONNECTED[31:8],DOUTADOUT}),
        .DOUTBDOUT({NLW_ram_block_reg_0_bram_7_DOUTBDOUT_UNCONNECTED[31:8],ram_rdata[7:0]}),
        .DOUTPADOUTP(NLW_ram_block_reg_0_bram_7_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_0_bram_7_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_0_bram_7_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_7_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_7_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_0_bram_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_0_bram_7_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_0_bram_7_i_5_n_0,ram_block_reg_0_bram_7_i_5_n_0,ram_block_reg_0_bram_7_i_5_n_0,ram_block_reg_0_bram_7_i_5_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_0_bram_7_2,ram_block_reg_0_bram_7_2,ram_block_reg_0_bram_7_2,ram_block_reg_0_bram_7_2}));
  LUT3 #(
    .INIT(8'h7F)) 
    ram_block_reg_0_bram_7_i_1
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[17]),
        .O(ram_block_reg_0_bram_7_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_block_reg_0_bram_7_i_3
       (.I0(Q[0]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[17]),
        .O(ram_block_reg_0_bram_7_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_block_reg_0_bram_7_i_5
       (.I0(Q[1]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[17]),
        .O(ram_block_reg_0_bram_7_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000020040585),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_0
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_0_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_0_n_28,ram_block_reg_1_bram_0_n_29,ram_block_reg_1_bram_0_n_30,ram_block_reg_1_bram_0_n_31,ram_block_reg_1_bram_0_n_32,ram_block_reg_1_bram_0_n_33,ram_block_reg_1_bram_0_n_34,ram_block_reg_1_bram_0_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_0_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_0_n_60,ram_block_reg_1_bram_0_n_61,ram_block_reg_1_bram_0_n_62,ram_block_reg_1_bram_0_n_63,ram_block_reg_1_bram_0_n_64,ram_block_reg_1_bram_0_n_65,ram_block_reg_1_bram_0_n_66,ram_block_reg_1_bram_0_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_0_n_132,ram_block_reg_1_bram_0_n_133,ram_block_reg_1_bram_0_n_134,ram_block_reg_1_bram_0_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_0_n_136,ram_block_reg_1_bram_0_n_137,ram_block_reg_1_bram_0_n_138,ram_block_reg_1_bram_0_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_0_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_0_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_0_i_1_n_0),
        .ENBWREN(ram_block_reg_3_bram_0_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_0_i_1_n_0,ram_block_reg_1_bram_0_i_1_n_0,ram_block_reg_1_bram_0_i_1_n_0,ram_block_reg_1_bram_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_0_0,ram_block_reg_1_bram_0_0,ram_block_reg_1_bram_0_0,ram_block_reg_1_bram_0_0}));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_block_reg_1_bram_0_i_1
       (.I0(Q[2]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_1_bram_0_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_1
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_0_n_28,ram_block_reg_1_bram_0_n_29,ram_block_reg_1_bram_0_n_30,ram_block_reg_1_bram_0_n_31,ram_block_reg_1_bram_0_n_32,ram_block_reg_1_bram_0_n_33,ram_block_reg_1_bram_0_n_34,ram_block_reg_1_bram_0_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_0_n_60,ram_block_reg_1_bram_0_n_61,ram_block_reg_1_bram_0_n_62,ram_block_reg_1_bram_0_n_63,ram_block_reg_1_bram_0_n_64,ram_block_reg_1_bram_0_n_65,ram_block_reg_1_bram_0_n_66,ram_block_reg_1_bram_0_n_67}),
        .CASDINPA({ram_block_reg_1_bram_0_n_132,ram_block_reg_1_bram_0_n_133,ram_block_reg_1_bram_0_n_134,ram_block_reg_1_bram_0_n_135}),
        .CASDINPB({ram_block_reg_1_bram_0_n_136,ram_block_reg_1_bram_0_n_137,ram_block_reg_1_bram_0_n_138,ram_block_reg_1_bram_0_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_1_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_1_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_1_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_1_n_28,ram_block_reg_1_bram_1_n_29,ram_block_reg_1_bram_1_n_30,ram_block_reg_1_bram_1_n_31,ram_block_reg_1_bram_1_n_32,ram_block_reg_1_bram_1_n_33,ram_block_reg_1_bram_1_n_34,ram_block_reg_1_bram_1_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_1_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_1_n_60,ram_block_reg_1_bram_1_n_61,ram_block_reg_1_bram_1_n_62,ram_block_reg_1_bram_1_n_63,ram_block_reg_1_bram_1_n_64,ram_block_reg_1_bram_1_n_65,ram_block_reg_1_bram_1_n_66,ram_block_reg_1_bram_1_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_1_n_132,ram_block_reg_1_bram_1_n_133,ram_block_reg_1_bram_1_n_134,ram_block_reg_1_bram_1_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_1_n_136,ram_block_reg_1_bram_1_n_137,ram_block_reg_1_bram_1_n_138,ram_block_reg_1_bram_1_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_0_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_0_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_1_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_1_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_1_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_1_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_1_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_1_i_1_n_0,ram_block_reg_1_bram_1_i_1_n_0,ram_block_reg_1_bram_1_i_1_n_0,ram_block_reg_1_bram_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_1_0,ram_block_reg_1_bram_1_0,ram_block_reg_1_bram_1_0,ram_block_reg_1_bram_1_0}));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_1_bram_1_i_1
       (.I0(Q[2]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[17]),
        .O(ram_block_reg_1_bram_1_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_2
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_1_n_28,ram_block_reg_1_bram_1_n_29,ram_block_reg_1_bram_1_n_30,ram_block_reg_1_bram_1_n_31,ram_block_reg_1_bram_1_n_32,ram_block_reg_1_bram_1_n_33,ram_block_reg_1_bram_1_n_34,ram_block_reg_1_bram_1_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_1_n_60,ram_block_reg_1_bram_1_n_61,ram_block_reg_1_bram_1_n_62,ram_block_reg_1_bram_1_n_63,ram_block_reg_1_bram_1_n_64,ram_block_reg_1_bram_1_n_65,ram_block_reg_1_bram_1_n_66,ram_block_reg_1_bram_1_n_67}),
        .CASDINPA({ram_block_reg_1_bram_1_n_132,ram_block_reg_1_bram_1_n_133,ram_block_reg_1_bram_1_n_134,ram_block_reg_1_bram_1_n_135}),
        .CASDINPB({ram_block_reg_1_bram_1_n_136,ram_block_reg_1_bram_1_n_137,ram_block_reg_1_bram_1_n_138,ram_block_reg_1_bram_1_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_2_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_2_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_2_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_2_n_28,ram_block_reg_1_bram_2_n_29,ram_block_reg_1_bram_2_n_30,ram_block_reg_1_bram_2_n_31,ram_block_reg_1_bram_2_n_32,ram_block_reg_1_bram_2_n_33,ram_block_reg_1_bram_2_n_34,ram_block_reg_1_bram_2_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_2_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_2_n_60,ram_block_reg_1_bram_2_n_61,ram_block_reg_1_bram_2_n_62,ram_block_reg_1_bram_2_n_63,ram_block_reg_1_bram_2_n_64,ram_block_reg_1_bram_2_n_65,ram_block_reg_1_bram_2_n_66,ram_block_reg_1_bram_2_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_2_n_132,ram_block_reg_1_bram_2_n_133,ram_block_reg_1_bram_2_n_134,ram_block_reg_1_bram_2_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_2_n_136,ram_block_reg_1_bram_2_n_137,ram_block_reg_1_bram_2_n_138,ram_block_reg_1_bram_2_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_1_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_1_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_2_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_2_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_2_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_2_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_2_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_2_i_1_n_0,ram_block_reg_1_bram_2_i_1_n_0,ram_block_reg_1_bram_2_i_1_n_0,ram_block_reg_1_bram_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_2_0,ram_block_reg_1_bram_2_0,ram_block_reg_1_bram_2_0,ram_block_reg_1_bram_2_0}));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_1_bram_2_i_1
       (.I0(Q[2]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_1_bram_2_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "12288" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_3
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_2_n_28,ram_block_reg_1_bram_2_n_29,ram_block_reg_1_bram_2_n_30,ram_block_reg_1_bram_2_n_31,ram_block_reg_1_bram_2_n_32,ram_block_reg_1_bram_2_n_33,ram_block_reg_1_bram_2_n_34,ram_block_reg_1_bram_2_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_2_n_60,ram_block_reg_1_bram_2_n_61,ram_block_reg_1_bram_2_n_62,ram_block_reg_1_bram_2_n_63,ram_block_reg_1_bram_2_n_64,ram_block_reg_1_bram_2_n_65,ram_block_reg_1_bram_2_n_66,ram_block_reg_1_bram_2_n_67}),
        .CASDINPA({ram_block_reg_1_bram_2_n_132,ram_block_reg_1_bram_2_n_133,ram_block_reg_1_bram_2_n_134,ram_block_reg_1_bram_2_n_135}),
        .CASDINPB({ram_block_reg_1_bram_2_n_136,ram_block_reg_1_bram_2_n_137,ram_block_reg_1_bram_2_n_138,ram_block_reg_1_bram_2_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_3_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_3_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_3_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_3_n_28,ram_block_reg_1_bram_3_n_29,ram_block_reg_1_bram_3_n_30,ram_block_reg_1_bram_3_n_31,ram_block_reg_1_bram_3_n_32,ram_block_reg_1_bram_3_n_33,ram_block_reg_1_bram_3_n_34,ram_block_reg_1_bram_3_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_3_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_3_n_60,ram_block_reg_1_bram_3_n_61,ram_block_reg_1_bram_3_n_62,ram_block_reg_1_bram_3_n_63,ram_block_reg_1_bram_3_n_64,ram_block_reg_1_bram_3_n_65,ram_block_reg_1_bram_3_n_66,ram_block_reg_1_bram_3_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_3_n_132,ram_block_reg_1_bram_3_n_133,ram_block_reg_1_bram_3_n_134,ram_block_reg_1_bram_3_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_3_n_136,ram_block_reg_1_bram_3_n_137,ram_block_reg_1_bram_3_n_138,ram_block_reg_1_bram_3_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_2_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_2_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_3_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_3_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_3_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_3_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_3_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_3_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_3_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_3_i_1_n_0,ram_block_reg_1_bram_3_i_1_n_0,ram_block_reg_1_bram_3_i_1_n_0,ram_block_reg_1_bram_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_3_0,ram_block_reg_1_bram_3_0,ram_block_reg_1_bram_3_0,ram_block_reg_1_bram_3_0}));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_1_bram_3_i_1
       (.I0(Q[2]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_1_bram_3_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "16384" *) 
  (* bram_addr_end = "20479" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "16384" *) 
  (* ram_addr_end = "20479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_4
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_3_n_28,ram_block_reg_1_bram_3_n_29,ram_block_reg_1_bram_3_n_30,ram_block_reg_1_bram_3_n_31,ram_block_reg_1_bram_3_n_32,ram_block_reg_1_bram_3_n_33,ram_block_reg_1_bram_3_n_34,ram_block_reg_1_bram_3_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_3_n_60,ram_block_reg_1_bram_3_n_61,ram_block_reg_1_bram_3_n_62,ram_block_reg_1_bram_3_n_63,ram_block_reg_1_bram_3_n_64,ram_block_reg_1_bram_3_n_65,ram_block_reg_1_bram_3_n_66,ram_block_reg_1_bram_3_n_67}),
        .CASDINPA({ram_block_reg_1_bram_3_n_132,ram_block_reg_1_bram_3_n_133,ram_block_reg_1_bram_3_n_134,ram_block_reg_1_bram_3_n_135}),
        .CASDINPB({ram_block_reg_1_bram_3_n_136,ram_block_reg_1_bram_3_n_137,ram_block_reg_1_bram_3_n_138,ram_block_reg_1_bram_3_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_4_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_4_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_4_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_4_n_28,ram_block_reg_1_bram_4_n_29,ram_block_reg_1_bram_4_n_30,ram_block_reg_1_bram_4_n_31,ram_block_reg_1_bram_4_n_32,ram_block_reg_1_bram_4_n_33,ram_block_reg_1_bram_4_n_34,ram_block_reg_1_bram_4_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_4_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_4_n_60,ram_block_reg_1_bram_4_n_61,ram_block_reg_1_bram_4_n_62,ram_block_reg_1_bram_4_n_63,ram_block_reg_1_bram_4_n_64,ram_block_reg_1_bram_4_n_65,ram_block_reg_1_bram_4_n_66,ram_block_reg_1_bram_4_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_4_n_132,ram_block_reg_1_bram_4_n_133,ram_block_reg_1_bram_4_n_134,ram_block_reg_1_bram_4_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_4_n_136,ram_block_reg_1_bram_4_n_137,ram_block_reg_1_bram_4_n_138,ram_block_reg_1_bram_4_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_3_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_3_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_4_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_4_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_4_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_4_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_4_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_4_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_4_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_4_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_4_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_4_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_4_i_1_n_0,ram_block_reg_1_bram_4_i_1_n_0,ram_block_reg_1_bram_4_i_1_n_0,ram_block_reg_1_bram_4_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_4_0,ram_block_reg_1_bram_4_0,ram_block_reg_1_bram_4_0,ram_block_reg_1_bram_4_0}));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_1_bram_4_i_1
       (.I0(Q[2]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_1_bram_4_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "20480" *) 
  (* bram_addr_end = "24575" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "20480" *) 
  (* ram_addr_end = "24575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_5
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_4_n_28,ram_block_reg_1_bram_4_n_29,ram_block_reg_1_bram_4_n_30,ram_block_reg_1_bram_4_n_31,ram_block_reg_1_bram_4_n_32,ram_block_reg_1_bram_4_n_33,ram_block_reg_1_bram_4_n_34,ram_block_reg_1_bram_4_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_4_n_60,ram_block_reg_1_bram_4_n_61,ram_block_reg_1_bram_4_n_62,ram_block_reg_1_bram_4_n_63,ram_block_reg_1_bram_4_n_64,ram_block_reg_1_bram_4_n_65,ram_block_reg_1_bram_4_n_66,ram_block_reg_1_bram_4_n_67}),
        .CASDINPA({ram_block_reg_1_bram_4_n_132,ram_block_reg_1_bram_4_n_133,ram_block_reg_1_bram_4_n_134,ram_block_reg_1_bram_4_n_135}),
        .CASDINPB({ram_block_reg_1_bram_4_n_136,ram_block_reg_1_bram_4_n_137,ram_block_reg_1_bram_4_n_138,ram_block_reg_1_bram_4_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_5_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_5_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_5_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_5_n_28,ram_block_reg_1_bram_5_n_29,ram_block_reg_1_bram_5_n_30,ram_block_reg_1_bram_5_n_31,ram_block_reg_1_bram_5_n_32,ram_block_reg_1_bram_5_n_33,ram_block_reg_1_bram_5_n_34,ram_block_reg_1_bram_5_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_5_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_5_n_60,ram_block_reg_1_bram_5_n_61,ram_block_reg_1_bram_5_n_62,ram_block_reg_1_bram_5_n_63,ram_block_reg_1_bram_5_n_64,ram_block_reg_1_bram_5_n_65,ram_block_reg_1_bram_5_n_66,ram_block_reg_1_bram_5_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_5_n_132,ram_block_reg_1_bram_5_n_133,ram_block_reg_1_bram_5_n_134,ram_block_reg_1_bram_5_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_5_n_136,ram_block_reg_1_bram_5_n_137,ram_block_reg_1_bram_5_n_138,ram_block_reg_1_bram_5_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_4_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_4_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_5_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_5_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_5_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_5_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_5_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_5_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_5_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_5_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_5_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_5_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_5_i_1_n_0,ram_block_reg_1_bram_5_i_1_n_0,ram_block_reg_1_bram_5_i_1_n_0,ram_block_reg_1_bram_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_5_0,ram_block_reg_1_bram_5_0,ram_block_reg_1_bram_5_0,ram_block_reg_1_bram_5_0}));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_1_bram_5_i_1
       (.I0(Q[2]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_1_bram_5_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "24576" *) 
  (* bram_addr_end = "28671" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "24576" *) 
  (* ram_addr_end = "28671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_6
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_5_n_28,ram_block_reg_1_bram_5_n_29,ram_block_reg_1_bram_5_n_30,ram_block_reg_1_bram_5_n_31,ram_block_reg_1_bram_5_n_32,ram_block_reg_1_bram_5_n_33,ram_block_reg_1_bram_5_n_34,ram_block_reg_1_bram_5_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_5_n_60,ram_block_reg_1_bram_5_n_61,ram_block_reg_1_bram_5_n_62,ram_block_reg_1_bram_5_n_63,ram_block_reg_1_bram_5_n_64,ram_block_reg_1_bram_5_n_65,ram_block_reg_1_bram_5_n_66,ram_block_reg_1_bram_5_n_67}),
        .CASDINPA({ram_block_reg_1_bram_5_n_132,ram_block_reg_1_bram_5_n_133,ram_block_reg_1_bram_5_n_134,ram_block_reg_1_bram_5_n_135}),
        .CASDINPB({ram_block_reg_1_bram_5_n_136,ram_block_reg_1_bram_5_n_137,ram_block_reg_1_bram_5_n_138,ram_block_reg_1_bram_5_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_6_i_1_n_0),
        .CASDOMUXB(ram_block_reg_2_bram_6_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_1_bram_6_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_1_bram_6_n_28,ram_block_reg_1_bram_6_n_29,ram_block_reg_1_bram_6_n_30,ram_block_reg_1_bram_6_n_31,ram_block_reg_1_bram_6_n_32,ram_block_reg_1_bram_6_n_33,ram_block_reg_1_bram_6_n_34,ram_block_reg_1_bram_6_n_35}),
        .CASDOUTB({NLW_ram_block_reg_1_bram_6_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_1_bram_6_n_60,ram_block_reg_1_bram_6_n_61,ram_block_reg_1_bram_6_n_62,ram_block_reg_1_bram_6_n_63,ram_block_reg_1_bram_6_n_64,ram_block_reg_1_bram_6_n_65,ram_block_reg_1_bram_6_n_66,ram_block_reg_1_bram_6_n_67}),
        .CASDOUTPA({ram_block_reg_1_bram_6_n_132,ram_block_reg_1_bram_6_n_133,ram_block_reg_1_bram_6_n_134,ram_block_reg_1_bram_6_n_135}),
        .CASDOUTPB({ram_block_reg_1_bram_6_n_136,ram_block_reg_1_bram_6_n_137,ram_block_reg_1_bram_6_n_138,ram_block_reg_1_bram_6_n_139}),
        .CASINDBITERR(ram_block_reg_1_bram_5_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_5_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_1_bram_6_n_0),
        .CASOUTSBITERR(ram_block_reg_1_bram_6_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_6_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_1_bram_6_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_1_bram_6_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_6_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_6_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_6_i_3_n_0),
        .ENBWREN(ram_block_reg_3_bram_6_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_6_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_6_i_1_n_0,ram_block_reg_1_bram_6_i_1_n_0,ram_block_reg_1_bram_6_i_1_n_0,ram_block_reg_1_bram_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_6_0,ram_block_reg_1_bram_6_0,ram_block_reg_1_bram_6_0,ram_block_reg_1_bram_6_0}));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_block_reg_1_bram_6_i_1
       (.I0(Q[2]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_1_bram_6_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "28672" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "28672" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_1_bram_7
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_6_n_28,ram_block_reg_1_bram_6_n_29,ram_block_reg_1_bram_6_n_30,ram_block_reg_1_bram_6_n_31,ram_block_reg_1_bram_6_n_32,ram_block_reg_1_bram_6_n_33,ram_block_reg_1_bram_6_n_34,ram_block_reg_1_bram_6_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_6_n_60,ram_block_reg_1_bram_6_n_61,ram_block_reg_1_bram_6_n_62,ram_block_reg_1_bram_6_n_63,ram_block_reg_1_bram_6_n_64,ram_block_reg_1_bram_6_n_65,ram_block_reg_1_bram_6_n_66,ram_block_reg_1_bram_6_n_67}),
        .CASDINPA({ram_block_reg_1_bram_6_n_132,ram_block_reg_1_bram_6_n_133,ram_block_reg_1_bram_6_n_134,ram_block_reg_1_bram_6_n_135}),
        .CASDINPB({ram_block_reg_1_bram_6_n_136,ram_block_reg_1_bram_6_n_137,ram_block_reg_1_bram_6_n_138,ram_block_reg_1_bram_6_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_7_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_7_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_block_reg_1_bram_7_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_block_reg_1_bram_7_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_block_reg_1_bram_7_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_block_reg_1_bram_7_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_block_reg_1_bram_6_n_0),
        .CASINSBITERR(ram_block_reg_1_bram_6_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_block_reg_1_bram_7_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_block_reg_1_bram_7_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_1_bram_7_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[15:8]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[15:8]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_block_reg_1_bram_7_DOUTADOUT_UNCONNECTED[31:8],ram_block_reg_1_bram_7_0}),
        .DOUTBDOUT({NLW_ram_block_reg_1_bram_7_DOUTBDOUT_UNCONNECTED[31:8],ram_rdata[15:8]}),
        .DOUTPADOUTP(NLW_ram_block_reg_1_bram_7_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_1_bram_7_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_1_bram_7_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_7_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_7_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_1_bram_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_1_bram_7_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_1_bram_7_i_1_n_0,ram_block_reg_1_bram_7_i_1_n_0,ram_block_reg_1_bram_7_i_1_n_0,ram_block_reg_1_bram_7_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_1_bram_7_1,ram_block_reg_1_bram_7_1,ram_block_reg_1_bram_7_1,ram_block_reg_1_bram_7_1}));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_block_reg_1_bram_7_i_1
       (.I0(Q[2]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[17]),
        .O(ram_block_reg_1_bram_7_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000085F00501),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_0
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_0_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_0_n_28,ram_block_reg_2_bram_0_n_29,ram_block_reg_2_bram_0_n_30,ram_block_reg_2_bram_0_n_31,ram_block_reg_2_bram_0_n_32,ram_block_reg_2_bram_0_n_33,ram_block_reg_2_bram_0_n_34,ram_block_reg_2_bram_0_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_0_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_0_n_60,ram_block_reg_2_bram_0_n_61,ram_block_reg_2_bram_0_n_62,ram_block_reg_2_bram_0_n_63,ram_block_reg_2_bram_0_n_64,ram_block_reg_2_bram_0_n_65,ram_block_reg_2_bram_0_n_66,ram_block_reg_2_bram_0_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_0_n_132,ram_block_reg_2_bram_0_n_133,ram_block_reg_2_bram_0_n_134,ram_block_reg_2_bram_0_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_0_n_136,ram_block_reg_2_bram_0_n_137,ram_block_reg_2_bram_0_n_138,ram_block_reg_2_bram_0_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_0_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_0_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_0_i_1_n_0),
        .ENBWREN(ram_block_reg_3_bram_0_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_0_i_1_n_0,ram_block_reg_2_bram_0_i_1_n_0,ram_block_reg_2_bram_0_i_1_n_0,ram_block_reg_2_bram_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_1,ram_block_reg_2_bram_0_1,ram_block_reg_2_bram_0_1,ram_block_reg_2_bram_0_1}));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_block_reg_2_bram_0_i_1
       (.I0(Q[3]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_2_bram_0_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_1
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_n_28,ram_block_reg_2_bram_0_n_29,ram_block_reg_2_bram_0_n_30,ram_block_reg_2_bram_0_n_31,ram_block_reg_2_bram_0_n_32,ram_block_reg_2_bram_0_n_33,ram_block_reg_2_bram_0_n_34,ram_block_reg_2_bram_0_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_n_60,ram_block_reg_2_bram_0_n_61,ram_block_reg_2_bram_0_n_62,ram_block_reg_2_bram_0_n_63,ram_block_reg_2_bram_0_n_64,ram_block_reg_2_bram_0_n_65,ram_block_reg_2_bram_0_n_66,ram_block_reg_2_bram_0_n_67}),
        .CASDINPA({ram_block_reg_2_bram_0_n_132,ram_block_reg_2_bram_0_n_133,ram_block_reg_2_bram_0_n_134,ram_block_reg_2_bram_0_n_135}),
        .CASDINPB({ram_block_reg_2_bram_0_n_136,ram_block_reg_2_bram_0_n_137,ram_block_reg_2_bram_0_n_138,ram_block_reg_2_bram_0_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_1_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_1_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_1_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_1_n_28,ram_block_reg_2_bram_1_n_29,ram_block_reg_2_bram_1_n_30,ram_block_reg_2_bram_1_n_31,ram_block_reg_2_bram_1_n_32,ram_block_reg_2_bram_1_n_33,ram_block_reg_2_bram_1_n_34,ram_block_reg_2_bram_1_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_1_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_1_n_60,ram_block_reg_2_bram_1_n_61,ram_block_reg_2_bram_1_n_62,ram_block_reg_2_bram_1_n_63,ram_block_reg_2_bram_1_n_64,ram_block_reg_2_bram_1_n_65,ram_block_reg_2_bram_1_n_66,ram_block_reg_2_bram_1_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_1_n_132,ram_block_reg_2_bram_1_n_133,ram_block_reg_2_bram_1_n_134,ram_block_reg_2_bram_1_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_1_n_136,ram_block_reg_2_bram_1_n_137,ram_block_reg_2_bram_1_n_138,ram_block_reg_2_bram_1_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_0_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_0_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_1_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_1_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_1_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_1_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_1_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_1_i_1_n_0,ram_block_reg_2_bram_1_i_1_n_0,ram_block_reg_2_bram_1_i_1_n_0,ram_block_reg_2_bram_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_1_0,ram_block_reg_2_bram_1_0,ram_block_reg_2_bram_1_0,ram_block_reg_2_bram_1_0}));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_2_bram_1_i_1
       (.I0(Q[3]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[17]),
        .O(ram_block_reg_2_bram_1_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_2
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_1_n_28,ram_block_reg_2_bram_1_n_29,ram_block_reg_2_bram_1_n_30,ram_block_reg_2_bram_1_n_31,ram_block_reg_2_bram_1_n_32,ram_block_reg_2_bram_1_n_33,ram_block_reg_2_bram_1_n_34,ram_block_reg_2_bram_1_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_1_n_60,ram_block_reg_2_bram_1_n_61,ram_block_reg_2_bram_1_n_62,ram_block_reg_2_bram_1_n_63,ram_block_reg_2_bram_1_n_64,ram_block_reg_2_bram_1_n_65,ram_block_reg_2_bram_1_n_66,ram_block_reg_2_bram_1_n_67}),
        .CASDINPA({ram_block_reg_2_bram_1_n_132,ram_block_reg_2_bram_1_n_133,ram_block_reg_2_bram_1_n_134,ram_block_reg_2_bram_1_n_135}),
        .CASDINPB({ram_block_reg_2_bram_1_n_136,ram_block_reg_2_bram_1_n_137,ram_block_reg_2_bram_1_n_138,ram_block_reg_2_bram_1_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_2_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_2_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_2_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_2_n_28,ram_block_reg_2_bram_2_n_29,ram_block_reg_2_bram_2_n_30,ram_block_reg_2_bram_2_n_31,ram_block_reg_2_bram_2_n_32,ram_block_reg_2_bram_2_n_33,ram_block_reg_2_bram_2_n_34,ram_block_reg_2_bram_2_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_2_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_2_n_60,ram_block_reg_2_bram_2_n_61,ram_block_reg_2_bram_2_n_62,ram_block_reg_2_bram_2_n_63,ram_block_reg_2_bram_2_n_64,ram_block_reg_2_bram_2_n_65,ram_block_reg_2_bram_2_n_66,ram_block_reg_2_bram_2_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_2_n_132,ram_block_reg_2_bram_2_n_133,ram_block_reg_2_bram_2_n_134,ram_block_reg_2_bram_2_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_2_n_136,ram_block_reg_2_bram_2_n_137,ram_block_reg_2_bram_2_n_138,ram_block_reg_2_bram_2_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_1_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_1_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_2_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_2_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_2_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_2_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_2_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_2_i_1_n_0,ram_block_reg_2_bram_2_i_1_n_0,ram_block_reg_2_bram_2_i_1_n_0,ram_block_reg_2_bram_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_2_0,ram_block_reg_2_bram_2_0,ram_block_reg_2_bram_2_0,ram_block_reg_2_bram_2_0}));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_2_bram_2_i_1
       (.I0(Q[3]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_2_bram_2_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "12288" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_3
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_2_n_28,ram_block_reg_2_bram_2_n_29,ram_block_reg_2_bram_2_n_30,ram_block_reg_2_bram_2_n_31,ram_block_reg_2_bram_2_n_32,ram_block_reg_2_bram_2_n_33,ram_block_reg_2_bram_2_n_34,ram_block_reg_2_bram_2_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_2_n_60,ram_block_reg_2_bram_2_n_61,ram_block_reg_2_bram_2_n_62,ram_block_reg_2_bram_2_n_63,ram_block_reg_2_bram_2_n_64,ram_block_reg_2_bram_2_n_65,ram_block_reg_2_bram_2_n_66,ram_block_reg_2_bram_2_n_67}),
        .CASDINPA({ram_block_reg_2_bram_2_n_132,ram_block_reg_2_bram_2_n_133,ram_block_reg_2_bram_2_n_134,ram_block_reg_2_bram_2_n_135}),
        .CASDINPB({ram_block_reg_2_bram_2_n_136,ram_block_reg_2_bram_2_n_137,ram_block_reg_2_bram_2_n_138,ram_block_reg_2_bram_2_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_3_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_3_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_3_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_3_n_28,ram_block_reg_2_bram_3_n_29,ram_block_reg_2_bram_3_n_30,ram_block_reg_2_bram_3_n_31,ram_block_reg_2_bram_3_n_32,ram_block_reg_2_bram_3_n_33,ram_block_reg_2_bram_3_n_34,ram_block_reg_2_bram_3_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_3_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_3_n_60,ram_block_reg_2_bram_3_n_61,ram_block_reg_2_bram_3_n_62,ram_block_reg_2_bram_3_n_63,ram_block_reg_2_bram_3_n_64,ram_block_reg_2_bram_3_n_65,ram_block_reg_2_bram_3_n_66,ram_block_reg_2_bram_3_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_3_n_132,ram_block_reg_2_bram_3_n_133,ram_block_reg_2_bram_3_n_134,ram_block_reg_2_bram_3_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_3_n_136,ram_block_reg_2_bram_3_n_137,ram_block_reg_2_bram_3_n_138,ram_block_reg_2_bram_3_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_2_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_2_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_3_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_3_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_3_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_3_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_3_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_3_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_3_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_3_i_1_n_0,ram_block_reg_2_bram_3_i_1_n_0,ram_block_reg_2_bram_3_i_1_n_0,ram_block_reg_2_bram_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_3_0,ram_block_reg_2_bram_3_0,ram_block_reg_2_bram_3_0,ram_block_reg_2_bram_3_0}));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_2_bram_3_i_1
       (.I0(Q[3]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_2_bram_3_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "16384" *) 
  (* bram_addr_end = "20479" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "16384" *) 
  (* ram_addr_end = "20479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_4
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_3_n_28,ram_block_reg_2_bram_3_n_29,ram_block_reg_2_bram_3_n_30,ram_block_reg_2_bram_3_n_31,ram_block_reg_2_bram_3_n_32,ram_block_reg_2_bram_3_n_33,ram_block_reg_2_bram_3_n_34,ram_block_reg_2_bram_3_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_3_n_60,ram_block_reg_2_bram_3_n_61,ram_block_reg_2_bram_3_n_62,ram_block_reg_2_bram_3_n_63,ram_block_reg_2_bram_3_n_64,ram_block_reg_2_bram_3_n_65,ram_block_reg_2_bram_3_n_66,ram_block_reg_2_bram_3_n_67}),
        .CASDINPA({ram_block_reg_2_bram_3_n_132,ram_block_reg_2_bram_3_n_133,ram_block_reg_2_bram_3_n_134,ram_block_reg_2_bram_3_n_135}),
        .CASDINPB({ram_block_reg_2_bram_3_n_136,ram_block_reg_2_bram_3_n_137,ram_block_reg_2_bram_3_n_138,ram_block_reg_2_bram_3_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_4_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_4_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_4_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_4_n_28,ram_block_reg_2_bram_4_n_29,ram_block_reg_2_bram_4_n_30,ram_block_reg_2_bram_4_n_31,ram_block_reg_2_bram_4_n_32,ram_block_reg_2_bram_4_n_33,ram_block_reg_2_bram_4_n_34,ram_block_reg_2_bram_4_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_4_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_4_n_60,ram_block_reg_2_bram_4_n_61,ram_block_reg_2_bram_4_n_62,ram_block_reg_2_bram_4_n_63,ram_block_reg_2_bram_4_n_64,ram_block_reg_2_bram_4_n_65,ram_block_reg_2_bram_4_n_66,ram_block_reg_2_bram_4_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_4_n_132,ram_block_reg_2_bram_4_n_133,ram_block_reg_2_bram_4_n_134,ram_block_reg_2_bram_4_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_4_n_136,ram_block_reg_2_bram_4_n_137,ram_block_reg_2_bram_4_n_138,ram_block_reg_2_bram_4_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_3_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_3_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_4_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_4_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_4_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_4_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_4_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_4_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_4_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_4_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_4_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_4_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_4_i_1_n_0,ram_block_reg_2_bram_4_i_1_n_0,ram_block_reg_2_bram_4_i_1_n_0,ram_block_reg_2_bram_4_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_4_0,ram_block_reg_2_bram_4_0,ram_block_reg_2_bram_4_0,ram_block_reg_2_bram_4_0}));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_2_bram_4_i_1
       (.I0(Q[3]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_2_bram_4_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "20480" *) 
  (* bram_addr_end = "24575" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "20480" *) 
  (* ram_addr_end = "24575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_5
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_4_n_28,ram_block_reg_2_bram_4_n_29,ram_block_reg_2_bram_4_n_30,ram_block_reg_2_bram_4_n_31,ram_block_reg_2_bram_4_n_32,ram_block_reg_2_bram_4_n_33,ram_block_reg_2_bram_4_n_34,ram_block_reg_2_bram_4_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_4_n_60,ram_block_reg_2_bram_4_n_61,ram_block_reg_2_bram_4_n_62,ram_block_reg_2_bram_4_n_63,ram_block_reg_2_bram_4_n_64,ram_block_reg_2_bram_4_n_65,ram_block_reg_2_bram_4_n_66,ram_block_reg_2_bram_4_n_67}),
        .CASDINPA({ram_block_reg_2_bram_4_n_132,ram_block_reg_2_bram_4_n_133,ram_block_reg_2_bram_4_n_134,ram_block_reg_2_bram_4_n_135}),
        .CASDINPB({ram_block_reg_2_bram_4_n_136,ram_block_reg_2_bram_4_n_137,ram_block_reg_2_bram_4_n_138,ram_block_reg_2_bram_4_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_5_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_5_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_5_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_5_n_28,ram_block_reg_2_bram_5_n_29,ram_block_reg_2_bram_5_n_30,ram_block_reg_2_bram_5_n_31,ram_block_reg_2_bram_5_n_32,ram_block_reg_2_bram_5_n_33,ram_block_reg_2_bram_5_n_34,ram_block_reg_2_bram_5_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_5_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_5_n_60,ram_block_reg_2_bram_5_n_61,ram_block_reg_2_bram_5_n_62,ram_block_reg_2_bram_5_n_63,ram_block_reg_2_bram_5_n_64,ram_block_reg_2_bram_5_n_65,ram_block_reg_2_bram_5_n_66,ram_block_reg_2_bram_5_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_5_n_132,ram_block_reg_2_bram_5_n_133,ram_block_reg_2_bram_5_n_134,ram_block_reg_2_bram_5_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_5_n_136,ram_block_reg_2_bram_5_n_137,ram_block_reg_2_bram_5_n_138,ram_block_reg_2_bram_5_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_4_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_4_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_5_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_5_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_5_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_5_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_5_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_5_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_5_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_5_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_5_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_5_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_5_i_1_n_0,ram_block_reg_2_bram_5_i_1_n_0,ram_block_reg_2_bram_5_i_1_n_0,ram_block_reg_2_bram_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_5_0,ram_block_reg_2_bram_5_0,ram_block_reg_2_bram_5_0,ram_block_reg_2_bram_5_0}));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_2_bram_5_i_1
       (.I0(Q[3]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_2_bram_5_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "24576" *) 
  (* bram_addr_end = "28671" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "24576" *) 
  (* ram_addr_end = "28671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_6
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_5_n_28,ram_block_reg_2_bram_5_n_29,ram_block_reg_2_bram_5_n_30,ram_block_reg_2_bram_5_n_31,ram_block_reg_2_bram_5_n_32,ram_block_reg_2_bram_5_n_33,ram_block_reg_2_bram_5_n_34,ram_block_reg_2_bram_5_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_5_n_60,ram_block_reg_2_bram_5_n_61,ram_block_reg_2_bram_5_n_62,ram_block_reg_2_bram_5_n_63,ram_block_reg_2_bram_5_n_64,ram_block_reg_2_bram_5_n_65,ram_block_reg_2_bram_5_n_66,ram_block_reg_2_bram_5_n_67}),
        .CASDINPA({ram_block_reg_2_bram_5_n_132,ram_block_reg_2_bram_5_n_133,ram_block_reg_2_bram_5_n_134,ram_block_reg_2_bram_5_n_135}),
        .CASDINPB({ram_block_reg_2_bram_5_n_136,ram_block_reg_2_bram_5_n_137,ram_block_reg_2_bram_5_n_138,ram_block_reg_2_bram_5_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_6_i_1_n_0),
        .CASDOMUXB(ram_block_reg_2_bram_6_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_2_bram_6_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_2_bram_6_n_28,ram_block_reg_2_bram_6_n_29,ram_block_reg_2_bram_6_n_30,ram_block_reg_2_bram_6_n_31,ram_block_reg_2_bram_6_n_32,ram_block_reg_2_bram_6_n_33,ram_block_reg_2_bram_6_n_34,ram_block_reg_2_bram_6_n_35}),
        .CASDOUTB({NLW_ram_block_reg_2_bram_6_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_2_bram_6_n_60,ram_block_reg_2_bram_6_n_61,ram_block_reg_2_bram_6_n_62,ram_block_reg_2_bram_6_n_63,ram_block_reg_2_bram_6_n_64,ram_block_reg_2_bram_6_n_65,ram_block_reg_2_bram_6_n_66,ram_block_reg_2_bram_6_n_67}),
        .CASDOUTPA({ram_block_reg_2_bram_6_n_132,ram_block_reg_2_bram_6_n_133,ram_block_reg_2_bram_6_n_134,ram_block_reg_2_bram_6_n_135}),
        .CASDOUTPB({ram_block_reg_2_bram_6_n_136,ram_block_reg_2_bram_6_n_137,ram_block_reg_2_bram_6_n_138,ram_block_reg_2_bram_6_n_139}),
        .CASINDBITERR(ram_block_reg_2_bram_5_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_5_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_2_bram_6_n_0),
        .CASOUTSBITERR(ram_block_reg_2_bram_6_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_6_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_2_bram_6_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_2_bram_6_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_6_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_6_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_6_i_3_n_0),
        .ENBWREN(ram_block_reg_3_bram_6_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_6_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_6_i_1_n_0,ram_block_reg_2_bram_6_i_1_n_0,ram_block_reg_2_bram_6_i_1_n_0,ram_block_reg_2_bram_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_6_1,ram_block_reg_2_bram_6_1,ram_block_reg_2_bram_6_1,ram_block_reg_2_bram_6_1}));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_block_reg_2_bram_6_i_1
       (.I0(Q[3]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_2_bram_6_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "28672" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "28672" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_2_bram_7
       (.ADDRARDADDR({Q[16:5],1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_6_n_28,ram_block_reg_2_bram_6_n_29,ram_block_reg_2_bram_6_n_30,ram_block_reg_2_bram_6_n_31,ram_block_reg_2_bram_6_n_32,ram_block_reg_2_bram_6_n_33,ram_block_reg_2_bram_6_n_34,ram_block_reg_2_bram_6_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_6_n_60,ram_block_reg_2_bram_6_n_61,ram_block_reg_2_bram_6_n_62,ram_block_reg_2_bram_6_n_63,ram_block_reg_2_bram_6_n_64,ram_block_reg_2_bram_6_n_65,ram_block_reg_2_bram_6_n_66,ram_block_reg_2_bram_6_n_67}),
        .CASDINPA({ram_block_reg_2_bram_6_n_132,ram_block_reg_2_bram_6_n_133,ram_block_reg_2_bram_6_n_134,ram_block_reg_2_bram_6_n_135}),
        .CASDINPB({ram_block_reg_2_bram_6_n_136,ram_block_reg_2_bram_6_n_137,ram_block_reg_2_bram_6_n_138,ram_block_reg_2_bram_6_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_7_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_7_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_block_reg_2_bram_7_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_block_reg_2_bram_7_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_block_reg_2_bram_7_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_block_reg_2_bram_7_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_block_reg_2_bram_6_n_0),
        .CASINSBITERR(ram_block_reg_2_bram_6_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_block_reg_2_bram_7_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_block_reg_2_bram_7_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_2_bram_7_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_1[23:16]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_0_0[23:16]}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_block_reg_2_bram_7_DOUTADOUT_UNCONNECTED[31:8],ram_block_reg_2_bram_7_0}),
        .DOUTBDOUT({NLW_ram_block_reg_2_bram_7_DOUTBDOUT_UNCONNECTED[31:8],ram_rdata[23:16]}),
        .DOUTPADOUTP(NLW_ram_block_reg_2_bram_7_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_2_bram_7_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_2_bram_7_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_7_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_7_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_2_bram_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_2_bram_7_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_2_bram_7_i_1_n_0,ram_block_reg_2_bram_7_i_1_n_0,ram_block_reg_2_bram_7_i_1_n_0,ram_block_reg_2_bram_7_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_2_bram_7_1,ram_block_reg_2_bram_7_1,ram_block_reg_2_bram_7_1,ram_block_reg_2_bram_7_1}));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_block_reg_2_bram_7_i_1
       (.I0(Q[3]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[17]),
        .O(ram_block_reg_2_bram_7_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_0_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_0_n_28,ram_block_reg_3_bram_0_n_29,ram_block_reg_3_bram_0_n_30,ram_block_reg_3_bram_0_n_31,ram_block_reg_3_bram_0_n_32,ram_block_reg_3_bram_0_n_33,ram_block_reg_3_bram_0_n_34,ram_block_reg_3_bram_0_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_0_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_0_n_60,ram_block_reg_3_bram_0_n_61,ram_block_reg_3_bram_0_n_62,ram_block_reg_3_bram_0_n_63,ram_block_reg_3_bram_0_n_64,ram_block_reg_3_bram_0_n_65,ram_block_reg_3_bram_0_n_66,ram_block_reg_3_bram_0_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_0_n_132,ram_block_reg_3_bram_0_n_133,ram_block_reg_3_bram_0_n_134,ram_block_reg_3_bram_0_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_0_n_136,ram_block_reg_3_bram_0_n_137,ram_block_reg_3_bram_0_n_138,ram_block_reg_3_bram_0_n_139}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_0_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_0_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINBDIN}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_0_i_1_n_0),
        .ENBWREN(ram_block_reg_3_bram_0_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_0_i_17_n_0,ram_block_reg_3_bram_0_i_17_n_0,ram_block_reg_3_bram_0_i_17_n_0,ram_block_reg_3_bram_0_i_17_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_2,ram_block_reg_3_bram_0_2,ram_block_reg_3_bram_0_2,ram_block_reg_3_bram_0_2}));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_0_i_1
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_0_1[31]),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_block_reg_3_bram_0_i_17
       (.I0(Q[4]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_3_bram_0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_0_i_2
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_0_1[30]),
        .O(p_1_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_0_i_3
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_0_1[29]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_0_i_4
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_0_1[28]),
        .O(p_1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_0_i_5
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_0_1[27]),
        .O(p_1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_0_i_6
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_0_1[26]),
        .O(p_1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_0_i_7
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_0_1[25]),
        .O(p_1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_block_reg_3_bram_0_i_8
       (.I0(Q[4]),
        .I1(ram_block_reg_3_bram_0_1[24]),
        .O(p_1_in[24]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "4096" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_1
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_n_28,ram_block_reg_3_bram_0_n_29,ram_block_reg_3_bram_0_n_30,ram_block_reg_3_bram_0_n_31,ram_block_reg_3_bram_0_n_32,ram_block_reg_3_bram_0_n_33,ram_block_reg_3_bram_0_n_34,ram_block_reg_3_bram_0_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_0_n_60,ram_block_reg_3_bram_0_n_61,ram_block_reg_3_bram_0_n_62,ram_block_reg_3_bram_0_n_63,ram_block_reg_3_bram_0_n_64,ram_block_reg_3_bram_0_n_65,ram_block_reg_3_bram_0_n_66,ram_block_reg_3_bram_0_n_67}),
        .CASDINPA({ram_block_reg_3_bram_0_n_132,ram_block_reg_3_bram_0_n_133,ram_block_reg_3_bram_0_n_134,ram_block_reg_3_bram_0_n_135}),
        .CASDINPB({ram_block_reg_3_bram_0_n_136,ram_block_reg_3_bram_0_n_137,ram_block_reg_3_bram_0_n_138,ram_block_reg_3_bram_0_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_1_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_1_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_1_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_1_n_28,ram_block_reg_3_bram_1_n_29,ram_block_reg_3_bram_1_n_30,ram_block_reg_3_bram_1_n_31,ram_block_reg_3_bram_1_n_32,ram_block_reg_3_bram_1_n_33,ram_block_reg_3_bram_1_n_34,ram_block_reg_3_bram_1_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_1_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_1_n_60,ram_block_reg_3_bram_1_n_61,ram_block_reg_3_bram_1_n_62,ram_block_reg_3_bram_1_n_63,ram_block_reg_3_bram_1_n_64,ram_block_reg_3_bram_1_n_65,ram_block_reg_3_bram_1_n_66,ram_block_reg_3_bram_1_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_1_n_132,ram_block_reg_3_bram_1_n_133,ram_block_reg_3_bram_1_n_134,ram_block_reg_3_bram_1_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_1_n_136,ram_block_reg_3_bram_1_n_137,ram_block_reg_3_bram_1_n_138,ram_block_reg_3_bram_1_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_0_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_0_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_1_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_1_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINBDIN}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_1_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_1_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_1_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_1_i_1_n_0,ram_block_reg_3_bram_1_i_1_n_0,ram_block_reg_3_bram_1_i_1_n_0,ram_block_reg_3_bram_1_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_1_0,ram_block_reg_3_bram_1_0,ram_block_reg_3_bram_1_0,ram_block_reg_3_bram_1_0}));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_3_bram_1_i_1
       (.I0(Q[4]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[17]),
        .O(ram_block_reg_3_bram_1_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "8192" *) 
  (* bram_addr_end = "12287" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_2
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_1_n_28,ram_block_reg_3_bram_1_n_29,ram_block_reg_3_bram_1_n_30,ram_block_reg_3_bram_1_n_31,ram_block_reg_3_bram_1_n_32,ram_block_reg_3_bram_1_n_33,ram_block_reg_3_bram_1_n_34,ram_block_reg_3_bram_1_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_1_n_60,ram_block_reg_3_bram_1_n_61,ram_block_reg_3_bram_1_n_62,ram_block_reg_3_bram_1_n_63,ram_block_reg_3_bram_1_n_64,ram_block_reg_3_bram_1_n_65,ram_block_reg_3_bram_1_n_66,ram_block_reg_3_bram_1_n_67}),
        .CASDINPA({ram_block_reg_3_bram_1_n_132,ram_block_reg_3_bram_1_n_133,ram_block_reg_3_bram_1_n_134,ram_block_reg_3_bram_1_n_135}),
        .CASDINPB({ram_block_reg_3_bram_1_n_136,ram_block_reg_3_bram_1_n_137,ram_block_reg_3_bram_1_n_138,ram_block_reg_3_bram_1_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_2_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_2_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_2_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_2_n_28,ram_block_reg_3_bram_2_n_29,ram_block_reg_3_bram_2_n_30,ram_block_reg_3_bram_2_n_31,ram_block_reg_3_bram_2_n_32,ram_block_reg_3_bram_2_n_33,ram_block_reg_3_bram_2_n_34,ram_block_reg_3_bram_2_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_2_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_2_n_60,ram_block_reg_3_bram_2_n_61,ram_block_reg_3_bram_2_n_62,ram_block_reg_3_bram_2_n_63,ram_block_reg_3_bram_2_n_64,ram_block_reg_3_bram_2_n_65,ram_block_reg_3_bram_2_n_66,ram_block_reg_3_bram_2_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_2_n_132,ram_block_reg_3_bram_2_n_133,ram_block_reg_3_bram_2_n_134,ram_block_reg_3_bram_2_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_2_n_136,ram_block_reg_3_bram_2_n_137,ram_block_reg_3_bram_2_n_138,ram_block_reg_3_bram_2_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_1_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_1_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_2_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_2_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINBDIN}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_2_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_2_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_2_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_2_i_1_n_0,ram_block_reg_3_bram_2_i_1_n_0,ram_block_reg_3_bram_2_i_1_n_0,ram_block_reg_3_bram_2_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_0,ram_block_reg_3_bram_2_0,ram_block_reg_3_bram_2_0,ram_block_reg_3_bram_2_0}));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_3_bram_2_i_1
       (.I0(Q[4]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_3_bram_2_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "12288" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_3
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_n_28,ram_block_reg_3_bram_2_n_29,ram_block_reg_3_bram_2_n_30,ram_block_reg_3_bram_2_n_31,ram_block_reg_3_bram_2_n_32,ram_block_reg_3_bram_2_n_33,ram_block_reg_3_bram_2_n_34,ram_block_reg_3_bram_2_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_2_n_60,ram_block_reg_3_bram_2_n_61,ram_block_reg_3_bram_2_n_62,ram_block_reg_3_bram_2_n_63,ram_block_reg_3_bram_2_n_64,ram_block_reg_3_bram_2_n_65,ram_block_reg_3_bram_2_n_66,ram_block_reg_3_bram_2_n_67}),
        .CASDINPA({ram_block_reg_3_bram_2_n_132,ram_block_reg_3_bram_2_n_133,ram_block_reg_3_bram_2_n_134,ram_block_reg_3_bram_2_n_135}),
        .CASDINPB({ram_block_reg_3_bram_2_n_136,ram_block_reg_3_bram_2_n_137,ram_block_reg_3_bram_2_n_138,ram_block_reg_3_bram_2_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_3_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_3_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_3_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_3_n_28,ram_block_reg_3_bram_3_n_29,ram_block_reg_3_bram_3_n_30,ram_block_reg_3_bram_3_n_31,ram_block_reg_3_bram_3_n_32,ram_block_reg_3_bram_3_n_33,ram_block_reg_3_bram_3_n_34,ram_block_reg_3_bram_3_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_3_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_3_n_60,ram_block_reg_3_bram_3_n_61,ram_block_reg_3_bram_3_n_62,ram_block_reg_3_bram_3_n_63,ram_block_reg_3_bram_3_n_64,ram_block_reg_3_bram_3_n_65,ram_block_reg_3_bram_3_n_66,ram_block_reg_3_bram_3_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_3_n_132,ram_block_reg_3_bram_3_n_133,ram_block_reg_3_bram_3_n_134,ram_block_reg_3_bram_3_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_3_n_136,ram_block_reg_3_bram_3_n_137,ram_block_reg_3_bram_3_n_138,ram_block_reg_3_bram_3_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_2_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_2_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_3_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_3_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINBDIN}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_3_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_3_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_3_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_3_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_3_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_3_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_3_i_1_n_0,ram_block_reg_3_bram_3_i_1_n_0,ram_block_reg_3_bram_3_i_1_n_0,ram_block_reg_3_bram_3_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_3_0,ram_block_reg_3_bram_3_0,ram_block_reg_3_bram_3_0,ram_block_reg_3_bram_3_0}));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_3_bram_3_i_1
       (.I0(Q[4]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_3_bram_3_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "16384" *) 
  (* bram_addr_end = "20479" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "16384" *) 
  (* ram_addr_end = "20479" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_4
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_3_n_28,ram_block_reg_3_bram_3_n_29,ram_block_reg_3_bram_3_n_30,ram_block_reg_3_bram_3_n_31,ram_block_reg_3_bram_3_n_32,ram_block_reg_3_bram_3_n_33,ram_block_reg_3_bram_3_n_34,ram_block_reg_3_bram_3_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_3_n_60,ram_block_reg_3_bram_3_n_61,ram_block_reg_3_bram_3_n_62,ram_block_reg_3_bram_3_n_63,ram_block_reg_3_bram_3_n_64,ram_block_reg_3_bram_3_n_65,ram_block_reg_3_bram_3_n_66,ram_block_reg_3_bram_3_n_67}),
        .CASDINPA({ram_block_reg_3_bram_3_n_132,ram_block_reg_3_bram_3_n_133,ram_block_reg_3_bram_3_n_134,ram_block_reg_3_bram_3_n_135}),
        .CASDINPB({ram_block_reg_3_bram_3_n_136,ram_block_reg_3_bram_3_n_137,ram_block_reg_3_bram_3_n_138,ram_block_reg_3_bram_3_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_4_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_4_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_4_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_4_n_28,ram_block_reg_3_bram_4_n_29,ram_block_reg_3_bram_4_n_30,ram_block_reg_3_bram_4_n_31,ram_block_reg_3_bram_4_n_32,ram_block_reg_3_bram_4_n_33,ram_block_reg_3_bram_4_n_34,ram_block_reg_3_bram_4_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_4_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_4_n_60,ram_block_reg_3_bram_4_n_61,ram_block_reg_3_bram_4_n_62,ram_block_reg_3_bram_4_n_63,ram_block_reg_3_bram_4_n_64,ram_block_reg_3_bram_4_n_65,ram_block_reg_3_bram_4_n_66,ram_block_reg_3_bram_4_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_4_n_132,ram_block_reg_3_bram_4_n_133,ram_block_reg_3_bram_4_n_134,ram_block_reg_3_bram_4_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_4_n_136,ram_block_reg_3_bram_4_n_137,ram_block_reg_3_bram_4_n_138,ram_block_reg_3_bram_4_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_3_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_3_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_4_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_4_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_4_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINBDIN}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_4_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_4_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_4_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_4_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_4_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_4_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_4_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_4_i_1_n_0,ram_block_reg_3_bram_4_i_1_n_0,ram_block_reg_3_bram_4_i_1_n_0,ram_block_reg_3_bram_4_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_4_0,ram_block_reg_3_bram_4_0,ram_block_reg_3_bram_4_0,ram_block_reg_3_bram_4_0}));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_block_reg_3_bram_4_i_1
       (.I0(Q[4]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_3_bram_4_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "20480" *) 
  (* bram_addr_end = "24575" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "20480" *) 
  (* ram_addr_end = "24575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_5
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_4_n_28,ram_block_reg_3_bram_4_n_29,ram_block_reg_3_bram_4_n_30,ram_block_reg_3_bram_4_n_31,ram_block_reg_3_bram_4_n_32,ram_block_reg_3_bram_4_n_33,ram_block_reg_3_bram_4_n_34,ram_block_reg_3_bram_4_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_4_n_60,ram_block_reg_3_bram_4_n_61,ram_block_reg_3_bram_4_n_62,ram_block_reg_3_bram_4_n_63,ram_block_reg_3_bram_4_n_64,ram_block_reg_3_bram_4_n_65,ram_block_reg_3_bram_4_n_66,ram_block_reg_3_bram_4_n_67}),
        .CASDINPA({ram_block_reg_3_bram_4_n_132,ram_block_reg_3_bram_4_n_133,ram_block_reg_3_bram_4_n_134,ram_block_reg_3_bram_4_n_135}),
        .CASDINPB({ram_block_reg_3_bram_4_n_136,ram_block_reg_3_bram_4_n_137,ram_block_reg_3_bram_4_n_138,ram_block_reg_3_bram_4_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_5_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_5_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_5_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_5_n_28,ram_block_reg_3_bram_5_n_29,ram_block_reg_3_bram_5_n_30,ram_block_reg_3_bram_5_n_31,ram_block_reg_3_bram_5_n_32,ram_block_reg_3_bram_5_n_33,ram_block_reg_3_bram_5_n_34,ram_block_reg_3_bram_5_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_5_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_5_n_60,ram_block_reg_3_bram_5_n_61,ram_block_reg_3_bram_5_n_62,ram_block_reg_3_bram_5_n_63,ram_block_reg_3_bram_5_n_64,ram_block_reg_3_bram_5_n_65,ram_block_reg_3_bram_5_n_66,ram_block_reg_3_bram_5_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_5_n_132,ram_block_reg_3_bram_5_n_133,ram_block_reg_3_bram_5_n_134,ram_block_reg_3_bram_5_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_5_n_136,ram_block_reg_3_bram_5_n_137,ram_block_reg_3_bram_5_n_138,ram_block_reg_3_bram_5_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_4_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_4_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_5_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_5_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_5_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINBDIN}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_5_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_5_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_5_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_5_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_5_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_5_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_5_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_5_i_1_n_0,ram_block_reg_3_bram_5_i_1_n_0,ram_block_reg_3_bram_5_i_1_n_0,ram_block_reg_3_bram_5_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_5_0,ram_block_reg_3_bram_5_0,ram_block_reg_3_bram_5_0,ram_block_reg_3_bram_5_0}));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_block_reg_3_bram_5_i_1
       (.I0(Q[4]),
        .I1(Q[17]),
        .I2(Q[19]),
        .I3(Q[18]),
        .O(ram_block_reg_3_bram_5_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "24576" *) 
  (* bram_addr_end = "28671" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "24576" *) 
  (* ram_addr_end = "28671" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("MIDDLE"),
    .CASCADE_ORDER_B("MIDDLE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_6
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_5_n_28,ram_block_reg_3_bram_5_n_29,ram_block_reg_3_bram_5_n_30,ram_block_reg_3_bram_5_n_31,ram_block_reg_3_bram_5_n_32,ram_block_reg_3_bram_5_n_33,ram_block_reg_3_bram_5_n_34,ram_block_reg_3_bram_5_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_5_n_60,ram_block_reg_3_bram_5_n_61,ram_block_reg_3_bram_5_n_62,ram_block_reg_3_bram_5_n_63,ram_block_reg_3_bram_5_n_64,ram_block_reg_3_bram_5_n_65,ram_block_reg_3_bram_5_n_66,ram_block_reg_3_bram_5_n_67}),
        .CASDINPA({ram_block_reg_3_bram_5_n_132,ram_block_reg_3_bram_5_n_133,ram_block_reg_3_bram_5_n_134,ram_block_reg_3_bram_5_n_135}),
        .CASDINPB({ram_block_reg_3_bram_5_n_136,ram_block_reg_3_bram_5_n_137,ram_block_reg_3_bram_5_n_138,ram_block_reg_3_bram_5_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_6_i_1_n_0),
        .CASDOMUXB(ram_block_reg_2_bram_6_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_block_reg_3_bram_6_CASDOUTA_UNCONNECTED[31:8],ram_block_reg_3_bram_6_n_28,ram_block_reg_3_bram_6_n_29,ram_block_reg_3_bram_6_n_30,ram_block_reg_3_bram_6_n_31,ram_block_reg_3_bram_6_n_32,ram_block_reg_3_bram_6_n_33,ram_block_reg_3_bram_6_n_34,ram_block_reg_3_bram_6_n_35}),
        .CASDOUTB({NLW_ram_block_reg_3_bram_6_CASDOUTB_UNCONNECTED[31:8],ram_block_reg_3_bram_6_n_60,ram_block_reg_3_bram_6_n_61,ram_block_reg_3_bram_6_n_62,ram_block_reg_3_bram_6_n_63,ram_block_reg_3_bram_6_n_64,ram_block_reg_3_bram_6_n_65,ram_block_reg_3_bram_6_n_66,ram_block_reg_3_bram_6_n_67}),
        .CASDOUTPA({ram_block_reg_3_bram_6_n_132,ram_block_reg_3_bram_6_n_133,ram_block_reg_3_bram_6_n_134,ram_block_reg_3_bram_6_n_135}),
        .CASDOUTPB({ram_block_reg_3_bram_6_n_136,ram_block_reg_3_bram_6_n_137,ram_block_reg_3_bram_6_n_138,ram_block_reg_3_bram_6_n_139}),
        .CASINDBITERR(ram_block_reg_3_bram_5_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_5_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_block_reg_3_bram_6_n_0),
        .CASOUTSBITERR(ram_block_reg_3_bram_6_n_1),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_6_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINBDIN}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_block_reg_3_bram_6_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_block_reg_3_bram_6_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_6_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_6_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_6_i_3_n_0),
        .ENBWREN(ram_block_reg_3_bram_6_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_6_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_6_i_1_n_0,ram_block_reg_3_bram_6_i_1_n_0,ram_block_reg_3_bram_6_i_1_n_0,ram_block_reg_3_bram_6_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_6_1,ram_block_reg_3_bram_6_1,ram_block_reg_3_bram_6_1,ram_block_reg_3_bram_6_1}));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_block_reg_3_bram_6_i_1
       (.I0(Q[4]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[19]),
        .O(ram_block_reg_3_bram_6_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute \"ram_decomp = power\" if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "ram_block" *) 
  (* bram_addr_begin = "28672" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "28672" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_block_reg_3_bram_7
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ram_block_reg_3_bram_7_1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_6_n_28,ram_block_reg_3_bram_6_n_29,ram_block_reg_3_bram_6_n_30,ram_block_reg_3_bram_6_n_31,ram_block_reg_3_bram_6_n_32,ram_block_reg_3_bram_6_n_33,ram_block_reg_3_bram_6_n_34,ram_block_reg_3_bram_6_n_35}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_6_n_60,ram_block_reg_3_bram_6_n_61,ram_block_reg_3_bram_6_n_62,ram_block_reg_3_bram_6_n_63,ram_block_reg_3_bram_6_n_64,ram_block_reg_3_bram_6_n_65,ram_block_reg_3_bram_6_n_66,ram_block_reg_3_bram_6_n_67}),
        .CASDINPA({ram_block_reg_3_bram_6_n_132,ram_block_reg_3_bram_6_n_133,ram_block_reg_3_bram_6_n_134,ram_block_reg_3_bram_6_n_135}),
        .CASDINPB({ram_block_reg_3_bram_6_n_136,ram_block_reg_3_bram_6_n_137,ram_block_reg_3_bram_6_n_138,ram_block_reg_3_bram_6_n_139}),
        .CASDOMUXA(ram_block_reg_0_bram_7_i_1_n_0),
        .CASDOMUXB(ram_block_reg_0_bram_7_0),
        .CASDOMUXEN_A(Q[0]),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_block_reg_3_bram_7_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_block_reg_3_bram_7_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_block_reg_3_bram_7_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_block_reg_3_bram_7_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_block_reg_3_bram_6_n_0),
        .CASINSBITERR(ram_block_reg_3_bram_6_n_1),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_block_reg_3_bram_7_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_block_reg_3_bram_7_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_block_reg_3_bram_7_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINBDIN}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({NLW_ram_block_reg_3_bram_7_DOUTADOUT_UNCONNECTED[31:8],ram_block_reg_3_bram_7_0}),
        .DOUTBDOUT({NLW_ram_block_reg_3_bram_7_DOUTBDOUT_UNCONNECTED[31:8],ram_rdata[31:24]}),
        .DOUTPADOUTP(NLW_ram_block_reg_3_bram_7_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_block_reg_3_bram_7_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_block_reg_3_bram_7_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_block_reg_0_bram_7_i_3_n_0),
        .ENBWREN(ram_block_reg_0_bram_7_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_block_reg_3_bram_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_block_reg_3_bram_7_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_block_reg_3_bram_7_i_1_n_0,ram_block_reg_3_bram_7_i_1_n_0,ram_block_reg_3_bram_7_i_1_n_0,ram_block_reg_3_bram_7_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,ram_block_reg_3_bram_7_2,ram_block_reg_3_bram_7_2,ram_block_reg_3_bram_7_2,ram_block_reg_3_bram_7_2}));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram_block_reg_3_bram_7_i_1
       (.I0(Q[4]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[17]),
        .O(ram_block_reg_3_bram_7_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "s_bramconfig" *) 
module design_1_zcu104_0_0_s_bramconfig
   (ram_rdata,
    axi_awready_reg_0,
    axi_wready_reg_0,
    axi_arready_reg_0,
    s00_axi_bvalid,
    s00_axi_rvalid,
    SS,
    \slv_reg3_reg[0]_0 ,
    \slv_reg3_reg[0]_1 ,
    s00_axi_rdata,
    s00_axi_aclk,
    clk,
    ram_block_reg_3_bram_0,
    Q,
    ram_block_reg_2_bram_0,
    WEBWE,
    ram_block_reg_0_bram_1,
    ram_block_reg_0_bram_1_0,
    ram_block_reg_0_bram_1_1,
    ram_block_reg_0_bram_2,
    ram_block_reg_0_bram_2_0,
    ram_block_reg_0_bram_2_1,
    ram_block_reg_0_bram_3,
    ram_block_reg_0_bram_3_0,
    ram_block_reg_0_bram_3_1,
    ram_block_reg_0_bram_4,
    ram_block_reg_0_bram_4_0,
    ram_block_reg_0_bram_4_1,
    ram_block_reg_0_bram_5,
    ram_block_reg_0_bram_5_0,
    ram_block_reg_0_bram_5_1,
    ram_block_reg_2_bram_6,
    ram_block_reg_3_bram_6,
    ram_block_reg_0_bram_6,
    ram_block_reg_0_bram_7,
    ram_block_reg_0_bram_7_0,
    ram_block_reg_0_bram_7_1,
    ram_block_reg_1_bram_0,
    ram_block_reg_1_bram_1,
    ram_block_reg_1_bram_2,
    ram_block_reg_1_bram_3,
    ram_block_reg_1_bram_4,
    ram_block_reg_1_bram_5,
    ram_block_reg_1_bram_6,
    ram_block_reg_1_bram_7,
    ram_block_reg_2_bram_0_0,
    ram_block_reg_2_bram_1,
    ram_block_reg_2_bram_2,
    ram_block_reg_2_bram_3,
    ram_block_reg_2_bram_4,
    ram_block_reg_2_bram_5,
    ram_block_reg_2_bram_6_0,
    ram_block_reg_2_bram_7,
    DINBDIN,
    ram_block_reg_3_bram_0_0,
    ram_block_reg_3_bram_1,
    ram_block_reg_3_bram_2,
    ram_block_reg_3_bram_3,
    ram_block_reg_3_bram_4,
    ram_block_reg_3_bram_5,
    ram_block_reg_3_bram_6_0,
    ram_block_reg_3_bram_7,
    mem_valid_i_3,
    s00_axi_aresetn,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_bready,
    s00_axi_arvalid,
    s00_axi_rready,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_wstrb);
  output [31:0]ram_rdata;
  output axi_awready_reg_0;
  output axi_wready_reg_0;
  output axi_arready_reg_0;
  output s00_axi_bvalid;
  output s00_axi_rvalid;
  output [0:0]SS;
  output [0:0]\slv_reg3_reg[0]_0 ;
  output \slv_reg3_reg[0]_1 ;
  output [31:0]s00_axi_rdata;
  input s00_axi_aclk;
  input clk;
  input ram_block_reg_3_bram_0;
  input [11:0]Q;
  input [23:0]ram_block_reg_2_bram_0;
  input [0:0]WEBWE;
  input ram_block_reg_0_bram_1;
  input ram_block_reg_0_bram_1_0;
  input [0:0]ram_block_reg_0_bram_1_1;
  input ram_block_reg_0_bram_2;
  input ram_block_reg_0_bram_2_0;
  input [0:0]ram_block_reg_0_bram_2_1;
  input ram_block_reg_0_bram_3;
  input ram_block_reg_0_bram_3_0;
  input [0:0]ram_block_reg_0_bram_3_1;
  input ram_block_reg_0_bram_4;
  input ram_block_reg_0_bram_4_0;
  input [0:0]ram_block_reg_0_bram_4_1;
  input ram_block_reg_0_bram_5;
  input ram_block_reg_0_bram_5_0;
  input [0:0]ram_block_reg_0_bram_5_1;
  input ram_block_reg_2_bram_6;
  input ram_block_reg_3_bram_6;
  input [0:0]ram_block_reg_0_bram_6;
  input ram_block_reg_0_bram_7;
  input ram_block_reg_0_bram_7_0;
  input [0:0]ram_block_reg_0_bram_7_1;
  input [0:0]ram_block_reg_1_bram_0;
  input [0:0]ram_block_reg_1_bram_1;
  input [0:0]ram_block_reg_1_bram_2;
  input [0:0]ram_block_reg_1_bram_3;
  input [0:0]ram_block_reg_1_bram_4;
  input [0:0]ram_block_reg_1_bram_5;
  input [0:0]ram_block_reg_1_bram_6;
  input [0:0]ram_block_reg_1_bram_7;
  input [0:0]ram_block_reg_2_bram_0_0;
  input [0:0]ram_block_reg_2_bram_1;
  input [0:0]ram_block_reg_2_bram_2;
  input [0:0]ram_block_reg_2_bram_3;
  input [0:0]ram_block_reg_2_bram_4;
  input [0:0]ram_block_reg_2_bram_5;
  input [0:0]ram_block_reg_2_bram_6_0;
  input [0:0]ram_block_reg_2_bram_7;
  input [7:0]DINBDIN;
  input [0:0]ram_block_reg_3_bram_0_0;
  input [0:0]ram_block_reg_3_bram_1;
  input [0:0]ram_block_reg_3_bram_2;
  input [0:0]ram_block_reg_3_bram_3;
  input [0:0]ram_block_reg_3_bram_4;
  input [0:0]ram_block_reg_3_bram_5;
  input [0:0]ram_block_reg_3_bram_6_0;
  input [0:0]ram_block_reg_3_bram_7;
  input mem_valid_i_3;
  input s00_axi_aresetn;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_bready;
  input s00_axi_arvalid;
  input s00_axi_rready;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input [3:0]s00_axi_wstrb;

  wire [7:0]DINBDIN;
  wire [11:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire [3:2]axi_awaddr;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire clk;
  wire doa_ok;
  wire mem_valid_i_3;
  wire [7:0]p_0_in;
  wire [31:0]p_1_in;
  wire ram_block_reg_0_bram_1;
  wire ram_block_reg_0_bram_1_0;
  wire [0:0]ram_block_reg_0_bram_1_1;
  wire ram_block_reg_0_bram_2;
  wire ram_block_reg_0_bram_2_0;
  wire [0:0]ram_block_reg_0_bram_2_1;
  wire ram_block_reg_0_bram_3;
  wire ram_block_reg_0_bram_3_0;
  wire [0:0]ram_block_reg_0_bram_3_1;
  wire ram_block_reg_0_bram_4;
  wire ram_block_reg_0_bram_4_0;
  wire [0:0]ram_block_reg_0_bram_4_1;
  wire ram_block_reg_0_bram_5;
  wire ram_block_reg_0_bram_5_0;
  wire [0:0]ram_block_reg_0_bram_5_1;
  wire [0:0]ram_block_reg_0_bram_6;
  wire ram_block_reg_0_bram_7;
  wire ram_block_reg_0_bram_7_0;
  wire [0:0]ram_block_reg_0_bram_7_1;
  wire [0:0]ram_block_reg_1_bram_0;
  wire [0:0]ram_block_reg_1_bram_1;
  wire [0:0]ram_block_reg_1_bram_2;
  wire [0:0]ram_block_reg_1_bram_3;
  wire [0:0]ram_block_reg_1_bram_4;
  wire [0:0]ram_block_reg_1_bram_5;
  wire [0:0]ram_block_reg_1_bram_6;
  wire [0:0]ram_block_reg_1_bram_7;
  wire [23:0]ram_block_reg_2_bram_0;
  wire [0:0]ram_block_reg_2_bram_0_0;
  wire [0:0]ram_block_reg_2_bram_1;
  wire [0:0]ram_block_reg_2_bram_2;
  wire [0:0]ram_block_reg_2_bram_3;
  wire [0:0]ram_block_reg_2_bram_4;
  wire [0:0]ram_block_reg_2_bram_5;
  wire ram_block_reg_2_bram_6;
  wire [0:0]ram_block_reg_2_bram_6_0;
  wire [0:0]ram_block_reg_2_bram_7;
  wire ram_block_reg_3_bram_0;
  wire [0:0]ram_block_reg_3_bram_0_0;
  wire [0:0]ram_block_reg_3_bram_1;
  wire [0:0]ram_block_reg_3_bram_2;
  wire [0:0]ram_block_reg_3_bram_3;
  wire [0:0]ram_block_reg_3_bram_4;
  wire [0:0]ram_block_reg_3_bram_5;
  wire ram_block_reg_3_bram_6;
  wire [0:0]ram_block_reg_3_bram_6_0;
  wire [0:0]ram_block_reg_3_bram_7;
  wire [31:0]ram_rdata;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[19]_i_1_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire \slv_reg0_reg[10]_rep_n_0 ;
  wire \slv_reg0_reg[11]_rep_n_0 ;
  wire \slv_reg0_reg[12]_rep_n_0 ;
  wire \slv_reg0_reg[13]_rep_n_0 ;
  wire \slv_reg0_reg[14]_rep_n_0 ;
  wire \slv_reg0_reg[15]_rep_n_0 ;
  wire \slv_reg0_reg[16]_rep_n_0 ;
  wire \slv_reg0_reg[5]_rep_n_0 ;
  wire \slv_reg0_reg[6]_rep_n_0 ;
  wire \slv_reg0_reg[7]_rep_n_0 ;
  wire \slv_reg0_reg[8]_rep_n_0 ;
  wire \slv_reg0_reg[9]_rep_n_0 ;
  wire \slv_reg0_reg_n_0_[0] ;
  wire \slv_reg0_reg_n_0_[10] ;
  wire \slv_reg0_reg_n_0_[11] ;
  wire \slv_reg0_reg_n_0_[12] ;
  wire \slv_reg0_reg_n_0_[13] ;
  wire \slv_reg0_reg_n_0_[14] ;
  wire \slv_reg0_reg_n_0_[15] ;
  wire \slv_reg0_reg_n_0_[16] ;
  wire \slv_reg0_reg_n_0_[17] ;
  wire \slv_reg0_reg_n_0_[18] ;
  wire \slv_reg0_reg_n_0_[19] ;
  wire \slv_reg0_reg_n_0_[1] ;
  wire \slv_reg0_reg_n_0_[2] ;
  wire \slv_reg0_reg_n_0_[3] ;
  wire \slv_reg0_reg_n_0_[4] ;
  wire \slv_reg0_reg_n_0_[5] ;
  wire \slv_reg0_reg_n_0_[6] ;
  wire \slv_reg0_reg_n_0_[7] ;
  wire \slv_reg0_reg_n_0_[8] ;
  wire \slv_reg0_reg_n_0_[9] ;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire \slv_reg1_reg_n_0_[10] ;
  wire \slv_reg1_reg_n_0_[11] ;
  wire \slv_reg1_reg_n_0_[12] ;
  wire \slv_reg1_reg_n_0_[13] ;
  wire \slv_reg1_reg_n_0_[14] ;
  wire \slv_reg1_reg_n_0_[15] ;
  wire \slv_reg1_reg_n_0_[16] ;
  wire \slv_reg1_reg_n_0_[17] ;
  wire \slv_reg1_reg_n_0_[18] ;
  wire \slv_reg1_reg_n_0_[19] ;
  wire \slv_reg1_reg_n_0_[20] ;
  wire \slv_reg1_reg_n_0_[21] ;
  wire \slv_reg1_reg_n_0_[22] ;
  wire \slv_reg1_reg_n_0_[23] ;
  wire \slv_reg1_reg_n_0_[24] ;
  wire \slv_reg1_reg_n_0_[25] ;
  wire \slv_reg1_reg_n_0_[26] ;
  wire \slv_reg1_reg_n_0_[27] ;
  wire \slv_reg1_reg_n_0_[28] ;
  wire \slv_reg1_reg_n_0_[29] ;
  wire \slv_reg1_reg_n_0_[30] ;
  wire \slv_reg1_reg_n_0_[31] ;
  wire \slv_reg1_reg_n_0_[8] ;
  wire \slv_reg1_reg_n_0_[9] ;
  wire [31:1]slv_reg3;
  wire \slv_reg3[0]_i_1_n_0 ;
  wire [0:0]\slv_reg3_reg[0]_0 ;
  wire \slv_reg3_reg[0]_1 ;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;
  wire tdraaa_n_0;
  wire tdraaa_n_1;
  wire tdraaa_n_2;
  wire tdraaa_n_3;
  wire tdraaa_n_4;
  wire tdraaa_n_40;
  wire tdraaa_n_41;
  wire tdraaa_n_42;
  wire tdraaa_n_43;
  wire tdraaa_n_44;
  wire tdraaa_n_45;
  wire tdraaa_n_46;
  wire tdraaa_n_47;
  wire tdraaa_n_48;
  wire tdraaa_n_49;
  wire tdraaa_n_5;
  wire tdraaa_n_50;
  wire tdraaa_n_51;
  wire tdraaa_n_52;
  wire tdraaa_n_53;
  wire tdraaa_n_54;
  wire tdraaa_n_55;
  wire tdraaa_n_56;
  wire tdraaa_n_57;
  wire tdraaa_n_58;
  wire tdraaa_n_59;
  wire tdraaa_n_6;
  wire tdraaa_n_60;
  wire tdraaa_n_61;
  wire tdraaa_n_62;
  wire tdraaa_n_63;
  wire tdraaa_n_7;

  LUT6 #(
    .INIT(64'hF7FFC4CCC4CCC4CC)) 
    aw_en_i_1
       (.I0(s00_axi_awvalid),
        .I1(aw_en_reg_n_0),
        .I2(axi_awready_reg_0),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[0]),
        .Q(axi_araddr[2]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_arready0),
        .D(s00_axi_araddr[1]),
        .Q(axi_araddr[3]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(axi_awaddr[2]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(axi_awaddr[3]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_1
       (.I0(s00_axi_wvalid),
        .I1(axi_awready_reg_0),
        .I2(aw_en_reg_n_0),
        .I3(s00_axi_awvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_awready_reg_0),
        .I3(axi_wready_reg_0),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_1 
       (.I0(\slv_reg3_reg[0]_0 ),
        .I1(p_0_in[0]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_7),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[0] ),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg3[10]),
        .I1(\slv_reg1_reg_n_0_[10] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_45),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg3[11]),
        .I1(\slv_reg1_reg_n_0_[11] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_44),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[11] ),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg3[12]),
        .I1(\slv_reg1_reg_n_0_[12] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_43),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[12] ),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg3[13]),
        .I1(\slv_reg1_reg_n_0_[13] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_42),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[13] ),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg3[14]),
        .I1(\slv_reg1_reg_n_0_[14] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_41),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[14] ),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg3[15]),
        .I1(\slv_reg1_reg_n_0_[15] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_40),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[15] ),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_1 
       (.I0(slv_reg3[16]),
        .I1(\slv_reg1_reg_n_0_[16] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_55),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[16] ),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg3[17]),
        .I1(\slv_reg1_reg_n_0_[17] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_54),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[17] ),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg3[18]),
        .I1(\slv_reg1_reg_n_0_[18] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_53),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[18] ),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_1 
       (.I0(slv_reg3[19]),
        .I1(\slv_reg1_reg_n_0_[19] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_52),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[19] ),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg3[1]),
        .I1(p_0_in[1]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_6),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[1] ),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_1 
       (.I0(slv_reg3[20]),
        .I1(\slv_reg1_reg_n_0_[20] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_51),
        .I4(axi_araddr[3]),
        .I5(doa_ok),
        .O(reg_data_out[20]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[21]_i_1 
       (.I0(slv_reg3[21]),
        .I1(\slv_reg1_reg_n_0_[21] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_50),
        .O(reg_data_out[21]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg3[22]),
        .I1(\slv_reg1_reg_n_0_[22] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_49),
        .O(reg_data_out[22]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg3[23]),
        .I1(\slv_reg1_reg_n_0_[23] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_48),
        .O(reg_data_out[23]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[24]_i_1 
       (.I0(slv_reg3[24]),
        .I1(\slv_reg1_reg_n_0_[24] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_63),
        .O(reg_data_out[24]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg3[25]),
        .I1(\slv_reg1_reg_n_0_[25] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_62),
        .O(reg_data_out[25]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg3[26]),
        .I1(\slv_reg1_reg_n_0_[26] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_61),
        .O(reg_data_out[26]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[27]_i_1 
       (.I0(slv_reg3[27]),
        .I1(\slv_reg1_reg_n_0_[27] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_60),
        .O(reg_data_out[27]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[28]_i_1 
       (.I0(slv_reg3[28]),
        .I1(\slv_reg1_reg_n_0_[28] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_59),
        .O(reg_data_out[28]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[29]_i_1 
       (.I0(slv_reg3[29]),
        .I1(\slv_reg1_reg_n_0_[29] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_58),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg3[2]),
        .I1(p_0_in[2]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_5),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[2] ),
        .O(reg_data_out[2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg3[30]),
        .I1(\slv_reg1_reg_n_0_[30] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_57),
        .O(reg_data_out[30]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[31]_i_1 
       (.I0(slv_reg3[31]),
        .I1(\slv_reg1_reg_n_0_[31] ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[3]),
        .I4(tdraaa_n_56),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg3[3]),
        .I1(p_0_in[3]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_4),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[3] ),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg3[4]),
        .I1(p_0_in[4]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_3),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[4] ),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg3[5]),
        .I1(p_0_in[5]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_2),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[5] ),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg3[6]),
        .I1(p_0_in[6]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_1),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[6] ),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg3[7]),
        .I1(p_0_in[7]),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_0),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[7] ),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg3[8]),
        .I1(\slv_reg1_reg_n_0_[8] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_47),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg3[9]),
        .I1(\slv_reg1_reg_n_0_[9] ),
        .I2(axi_araddr[2]),
        .I3(tdraaa_n_46),
        .I4(axi_araddr[3]),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(axi_arready_reg_0),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(axi_wready_reg_0),
        .I3(aw_en_reg_n_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gpio[1]_i_1 
       (.I0(\slv_reg3_reg[0]_0 ),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mem_valid_i_4
       (.I0(\slv_reg3_reg[0]_0 ),
        .I1(mem_valid_i_3),
        .O(\slv_reg3_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(axi_awaddr[2]),
        .I3(s00_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[19]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(axi_awaddr[2]),
        .I3(s00_axi_wstrb[2]),
        .O(\slv_reg0[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(axi_awaddr[2]),
        .I3(s00_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg0_reg_n_0_[0] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[10]" *) 
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg_n_0_[10] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[10]" *) 
  FDRE \slv_reg0_reg[10]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg[10]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[11]" *) 
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg_n_0_[11] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[11]" *) 
  FDRE \slv_reg0_reg[11]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg[11]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg_n_0_[12] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[12]" *) 
  FDRE \slv_reg0_reg[12]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg[12]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg_n_0_[13] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[13]" *) 
  FDRE \slv_reg0_reg[13]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg[13]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg_n_0_[14] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[14]" *) 
  FDRE \slv_reg0_reg[14]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg[14]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg_n_0_[15] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[15]" *) 
  FDRE \slv_reg0_reg[15]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg[15]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[19]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg_n_0_[16] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[16]" *) 
  FDRE \slv_reg0_reg[16]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[19]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg[16]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[19]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg_n_0_[17] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[19]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg0_reg_n_0_[18] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[19]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg0_reg_n_0_[19] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg0_reg_n_0_[1] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg0_reg_n_0_[2] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg0_reg_n_0_[3] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg0_reg_n_0_[4] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg_n_0_[5] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[5]" *) 
  FDRE \slv_reg0_reg[5]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg[5]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[6]" *) 
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg_n_0_[6] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[6]" *) 
  FDRE \slv_reg0_reg[6]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg[6]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[7]" *) 
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg_n_0_[7] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[7]" *) 
  FDRE \slv_reg0_reg[7]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg[7]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[8]" *) 
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg_n_0_[8] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[8]" *) 
  FDRE \slv_reg0_reg[8]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg[8]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg_n_0_[9] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "slv_reg0_reg[9]" *) 
  FDRE \slv_reg0_reg[9]_rep 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg[9]_rep_n_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(axi_awaddr[3]),
        .I2(s00_axi_wstrb[0]),
        .I3(axi_awaddr[2]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(p_0_in[0]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg1_reg_n_0_[10] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg1_reg_n_0_[11] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg1_reg_n_0_[12] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg1_reg_n_0_[13] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg1_reg_n_0_[14] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg1_reg_n_0_[15] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg1_reg_n_0_[16] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg1_reg_n_0_[17] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg1_reg_n_0_[18] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg1_reg_n_0_[19] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(p_0_in[1]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg1_reg_n_0_[20] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg1_reg_n_0_[21] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg1_reg_n_0_[22] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg1_reg_n_0_[23] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg1_reg_n_0_[24] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg1_reg_n_0_[25] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg1_reg_n_0_[26] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg1_reg_n_0_[27] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg1_reg_n_0_[28] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg1_reg_n_0_[29] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(p_0_in[2]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg1_reg_n_0_[30] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg1_reg_n_0_[31] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(p_0_in[3]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(p_0_in[4]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(p_0_in[5]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(p_0_in[6]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(p_0_in[7]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg1_reg_n_0_[8] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg1_reg_n_0_[9] ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \slv_reg3[0]_i_1 
       (.I0(s00_axi_aresetn),
        .O(\slv_reg3[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[0]_i_2 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[0]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[0]_i_3 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__0));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[1]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[2]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wstrb[3]),
        .I2(axi_awaddr[2]),
        .I3(axi_awaddr[3]),
        .O(p_1_in[31]));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg3_reg[0]_0 ),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[0]),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(\slv_reg3[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    slv_reg_rden
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_rvalid),
        .I2(axi_arready_reg_0),
        .O(slv_reg_rden__0));
  design_1_zcu104_0_0_ram tdraaa
       (.ADDRARDADDR({\slv_reg0_reg[16]_rep_n_0 ,\slv_reg0_reg[15]_rep_n_0 ,\slv_reg0_reg[14]_rep_n_0 ,\slv_reg0_reg[13]_rep_n_0 ,\slv_reg0_reg[12]_rep_n_0 ,\slv_reg0_reg[11]_rep_n_0 ,\slv_reg0_reg[10]_rep_n_0 ,\slv_reg0_reg[9]_rep_n_0 ,\slv_reg0_reg[8]_rep_n_0 ,\slv_reg0_reg[7]_rep_n_0 ,\slv_reg0_reg[6]_rep_n_0 ,\slv_reg0_reg[5]_rep_n_0 }),
        .DINBDIN(DINBDIN),
        .DOUTADOUT({tdraaa_n_0,tdraaa_n_1,tdraaa_n_2,tdraaa_n_3,tdraaa_n_4,tdraaa_n_5,tdraaa_n_6,tdraaa_n_7}),
        .Q({\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] ,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .WEBWE(WEBWE),
        .clk(clk),
        .doa_ok(doa_ok),
        .ram_block_reg_0_bram_1_0(ram_block_reg_0_bram_1),
        .ram_block_reg_0_bram_1_1(ram_block_reg_0_bram_1_0),
        .ram_block_reg_0_bram_1_2(ram_block_reg_0_bram_1_1),
        .ram_block_reg_0_bram_2_0(ram_block_reg_0_bram_2),
        .ram_block_reg_0_bram_2_1(ram_block_reg_0_bram_2_0),
        .ram_block_reg_0_bram_2_2(ram_block_reg_0_bram_2_1),
        .ram_block_reg_0_bram_3_0(ram_block_reg_0_bram_3),
        .ram_block_reg_0_bram_3_1(ram_block_reg_0_bram_3_0),
        .ram_block_reg_0_bram_3_2(ram_block_reg_0_bram_3_1),
        .ram_block_reg_0_bram_4_0(ram_block_reg_0_bram_4),
        .ram_block_reg_0_bram_4_1(ram_block_reg_0_bram_4_0),
        .ram_block_reg_0_bram_4_2(ram_block_reg_0_bram_4_1),
        .ram_block_reg_0_bram_5_0(ram_block_reg_0_bram_5),
        .ram_block_reg_0_bram_5_1(ram_block_reg_0_bram_5_0),
        .ram_block_reg_0_bram_5_2(ram_block_reg_0_bram_5_1),
        .ram_block_reg_0_bram_6_0(ram_block_reg_0_bram_6),
        .ram_block_reg_0_bram_7_0(ram_block_reg_0_bram_7),
        .ram_block_reg_0_bram_7_1(ram_block_reg_0_bram_7_0),
        .ram_block_reg_0_bram_7_2(ram_block_reg_0_bram_7_1),
        .ram_block_reg_1_bram_0_0(ram_block_reg_1_bram_0),
        .ram_block_reg_1_bram_1_0(ram_block_reg_1_bram_1),
        .ram_block_reg_1_bram_2_0(ram_block_reg_1_bram_2),
        .ram_block_reg_1_bram_3_0(ram_block_reg_1_bram_3),
        .ram_block_reg_1_bram_4_0(ram_block_reg_1_bram_4),
        .ram_block_reg_1_bram_5_0(ram_block_reg_1_bram_5),
        .ram_block_reg_1_bram_6_0(ram_block_reg_1_bram_6),
        .ram_block_reg_1_bram_7_0({tdraaa_n_40,tdraaa_n_41,tdraaa_n_42,tdraaa_n_43,tdraaa_n_44,tdraaa_n_45,tdraaa_n_46,tdraaa_n_47}),
        .ram_block_reg_1_bram_7_1(ram_block_reg_1_bram_7),
        .ram_block_reg_2_bram_0_0(ram_block_reg_2_bram_0),
        .ram_block_reg_2_bram_0_1(ram_block_reg_2_bram_0_0),
        .ram_block_reg_2_bram_1_0(ram_block_reg_2_bram_1),
        .ram_block_reg_2_bram_2_0(ram_block_reg_2_bram_2),
        .ram_block_reg_2_bram_3_0(ram_block_reg_2_bram_3),
        .ram_block_reg_2_bram_4_0(ram_block_reg_2_bram_4),
        .ram_block_reg_2_bram_5_0(ram_block_reg_2_bram_5),
        .ram_block_reg_2_bram_6_0(ram_block_reg_2_bram_6),
        .ram_block_reg_2_bram_6_1(ram_block_reg_2_bram_6_0),
        .ram_block_reg_2_bram_7_0({tdraaa_n_48,tdraaa_n_49,tdraaa_n_50,tdraaa_n_51,tdraaa_n_52,tdraaa_n_53,tdraaa_n_54,tdraaa_n_55}),
        .ram_block_reg_2_bram_7_1(ram_block_reg_2_bram_7),
        .ram_block_reg_3_bram_0_0(ram_block_reg_3_bram_0),
        .ram_block_reg_3_bram_0_1({\slv_reg1_reg_n_0_[31] ,\slv_reg1_reg_n_0_[30] ,\slv_reg1_reg_n_0_[29] ,\slv_reg1_reg_n_0_[28] ,\slv_reg1_reg_n_0_[27] ,\slv_reg1_reg_n_0_[26] ,\slv_reg1_reg_n_0_[25] ,\slv_reg1_reg_n_0_[24] ,\slv_reg1_reg_n_0_[23] ,\slv_reg1_reg_n_0_[22] ,\slv_reg1_reg_n_0_[21] ,\slv_reg1_reg_n_0_[20] ,\slv_reg1_reg_n_0_[19] ,\slv_reg1_reg_n_0_[18] ,\slv_reg1_reg_n_0_[17] ,\slv_reg1_reg_n_0_[16] ,\slv_reg1_reg_n_0_[15] ,\slv_reg1_reg_n_0_[14] ,\slv_reg1_reg_n_0_[13] ,\slv_reg1_reg_n_0_[12] ,\slv_reg1_reg_n_0_[11] ,\slv_reg1_reg_n_0_[10] ,\slv_reg1_reg_n_0_[9] ,\slv_reg1_reg_n_0_[8] ,p_0_in}),
        .ram_block_reg_3_bram_0_2(ram_block_reg_3_bram_0_0),
        .ram_block_reg_3_bram_1_0(ram_block_reg_3_bram_1),
        .ram_block_reg_3_bram_2_0(ram_block_reg_3_bram_2),
        .ram_block_reg_3_bram_3_0(ram_block_reg_3_bram_3),
        .ram_block_reg_3_bram_4_0(ram_block_reg_3_bram_4),
        .ram_block_reg_3_bram_5_0(ram_block_reg_3_bram_5),
        .ram_block_reg_3_bram_6_0(ram_block_reg_3_bram_6),
        .ram_block_reg_3_bram_6_1(ram_block_reg_3_bram_6_0),
        .ram_block_reg_3_bram_7_0({tdraaa_n_56,tdraaa_n_57,tdraaa_n_58,tdraaa_n_59,tdraaa_n_60,tdraaa_n_61,tdraaa_n_62,tdraaa_n_63}),
        .ram_block_reg_3_bram_7_1(Q),
        .ram_block_reg_3_bram_7_2(ram_block_reg_3_bram_7),
        .ram_rdata(ram_rdata),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "simpleuart" *) 
module design_1_zcu104_0_0_simpleuart
   (send_dummy_reg_0,
    recv_buf_valid,
    Q,
    \send_bitcnt_reg[3]_0 ,
    \send_bitcnt_reg[2]_0 ,
    ser_tx,
    simpleuart_reg_dat_do,
    clk,
    SS,
    \send_bitcnt_reg[1]_0 ,
    \send_bitcnt_reg[2]_1 ,
    \send_divcnt_reg[31]_0 ,
    D,
    \cfg_divider_reg[31]_0 ,
    ser_rx,
    send_dummy_reg_1,
    recv_buf_valid_reg_0,
    recv_buf_valid_reg_1,
    E);
  output send_dummy_reg_0;
  output recv_buf_valid;
  output [31:0]Q;
  output [0:0]\send_bitcnt_reg[3]_0 ;
  output \send_bitcnt_reg[2]_0 ;
  output ser_tx;
  output [7:0]simpleuart_reg_dat_do;
  input clk;
  input [0:0]SS;
  input [0:0]\send_bitcnt_reg[1]_0 ;
  input \send_bitcnt_reg[2]_1 ;
  input \send_divcnt_reg[31]_0 ;
  input [0:0]D;
  input [31:0]\cfg_divider_reg[31]_0 ;
  input ser_rx;
  input send_dummy_reg_1;
  input recv_buf_valid_reg_0;
  input recv_buf_valid_reg_1;
  input [3:0]E;

  wire [0:0]D;
  wire [3:0]E;
  wire [31:0]Q;
  wire [0:0]SS;
  wire [31:0]\cfg_divider_reg[31]_0 ;
  wire clk;
  wire data1;
  wire data2;
  wire [3:0]p_1_in;
  wire p_2_in;
  wire [7:0]recv_buf_data;
  wire recv_buf_valid;
  wire recv_buf_valid_i_1_n_0;
  wire recv_buf_valid_reg_0;
  wire recv_buf_valid_reg_1;
  wire [31:0]recv_divcnt;
  wire \recv_divcnt[31]_i_2_n_0 ;
  wire \recv_divcnt_reg[16]_i_2_n_0 ;
  wire \recv_divcnt_reg[16]_i_2_n_1 ;
  wire \recv_divcnt_reg[16]_i_2_n_10 ;
  wire \recv_divcnt_reg[16]_i_2_n_11 ;
  wire \recv_divcnt_reg[16]_i_2_n_12 ;
  wire \recv_divcnt_reg[16]_i_2_n_13 ;
  wire \recv_divcnt_reg[16]_i_2_n_14 ;
  wire \recv_divcnt_reg[16]_i_2_n_15 ;
  wire \recv_divcnt_reg[16]_i_2_n_2 ;
  wire \recv_divcnt_reg[16]_i_2_n_3 ;
  wire \recv_divcnt_reg[16]_i_2_n_4 ;
  wire \recv_divcnt_reg[16]_i_2_n_5 ;
  wire \recv_divcnt_reg[16]_i_2_n_6 ;
  wire \recv_divcnt_reg[16]_i_2_n_7 ;
  wire \recv_divcnt_reg[16]_i_2_n_8 ;
  wire \recv_divcnt_reg[16]_i_2_n_9 ;
  wire \recv_divcnt_reg[24]_i_2_n_0 ;
  wire \recv_divcnt_reg[24]_i_2_n_1 ;
  wire \recv_divcnt_reg[24]_i_2_n_10 ;
  wire \recv_divcnt_reg[24]_i_2_n_11 ;
  wire \recv_divcnt_reg[24]_i_2_n_12 ;
  wire \recv_divcnt_reg[24]_i_2_n_13 ;
  wire \recv_divcnt_reg[24]_i_2_n_14 ;
  wire \recv_divcnt_reg[24]_i_2_n_15 ;
  wire \recv_divcnt_reg[24]_i_2_n_2 ;
  wire \recv_divcnt_reg[24]_i_2_n_3 ;
  wire \recv_divcnt_reg[24]_i_2_n_4 ;
  wire \recv_divcnt_reg[24]_i_2_n_5 ;
  wire \recv_divcnt_reg[24]_i_2_n_6 ;
  wire \recv_divcnt_reg[24]_i_2_n_7 ;
  wire \recv_divcnt_reg[24]_i_2_n_8 ;
  wire \recv_divcnt_reg[24]_i_2_n_9 ;
  wire \recv_divcnt_reg[31]_i_3_n_10 ;
  wire \recv_divcnt_reg[31]_i_3_n_11 ;
  wire \recv_divcnt_reg[31]_i_3_n_12 ;
  wire \recv_divcnt_reg[31]_i_3_n_13 ;
  wire \recv_divcnt_reg[31]_i_3_n_14 ;
  wire \recv_divcnt_reg[31]_i_3_n_15 ;
  wire \recv_divcnt_reg[31]_i_3_n_2 ;
  wire \recv_divcnt_reg[31]_i_3_n_3 ;
  wire \recv_divcnt_reg[31]_i_3_n_4 ;
  wire \recv_divcnt_reg[31]_i_3_n_5 ;
  wire \recv_divcnt_reg[31]_i_3_n_6 ;
  wire \recv_divcnt_reg[31]_i_3_n_7 ;
  wire \recv_divcnt_reg[31]_i_3_n_9 ;
  wire \recv_divcnt_reg[8]_i_2_n_0 ;
  wire \recv_divcnt_reg[8]_i_2_n_1 ;
  wire \recv_divcnt_reg[8]_i_2_n_10 ;
  wire \recv_divcnt_reg[8]_i_2_n_11 ;
  wire \recv_divcnt_reg[8]_i_2_n_12 ;
  wire \recv_divcnt_reg[8]_i_2_n_13 ;
  wire \recv_divcnt_reg[8]_i_2_n_14 ;
  wire \recv_divcnt_reg[8]_i_2_n_15 ;
  wire \recv_divcnt_reg[8]_i_2_n_2 ;
  wire \recv_divcnt_reg[8]_i_2_n_3 ;
  wire \recv_divcnt_reg[8]_i_2_n_4 ;
  wire \recv_divcnt_reg[8]_i_2_n_5 ;
  wire \recv_divcnt_reg[8]_i_2_n_6 ;
  wire \recv_divcnt_reg[8]_i_2_n_7 ;
  wire \recv_divcnt_reg[8]_i_2_n_8 ;
  wire \recv_divcnt_reg[8]_i_2_n_9 ;
  wire \recv_divcnt_reg_n_0_[31] ;
  wire [7:0]recv_pattern;
  wire \recv_pattern[7]_i_1_n_0 ;
  wire recv_state;
  wire [31:1]recv_state1;
  wire \recv_state[3]_i_10_n_0 ;
  wire \recv_state[3]_i_11_n_0 ;
  wire \recv_state[3]_i_12_n_0 ;
  wire \recv_state[3]_i_13_n_0 ;
  wire \recv_state[3]_i_14_n_0 ;
  wire \recv_state[3]_i_15_n_0 ;
  wire \recv_state[3]_i_16_n_0 ;
  wire \recv_state[3]_i_17_n_0 ;
  wire \recv_state[3]_i_18_n_0 ;
  wire \recv_state[3]_i_19_n_0 ;
  wire \recv_state[3]_i_20_n_0 ;
  wire \recv_state[3]_i_21_n_0 ;
  wire \recv_state[3]_i_22_n_0 ;
  wire \recv_state[3]_i_24_n_0 ;
  wire \recv_state[3]_i_25_n_0 ;
  wire \recv_state[3]_i_26_n_0 ;
  wire \recv_state[3]_i_27_n_0 ;
  wire \recv_state[3]_i_28_n_0 ;
  wire \recv_state[3]_i_29_n_0 ;
  wire \recv_state[3]_i_30_n_0 ;
  wire \recv_state[3]_i_31_n_0 ;
  wire \recv_state[3]_i_32_n_0 ;
  wire \recv_state[3]_i_33_n_0 ;
  wire \recv_state[3]_i_34_n_0 ;
  wire \recv_state[3]_i_35_n_0 ;
  wire \recv_state[3]_i_36_n_0 ;
  wire \recv_state[3]_i_37_n_0 ;
  wire \recv_state[3]_i_38_n_0 ;
  wire \recv_state[3]_i_39_n_0 ;
  wire \recv_state[3]_i_40_n_0 ;
  wire \recv_state[3]_i_41_n_0 ;
  wire \recv_state[3]_i_42_n_0 ;
  wire \recv_state[3]_i_43_n_0 ;
  wire \recv_state[3]_i_44_n_0 ;
  wire \recv_state[3]_i_45_n_0 ;
  wire \recv_state[3]_i_46_n_0 ;
  wire \recv_state[3]_i_47_n_0 ;
  wire \recv_state[3]_i_48_n_0 ;
  wire \recv_state[3]_i_49_n_0 ;
  wire \recv_state[3]_i_50_n_0 ;
  wire \recv_state[3]_i_51_n_0 ;
  wire \recv_state[3]_i_52_n_0 ;
  wire \recv_state[3]_i_53_n_0 ;
  wire \recv_state[3]_i_54_n_0 ;
  wire \recv_state[3]_i_55_n_0 ;
  wire \recv_state[3]_i_56_n_0 ;
  wire \recv_state[3]_i_57_n_0 ;
  wire \recv_state[3]_i_58_n_0 ;
  wire \recv_state[3]_i_59_n_0 ;
  wire \recv_state[3]_i_5_n_0 ;
  wire \recv_state[3]_i_60_n_0 ;
  wire \recv_state[3]_i_61_n_0 ;
  wire \recv_state[3]_i_62_n_0 ;
  wire \recv_state[3]_i_63_n_0 ;
  wire \recv_state[3]_i_64_n_0 ;
  wire \recv_state[3]_i_65_n_0 ;
  wire \recv_state[3]_i_66_n_0 ;
  wire \recv_state[3]_i_67_n_0 ;
  wire \recv_state[3]_i_68_n_0 ;
  wire \recv_state[3]_i_69_n_0 ;
  wire \recv_state[3]_i_70_n_0 ;
  wire \recv_state[3]_i_71_n_0 ;
  wire \recv_state[3]_i_7_n_0 ;
  wire \recv_state[3]_i_8_n_0 ;
  wire \recv_state[3]_i_9_n_0 ;
  wire \recv_state_reg[3]_i_23_n_0 ;
  wire \recv_state_reg[3]_i_23_n_1 ;
  wire \recv_state_reg[3]_i_23_n_2 ;
  wire \recv_state_reg[3]_i_23_n_3 ;
  wire \recv_state_reg[3]_i_23_n_4 ;
  wire \recv_state_reg[3]_i_23_n_5 ;
  wire \recv_state_reg[3]_i_23_n_6 ;
  wire \recv_state_reg[3]_i_23_n_7 ;
  wire \recv_state_reg[3]_i_3_n_1 ;
  wire \recv_state_reg[3]_i_3_n_2 ;
  wire \recv_state_reg[3]_i_3_n_3 ;
  wire \recv_state_reg[3]_i_3_n_4 ;
  wire \recv_state_reg[3]_i_3_n_5 ;
  wire \recv_state_reg[3]_i_3_n_6 ;
  wire \recv_state_reg[3]_i_3_n_7 ;
  wire \recv_state_reg[3]_i_4_n_1 ;
  wire \recv_state_reg[3]_i_4_n_2 ;
  wire \recv_state_reg[3]_i_4_n_3 ;
  wire \recv_state_reg[3]_i_4_n_4 ;
  wire \recv_state_reg[3]_i_4_n_5 ;
  wire \recv_state_reg[3]_i_4_n_6 ;
  wire \recv_state_reg[3]_i_4_n_7 ;
  wire \recv_state_reg[3]_i_6_n_0 ;
  wire \recv_state_reg[3]_i_6_n_1 ;
  wire \recv_state_reg[3]_i_6_n_2 ;
  wire \recv_state_reg[3]_i_6_n_3 ;
  wire \recv_state_reg[3]_i_6_n_4 ;
  wire \recv_state_reg[3]_i_6_n_5 ;
  wire \recv_state_reg[3]_i_6_n_6 ;
  wire \recv_state_reg[3]_i_6_n_7 ;
  wire \recv_state_reg_n_0_[0] ;
  wire \recv_state_reg_n_0_[1] ;
  wire \recv_state_reg_n_0_[2] ;
  wire \recv_state_reg_n_0_[3] ;
  wire send_bitcnt;
  wire \send_bitcnt[0]_i_1_n_0 ;
  wire \send_bitcnt[1]_i_1_n_0 ;
  wire \send_bitcnt[2]_i_1_n_0 ;
  wire \send_bitcnt[3]_i_1_n_0 ;
  wire [0:0]\send_bitcnt_reg[1]_0 ;
  wire \send_bitcnt_reg[2]_0 ;
  wire \send_bitcnt_reg[2]_1 ;
  wire [0:0]\send_bitcnt_reg[3]_0 ;
  wire \send_bitcnt_reg_n_0_[0] ;
  wire \send_bitcnt_reg_n_0_[1] ;
  wire \send_bitcnt_reg_n_0_[2] ;
  wire \send_divcnt[0]_i_2_n_0 ;
  wire [31:0]send_divcnt_reg;
  wire \send_divcnt_reg[0]_i_1_n_0 ;
  wire \send_divcnt_reg[0]_i_1_n_1 ;
  wire \send_divcnt_reg[0]_i_1_n_10 ;
  wire \send_divcnt_reg[0]_i_1_n_11 ;
  wire \send_divcnt_reg[0]_i_1_n_12 ;
  wire \send_divcnt_reg[0]_i_1_n_13 ;
  wire \send_divcnt_reg[0]_i_1_n_14 ;
  wire \send_divcnt_reg[0]_i_1_n_15 ;
  wire \send_divcnt_reg[0]_i_1_n_2 ;
  wire \send_divcnt_reg[0]_i_1_n_3 ;
  wire \send_divcnt_reg[0]_i_1_n_4 ;
  wire \send_divcnt_reg[0]_i_1_n_5 ;
  wire \send_divcnt_reg[0]_i_1_n_6 ;
  wire \send_divcnt_reg[0]_i_1_n_7 ;
  wire \send_divcnt_reg[0]_i_1_n_8 ;
  wire \send_divcnt_reg[0]_i_1_n_9 ;
  wire \send_divcnt_reg[16]_i_1_n_0 ;
  wire \send_divcnt_reg[16]_i_1_n_1 ;
  wire \send_divcnt_reg[16]_i_1_n_10 ;
  wire \send_divcnt_reg[16]_i_1_n_11 ;
  wire \send_divcnt_reg[16]_i_1_n_12 ;
  wire \send_divcnt_reg[16]_i_1_n_13 ;
  wire \send_divcnt_reg[16]_i_1_n_14 ;
  wire \send_divcnt_reg[16]_i_1_n_15 ;
  wire \send_divcnt_reg[16]_i_1_n_2 ;
  wire \send_divcnt_reg[16]_i_1_n_3 ;
  wire \send_divcnt_reg[16]_i_1_n_4 ;
  wire \send_divcnt_reg[16]_i_1_n_5 ;
  wire \send_divcnt_reg[16]_i_1_n_6 ;
  wire \send_divcnt_reg[16]_i_1_n_7 ;
  wire \send_divcnt_reg[16]_i_1_n_8 ;
  wire \send_divcnt_reg[16]_i_1_n_9 ;
  wire \send_divcnt_reg[24]_i_1_n_1 ;
  wire \send_divcnt_reg[24]_i_1_n_10 ;
  wire \send_divcnt_reg[24]_i_1_n_11 ;
  wire \send_divcnt_reg[24]_i_1_n_12 ;
  wire \send_divcnt_reg[24]_i_1_n_13 ;
  wire \send_divcnt_reg[24]_i_1_n_14 ;
  wire \send_divcnt_reg[24]_i_1_n_15 ;
  wire \send_divcnt_reg[24]_i_1_n_2 ;
  wire \send_divcnt_reg[24]_i_1_n_3 ;
  wire \send_divcnt_reg[24]_i_1_n_4 ;
  wire \send_divcnt_reg[24]_i_1_n_5 ;
  wire \send_divcnt_reg[24]_i_1_n_6 ;
  wire \send_divcnt_reg[24]_i_1_n_7 ;
  wire \send_divcnt_reg[24]_i_1_n_8 ;
  wire \send_divcnt_reg[24]_i_1_n_9 ;
  wire \send_divcnt_reg[31]_0 ;
  wire \send_divcnt_reg[8]_i_1_n_0 ;
  wire \send_divcnt_reg[8]_i_1_n_1 ;
  wire \send_divcnt_reg[8]_i_1_n_10 ;
  wire \send_divcnt_reg[8]_i_1_n_11 ;
  wire \send_divcnt_reg[8]_i_1_n_12 ;
  wire \send_divcnt_reg[8]_i_1_n_13 ;
  wire \send_divcnt_reg[8]_i_1_n_14 ;
  wire \send_divcnt_reg[8]_i_1_n_15 ;
  wire \send_divcnt_reg[8]_i_1_n_2 ;
  wire \send_divcnt_reg[8]_i_1_n_3 ;
  wire \send_divcnt_reg[8]_i_1_n_4 ;
  wire \send_divcnt_reg[8]_i_1_n_5 ;
  wire \send_divcnt_reg[8]_i_1_n_6 ;
  wire \send_divcnt_reg[8]_i_1_n_7 ;
  wire \send_divcnt_reg[8]_i_1_n_8 ;
  wire \send_divcnt_reg[8]_i_1_n_9 ;
  wire send_dummy_i_1_n_0;
  wire send_dummy_reg_0;
  wire send_dummy_reg_1;
  wire [7:0]send_pattern;
  wire \send_pattern[0]_i_10_n_0 ;
  wire \send_pattern[0]_i_11_n_0 ;
  wire \send_pattern[0]_i_12_n_0 ;
  wire \send_pattern[0]_i_13_n_0 ;
  wire \send_pattern[0]_i_14_n_0 ;
  wire \send_pattern[0]_i_15_n_0 ;
  wire \send_pattern[0]_i_16_n_0 ;
  wire \send_pattern[0]_i_17_n_0 ;
  wire \send_pattern[0]_i_18_n_0 ;
  wire \send_pattern[0]_i_19_n_0 ;
  wire \send_pattern[0]_i_20_n_0 ;
  wire \send_pattern[0]_i_21_n_0 ;
  wire \send_pattern[0]_i_22_n_0 ;
  wire \send_pattern[0]_i_23_n_0 ;
  wire \send_pattern[0]_i_24_n_0 ;
  wire \send_pattern[0]_i_25_n_0 ;
  wire \send_pattern[0]_i_26_n_0 ;
  wire \send_pattern[0]_i_27_n_0 ;
  wire \send_pattern[0]_i_28_n_0 ;
  wire \send_pattern[0]_i_29_n_0 ;
  wire \send_pattern[0]_i_30_n_0 ;
  wire \send_pattern[0]_i_31_n_0 ;
  wire \send_pattern[0]_i_32_n_0 ;
  wire \send_pattern[0]_i_33_n_0 ;
  wire \send_pattern[0]_i_34_n_0 ;
  wire \send_pattern[0]_i_35_n_0 ;
  wire \send_pattern[0]_i_36_n_0 ;
  wire \send_pattern[0]_i_37_n_0 ;
  wire \send_pattern[0]_i_38_n_0 ;
  wire \send_pattern[0]_i_39_n_0 ;
  wire \send_pattern[0]_i_6_n_0 ;
  wire \send_pattern[0]_i_8_n_0 ;
  wire \send_pattern[0]_i_9_n_0 ;
  wire \send_pattern_reg[0]_i_4_n_0 ;
  wire \send_pattern_reg[0]_i_4_n_1 ;
  wire \send_pattern_reg[0]_i_4_n_2 ;
  wire \send_pattern_reg[0]_i_4_n_3 ;
  wire \send_pattern_reg[0]_i_4_n_4 ;
  wire \send_pattern_reg[0]_i_4_n_5 ;
  wire \send_pattern_reg[0]_i_4_n_6 ;
  wire \send_pattern_reg[0]_i_4_n_7 ;
  wire \send_pattern_reg[0]_i_7_n_0 ;
  wire \send_pattern_reg[0]_i_7_n_1 ;
  wire \send_pattern_reg[0]_i_7_n_2 ;
  wire \send_pattern_reg[0]_i_7_n_3 ;
  wire \send_pattern_reg[0]_i_7_n_4 ;
  wire \send_pattern_reg[0]_i_7_n_5 ;
  wire \send_pattern_reg[0]_i_7_n_6 ;
  wire \send_pattern_reg[0]_i_7_n_7 ;
  wire \send_pattern_reg_n_0_[1] ;
  wire \send_pattern_reg_n_0_[2] ;
  wire \send_pattern_reg_n_0_[3] ;
  wire \send_pattern_reg_n_0_[4] ;
  wire \send_pattern_reg_n_0_[5] ;
  wire \send_pattern_reg_n_0_[6] ;
  wire \send_pattern_reg_n_0_[7] ;
  wire \send_pattern_reg_n_0_[8] ;
  wire ser_rx;
  wire ser_tx;
  wire [7:0]simpleuart_reg_dat_do;
  wire [7:6]\NLW_recv_divcnt_reg[31]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_recv_divcnt_reg[31]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_recv_state_reg[3]_i_23_O_UNCONNECTED ;
  wire [7:0]\NLW_recv_state_reg[3]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_recv_state_reg[3]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_recv_state_reg[3]_i_6_O_UNCONNECTED ;
  wire [7:7]\NLW_send_divcnt_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_send_pattern_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_send_pattern_reg[0]_i_7_O_UNCONNECTED ;

  FDSE \cfg_divider_reg[0] 
       (.C(clk),
        .CE(E[0]),
        .D(\cfg_divider_reg[31]_0 [0]),
        .Q(Q[0]),
        .S(SS));
  FDRE \cfg_divider_reg[10] 
       (.C(clk),
        .CE(E[1]),
        .D(\cfg_divider_reg[31]_0 [10]),
        .Q(Q[10]),
        .R(SS));
  FDRE \cfg_divider_reg[11] 
       (.C(clk),
        .CE(E[1]),
        .D(\cfg_divider_reg[31]_0 [11]),
        .Q(Q[11]),
        .R(SS));
  FDRE \cfg_divider_reg[12] 
       (.C(clk),
        .CE(E[1]),
        .D(\cfg_divider_reg[31]_0 [12]),
        .Q(Q[12]),
        .R(SS));
  FDRE \cfg_divider_reg[13] 
       (.C(clk),
        .CE(E[1]),
        .D(\cfg_divider_reg[31]_0 [13]),
        .Q(Q[13]),
        .R(SS));
  FDRE \cfg_divider_reg[14] 
       (.C(clk),
        .CE(E[1]),
        .D(\cfg_divider_reg[31]_0 [14]),
        .Q(Q[14]),
        .R(SS));
  FDRE \cfg_divider_reg[15] 
       (.C(clk),
        .CE(E[1]),
        .D(\cfg_divider_reg[31]_0 [15]),
        .Q(Q[15]),
        .R(SS));
  FDRE \cfg_divider_reg[16] 
       (.C(clk),
        .CE(E[2]),
        .D(\cfg_divider_reg[31]_0 [16]),
        .Q(Q[16]),
        .R(SS));
  FDRE \cfg_divider_reg[17] 
       (.C(clk),
        .CE(E[2]),
        .D(\cfg_divider_reg[31]_0 [17]),
        .Q(Q[17]),
        .R(SS));
  FDRE \cfg_divider_reg[18] 
       (.C(clk),
        .CE(E[2]),
        .D(\cfg_divider_reg[31]_0 [18]),
        .Q(Q[18]),
        .R(SS));
  FDRE \cfg_divider_reg[19] 
       (.C(clk),
        .CE(E[2]),
        .D(\cfg_divider_reg[31]_0 [19]),
        .Q(Q[19]),
        .R(SS));
  FDRE \cfg_divider_reg[1] 
       (.C(clk),
        .CE(E[0]),
        .D(\cfg_divider_reg[31]_0 [1]),
        .Q(Q[1]),
        .R(SS));
  FDRE \cfg_divider_reg[20] 
       (.C(clk),
        .CE(E[2]),
        .D(\cfg_divider_reg[31]_0 [20]),
        .Q(Q[20]),
        .R(SS));
  FDRE \cfg_divider_reg[21] 
       (.C(clk),
        .CE(E[2]),
        .D(\cfg_divider_reg[31]_0 [21]),
        .Q(Q[21]),
        .R(SS));
  FDRE \cfg_divider_reg[22] 
       (.C(clk),
        .CE(E[2]),
        .D(\cfg_divider_reg[31]_0 [22]),
        .Q(Q[22]),
        .R(SS));
  FDRE \cfg_divider_reg[23] 
       (.C(clk),
        .CE(E[2]),
        .D(\cfg_divider_reg[31]_0 [23]),
        .Q(Q[23]),
        .R(SS));
  FDRE \cfg_divider_reg[24] 
       (.C(clk),
        .CE(E[3]),
        .D(\cfg_divider_reg[31]_0 [24]),
        .Q(Q[24]),
        .R(SS));
  FDRE \cfg_divider_reg[25] 
       (.C(clk),
        .CE(E[3]),
        .D(\cfg_divider_reg[31]_0 [25]),
        .Q(Q[25]),
        .R(SS));
  FDRE \cfg_divider_reg[26] 
       (.C(clk),
        .CE(E[3]),
        .D(\cfg_divider_reg[31]_0 [26]),
        .Q(Q[26]),
        .R(SS));
  FDRE \cfg_divider_reg[27] 
       (.C(clk),
        .CE(E[3]),
        .D(\cfg_divider_reg[31]_0 [27]),
        .Q(Q[27]),
        .R(SS));
  FDRE \cfg_divider_reg[28] 
       (.C(clk),
        .CE(E[3]),
        .D(\cfg_divider_reg[31]_0 [28]),
        .Q(Q[28]),
        .R(SS));
  FDRE \cfg_divider_reg[29] 
       (.C(clk),
        .CE(E[3]),
        .D(\cfg_divider_reg[31]_0 [29]),
        .Q(Q[29]),
        .R(SS));
  FDRE \cfg_divider_reg[2] 
       (.C(clk),
        .CE(E[0]),
        .D(\cfg_divider_reg[31]_0 [2]),
        .Q(Q[2]),
        .R(SS));
  FDRE \cfg_divider_reg[30] 
       (.C(clk),
        .CE(E[3]),
        .D(\cfg_divider_reg[31]_0 [30]),
        .Q(Q[30]),
        .R(SS));
  FDRE \cfg_divider_reg[31] 
       (.C(clk),
        .CE(E[3]),
        .D(\cfg_divider_reg[31]_0 [31]),
        .Q(Q[31]),
        .R(SS));
  FDRE \cfg_divider_reg[3] 
       (.C(clk),
        .CE(E[0]),
        .D(\cfg_divider_reg[31]_0 [3]),
        .Q(Q[3]),
        .R(SS));
  FDRE \cfg_divider_reg[4] 
       (.C(clk),
        .CE(E[0]),
        .D(\cfg_divider_reg[31]_0 [4]),
        .Q(Q[4]),
        .R(SS));
  FDRE \cfg_divider_reg[5] 
       (.C(clk),
        .CE(E[0]),
        .D(\cfg_divider_reg[31]_0 [5]),
        .Q(Q[5]),
        .R(SS));
  FDRE \cfg_divider_reg[6] 
       (.C(clk),
        .CE(E[0]),
        .D(\cfg_divider_reg[31]_0 [6]),
        .Q(Q[6]),
        .R(SS));
  FDRE \cfg_divider_reg[7] 
       (.C(clk),
        .CE(E[0]),
        .D(\cfg_divider_reg[31]_0 [7]),
        .Q(Q[7]),
        .R(SS));
  FDRE \cfg_divider_reg[8] 
       (.C(clk),
        .CE(E[1]),
        .D(\cfg_divider_reg[31]_0 [8]),
        .Q(Q[8]),
        .R(SS));
  FDRE \cfg_divider_reg[9] 
       (.C(clk),
        .CE(E[1]),
        .D(\cfg_divider_reg[31]_0 [9]),
        .Q(Q[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[0]_i_5 
       (.I0(recv_buf_data[0]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[1]_i_5 
       (.I0(recv_buf_data[1]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[2]_i_5 
       (.I0(recv_buf_data[2]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[3]_i_5 
       (.I0(recv_buf_data[3]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[4]_i_5 
       (.I0(recv_buf_data[4]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[4]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[5]_i_5 
       (.I0(recv_buf_data[5]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[5]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[6]_i_5 
       (.I0(recv_buf_data[6]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[6]));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[7]_i_5 
       (.I0(recv_buf_data[7]),
        .I1(recv_buf_valid),
        .O(simpleuart_reg_dat_do[7]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \recv_buf_data[7]_i_1 
       (.I0(\recv_state_reg_n_0_[0] ),
        .I1(data2),
        .I2(\recv_state_reg_n_0_[1] ),
        .I3(\recv_state_reg_n_0_[2] ),
        .I4(\recv_state_reg_n_0_[3] ),
        .O(p_2_in));
  FDRE \recv_buf_data_reg[0] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[0]),
        .Q(recv_buf_data[0]),
        .R(SS));
  FDRE \recv_buf_data_reg[1] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[1]),
        .Q(recv_buf_data[1]),
        .R(SS));
  FDRE \recv_buf_data_reg[2] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[2]),
        .Q(recv_buf_data[2]),
        .R(SS));
  FDRE \recv_buf_data_reg[3] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[3]),
        .Q(recv_buf_data[3]),
        .R(SS));
  FDRE \recv_buf_data_reg[4] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[4]),
        .Q(recv_buf_data[4]),
        .R(SS));
  FDRE \recv_buf_data_reg[5] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[5]),
        .Q(recv_buf_data[5]),
        .R(SS));
  FDRE \recv_buf_data_reg[6] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[6]),
        .Q(recv_buf_data[6]),
        .R(SS));
  FDRE \recv_buf_data_reg[7] 
       (.C(clk),
        .CE(p_2_in),
        .D(recv_pattern[7]),
        .Q(recv_buf_data[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    recv_buf_valid_i_1
       (.I0(p_2_in),
        .I1(recv_buf_valid_reg_0),
        .I2(recv_buf_valid_reg_1),
        .I3(recv_buf_valid),
        .O(recv_buf_valid_i_1_n_0));
  FDRE recv_buf_valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(recv_buf_valid_i_1_n_0),
        .Q(recv_buf_valid),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_divcnt[0]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(recv_state1[1]),
        .O(recv_divcnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[10]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_14 ),
        .O(recv_divcnt[10]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[11]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_13 ),
        .O(recv_divcnt[11]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[12]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_12 ),
        .O(recv_divcnt[12]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[13]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_11 ),
        .O(recv_divcnt[13]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[14]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_10 ),
        .O(recv_divcnt[14]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[15]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_9 ),
        .O(recv_divcnt[15]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[16]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_8 ),
        .O(recv_divcnt[16]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[17]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_15 ),
        .O(recv_divcnt[17]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[18]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_14 ),
        .O(recv_divcnt[18]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[19]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_13 ),
        .O(recv_divcnt[19]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[1]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_15 ),
        .O(recv_divcnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[20]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_12 ),
        .O(recv_divcnt[20]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[21]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_11 ),
        .O(recv_divcnt[21]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[22]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_10 ),
        .O(recv_divcnt[22]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[23]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_9 ),
        .O(recv_divcnt[23]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[24]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[24]_i_2_n_8 ),
        .O(recv_divcnt[24]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[25]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_15 ),
        .O(recv_divcnt[25]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[26]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_14 ),
        .O(recv_divcnt[26]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[27]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_13 ),
        .O(recv_divcnt[27]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[28]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_12 ),
        .O(recv_divcnt[28]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[29]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_11 ),
        .O(recv_divcnt[29]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[2]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_14 ),
        .O(recv_divcnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[30]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_10 ),
        .O(recv_divcnt[30]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[31]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[31]_i_3_n_9 ),
        .O(recv_divcnt[31]));
  LUT6 #(
    .INIT(64'h3333333332B237B2)) 
    \recv_divcnt[31]_i_2 
       (.I0(\recv_state_reg_n_0_[3] ),
        .I1(data2),
        .I2(\recv_state_reg_n_0_[1] ),
        .I3(\recv_state_reg_n_0_[0] ),
        .I4(data1),
        .I5(\recv_state_reg_n_0_[2] ),
        .O(\recv_divcnt[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[3]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_13 ),
        .O(recv_divcnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[4]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_12 ),
        .O(recv_divcnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[5]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_11 ),
        .O(recv_divcnt[5]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[6]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_10 ),
        .O(recv_divcnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[7]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_9 ),
        .O(recv_divcnt[7]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[8]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[8]_i_2_n_8 ),
        .O(recv_divcnt[8]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \recv_divcnt[9]_i_1 
       (.I0(\recv_divcnt[31]_i_2_n_0 ),
        .I1(\recv_divcnt_reg[16]_i_2_n_15 ),
        .O(recv_divcnt[9]));
  FDRE \recv_divcnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[0]),
        .Q(recv_state1[1]),
        .R(SS));
  FDRE \recv_divcnt_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[10]),
        .Q(recv_state1[11]),
        .R(SS));
  FDRE \recv_divcnt_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[11]),
        .Q(recv_state1[12]),
        .R(SS));
  FDRE \recv_divcnt_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[12]),
        .Q(recv_state1[13]),
        .R(SS));
  FDRE \recv_divcnt_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[13]),
        .Q(recv_state1[14]),
        .R(SS));
  FDRE \recv_divcnt_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[14]),
        .Q(recv_state1[15]),
        .R(SS));
  FDRE \recv_divcnt_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[15]),
        .Q(recv_state1[16]),
        .R(SS));
  FDRE \recv_divcnt_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[16]),
        .Q(recv_state1[17]),
        .R(SS));
  CARRY8 \recv_divcnt_reg[16]_i_2 
       (.CI(\recv_divcnt_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\recv_divcnt_reg[16]_i_2_n_0 ,\recv_divcnt_reg[16]_i_2_n_1 ,\recv_divcnt_reg[16]_i_2_n_2 ,\recv_divcnt_reg[16]_i_2_n_3 ,\recv_divcnt_reg[16]_i_2_n_4 ,\recv_divcnt_reg[16]_i_2_n_5 ,\recv_divcnt_reg[16]_i_2_n_6 ,\recv_divcnt_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\recv_divcnt_reg[16]_i_2_n_8 ,\recv_divcnt_reg[16]_i_2_n_9 ,\recv_divcnt_reg[16]_i_2_n_10 ,\recv_divcnt_reg[16]_i_2_n_11 ,\recv_divcnt_reg[16]_i_2_n_12 ,\recv_divcnt_reg[16]_i_2_n_13 ,\recv_divcnt_reg[16]_i_2_n_14 ,\recv_divcnt_reg[16]_i_2_n_15 }),
        .S(recv_state1[17:10]));
  FDRE \recv_divcnt_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[17]),
        .Q(recv_state1[18]),
        .R(SS));
  FDRE \recv_divcnt_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[18]),
        .Q(recv_state1[19]),
        .R(SS));
  FDRE \recv_divcnt_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[19]),
        .Q(recv_state1[20]),
        .R(SS));
  FDRE \recv_divcnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[1]),
        .Q(recv_state1[2]),
        .R(SS));
  FDRE \recv_divcnt_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[20]),
        .Q(recv_state1[21]),
        .R(SS));
  FDRE \recv_divcnt_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[21]),
        .Q(recv_state1[22]),
        .R(SS));
  FDRE \recv_divcnt_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[22]),
        .Q(recv_state1[23]),
        .R(SS));
  FDRE \recv_divcnt_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[23]),
        .Q(recv_state1[24]),
        .R(SS));
  FDRE \recv_divcnt_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[24]),
        .Q(recv_state1[25]),
        .R(SS));
  CARRY8 \recv_divcnt_reg[24]_i_2 
       (.CI(\recv_divcnt_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\recv_divcnt_reg[24]_i_2_n_0 ,\recv_divcnt_reg[24]_i_2_n_1 ,\recv_divcnt_reg[24]_i_2_n_2 ,\recv_divcnt_reg[24]_i_2_n_3 ,\recv_divcnt_reg[24]_i_2_n_4 ,\recv_divcnt_reg[24]_i_2_n_5 ,\recv_divcnt_reg[24]_i_2_n_6 ,\recv_divcnt_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\recv_divcnt_reg[24]_i_2_n_8 ,\recv_divcnt_reg[24]_i_2_n_9 ,\recv_divcnt_reg[24]_i_2_n_10 ,\recv_divcnt_reg[24]_i_2_n_11 ,\recv_divcnt_reg[24]_i_2_n_12 ,\recv_divcnt_reg[24]_i_2_n_13 ,\recv_divcnt_reg[24]_i_2_n_14 ,\recv_divcnt_reg[24]_i_2_n_15 }),
        .S(recv_state1[25:18]));
  FDRE \recv_divcnt_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[25]),
        .Q(recv_state1[26]),
        .R(SS));
  FDRE \recv_divcnt_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[26]),
        .Q(recv_state1[27]),
        .R(SS));
  FDRE \recv_divcnt_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[27]),
        .Q(recv_state1[28]),
        .R(SS));
  FDRE \recv_divcnt_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[28]),
        .Q(recv_state1[29]),
        .R(SS));
  FDRE \recv_divcnt_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[29]),
        .Q(recv_state1[30]),
        .R(SS));
  FDRE \recv_divcnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[2]),
        .Q(recv_state1[3]),
        .R(SS));
  FDRE \recv_divcnt_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[30]),
        .Q(recv_state1[31]),
        .R(SS));
  FDRE \recv_divcnt_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[31]),
        .Q(\recv_divcnt_reg_n_0_[31] ),
        .R(SS));
  CARRY8 \recv_divcnt_reg[31]_i_3 
       (.CI(\recv_divcnt_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_recv_divcnt_reg[31]_i_3_CO_UNCONNECTED [7:6],\recv_divcnt_reg[31]_i_3_n_2 ,\recv_divcnt_reg[31]_i_3_n_3 ,\recv_divcnt_reg[31]_i_3_n_4 ,\recv_divcnt_reg[31]_i_3_n_5 ,\recv_divcnt_reg[31]_i_3_n_6 ,\recv_divcnt_reg[31]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_recv_divcnt_reg[31]_i_3_O_UNCONNECTED [7],\recv_divcnt_reg[31]_i_3_n_9 ,\recv_divcnt_reg[31]_i_3_n_10 ,\recv_divcnt_reg[31]_i_3_n_11 ,\recv_divcnt_reg[31]_i_3_n_12 ,\recv_divcnt_reg[31]_i_3_n_13 ,\recv_divcnt_reg[31]_i_3_n_14 ,\recv_divcnt_reg[31]_i_3_n_15 }),
        .S({1'b0,\recv_divcnt_reg_n_0_[31] ,recv_state1[31:26]}));
  FDRE \recv_divcnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[3]),
        .Q(recv_state1[4]),
        .R(SS));
  FDRE \recv_divcnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[4]),
        .Q(recv_state1[5]),
        .R(SS));
  FDRE \recv_divcnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[5]),
        .Q(recv_state1[6]),
        .R(SS));
  FDRE \recv_divcnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[6]),
        .Q(recv_state1[7]),
        .R(SS));
  FDRE \recv_divcnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[7]),
        .Q(recv_state1[8]),
        .R(SS));
  FDRE \recv_divcnt_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[8]),
        .Q(recv_state1[9]),
        .R(SS));
  CARRY8 \recv_divcnt_reg[8]_i_2 
       (.CI(recv_state1[1]),
        .CI_TOP(1'b0),
        .CO({\recv_divcnt_reg[8]_i_2_n_0 ,\recv_divcnt_reg[8]_i_2_n_1 ,\recv_divcnt_reg[8]_i_2_n_2 ,\recv_divcnt_reg[8]_i_2_n_3 ,\recv_divcnt_reg[8]_i_2_n_4 ,\recv_divcnt_reg[8]_i_2_n_5 ,\recv_divcnt_reg[8]_i_2_n_6 ,\recv_divcnt_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\recv_divcnt_reg[8]_i_2_n_8 ,\recv_divcnt_reg[8]_i_2_n_9 ,\recv_divcnt_reg[8]_i_2_n_10 ,\recv_divcnt_reg[8]_i_2_n_11 ,\recv_divcnt_reg[8]_i_2_n_12 ,\recv_divcnt_reg[8]_i_2_n_13 ,\recv_divcnt_reg[8]_i_2_n_14 ,\recv_divcnt_reg[8]_i_2_n_15 }),
        .S(recv_state1[9:2]));
  FDRE \recv_divcnt_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(recv_divcnt[9]),
        .Q(recv_state1[10]),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFFA0000)) 
    \recv_pattern[7]_i_1 
       (.I0(\recv_state_reg_n_0_[2] ),
        .I1(\recv_state_reg_n_0_[0] ),
        .I2(\recv_state_reg_n_0_[3] ),
        .I3(\recv_state_reg_n_0_[1] ),
        .I4(data2),
        .O(\recv_pattern[7]_i_1_n_0 ));
  FDRE \recv_pattern_reg[0] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[1]),
        .Q(recv_pattern[0]),
        .R(SS));
  FDRE \recv_pattern_reg[1] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[2]),
        .Q(recv_pattern[1]),
        .R(SS));
  FDRE \recv_pattern_reg[2] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[3]),
        .Q(recv_pattern[2]),
        .R(SS));
  FDRE \recv_pattern_reg[3] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[4]),
        .Q(recv_pattern[3]),
        .R(SS));
  FDRE \recv_pattern_reg[4] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[5]),
        .Q(recv_pattern[4]),
        .R(SS));
  FDRE \recv_pattern_reg[5] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[6]),
        .Q(recv_pattern[5]),
        .R(SS));
  FDRE \recv_pattern_reg[6] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(recv_pattern[7]),
        .Q(recv_pattern[6]),
        .R(SS));
  FDRE \recv_pattern_reg[7] 
       (.C(clk),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .D(ser_rx),
        .Q(recv_pattern[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \recv_state[0]_i_1 
       (.I0(\recv_state_reg_n_0_[1] ),
        .I1(\recv_state_reg_n_0_[2] ),
        .I2(\recv_state_reg_n_0_[3] ),
        .I3(\recv_state_reg_n_0_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \recv_state[1]_i_1 
       (.I0(\recv_state_reg_n_0_[2] ),
        .I1(\recv_state_reg_n_0_[3] ),
        .I2(\recv_state_reg_n_0_[1] ),
        .I3(\recv_state_reg_n_0_[0] ),
        .O(p_1_in[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \recv_state[2]_i_1 
       (.I0(\recv_state_reg_n_0_[1] ),
        .I1(\recv_state_reg_n_0_[0] ),
        .I2(\recv_state_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hFF00D1D1)) 
    \recv_state[3]_i_1 
       (.I0(ser_rx),
        .I1(\recv_state_reg_n_0_[0] ),
        .I2(data1),
        .I3(data2),
        .I4(\recv_state[3]_i_5_n_0 ),
        .O(recv_state));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_10 
       (.I0(recv_state1[25]),
        .I1(Q[25]),
        .I2(recv_state1[24]),
        .I3(Q[24]),
        .O(\recv_state[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_11 
       (.I0(recv_state1[23]),
        .I1(Q[23]),
        .I2(recv_state1[22]),
        .I3(Q[22]),
        .O(\recv_state[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_12 
       (.I0(recv_state1[21]),
        .I1(Q[21]),
        .I2(recv_state1[20]),
        .I3(Q[20]),
        .O(\recv_state[3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_13 
       (.I0(recv_state1[19]),
        .I1(Q[19]),
        .I2(recv_state1[18]),
        .I3(Q[18]),
        .O(\recv_state[3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_14 
       (.I0(recv_state1[17]),
        .I1(Q[17]),
        .I2(recv_state1[16]),
        .I3(Q[16]),
        .O(\recv_state[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_15 
       (.I0(recv_state1[31]),
        .I1(Q[31]),
        .I2(recv_state1[30]),
        .I3(Q[30]),
        .O(\recv_state[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_16 
       (.I0(recv_state1[29]),
        .I1(Q[29]),
        .I2(recv_state1[28]),
        .I3(Q[28]),
        .O(\recv_state[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_17 
       (.I0(recv_state1[27]),
        .I1(Q[27]),
        .I2(recv_state1[26]),
        .I3(Q[26]),
        .O(\recv_state[3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_18 
       (.I0(recv_state1[25]),
        .I1(Q[25]),
        .I2(recv_state1[24]),
        .I3(Q[24]),
        .O(\recv_state[3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_19 
       (.I0(recv_state1[23]),
        .I1(Q[23]),
        .I2(recv_state1[22]),
        .I3(Q[22]),
        .O(\recv_state[3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h6A8A)) 
    \recv_state[3]_i_2 
       (.I0(\recv_state_reg_n_0_[3] ),
        .I1(\recv_state_reg_n_0_[2] ),
        .I2(\recv_state_reg_n_0_[1] ),
        .I3(\recv_state_reg_n_0_[0] ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_20 
       (.I0(recv_state1[21]),
        .I1(Q[21]),
        .I2(recv_state1[20]),
        .I3(Q[20]),
        .O(\recv_state[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_21 
       (.I0(recv_state1[19]),
        .I1(Q[19]),
        .I2(recv_state1[18]),
        .I3(Q[18]),
        .O(\recv_state[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_22 
       (.I0(recv_state1[17]),
        .I1(Q[17]),
        .I2(recv_state1[16]),
        .I3(Q[16]),
        .O(\recv_state[3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_24 
       (.I0(\recv_divcnt_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(recv_state1[31]),
        .I3(Q[30]),
        .O(\recv_state[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_25 
       (.I0(recv_state1[30]),
        .I1(Q[29]),
        .I2(recv_state1[29]),
        .I3(Q[28]),
        .O(\recv_state[3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_26 
       (.I0(recv_state1[28]),
        .I1(Q[27]),
        .I2(recv_state1[27]),
        .I3(Q[26]),
        .O(\recv_state[3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_27 
       (.I0(recv_state1[26]),
        .I1(Q[25]),
        .I2(recv_state1[25]),
        .I3(Q[24]),
        .O(\recv_state[3]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_28 
       (.I0(recv_state1[24]),
        .I1(Q[23]),
        .I2(recv_state1[23]),
        .I3(Q[22]),
        .O(\recv_state[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_29 
       (.I0(recv_state1[22]),
        .I1(Q[21]),
        .I2(recv_state1[21]),
        .I3(Q[20]),
        .O(\recv_state[3]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_30 
       (.I0(recv_state1[20]),
        .I1(Q[19]),
        .I2(recv_state1[19]),
        .I3(Q[18]),
        .O(\recv_state[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_31 
       (.I0(recv_state1[18]),
        .I1(Q[17]),
        .I2(recv_state1[17]),
        .I3(Q[16]),
        .O(\recv_state[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_32 
       (.I0(\recv_divcnt_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(recv_state1[31]),
        .I3(Q[30]),
        .O(\recv_state[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_33 
       (.I0(recv_state1[30]),
        .I1(Q[29]),
        .I2(recv_state1[29]),
        .I3(Q[28]),
        .O(\recv_state[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_34 
       (.I0(recv_state1[28]),
        .I1(Q[27]),
        .I2(recv_state1[27]),
        .I3(Q[26]),
        .O(\recv_state[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_35 
       (.I0(recv_state1[26]),
        .I1(Q[25]),
        .I2(recv_state1[25]),
        .I3(Q[24]),
        .O(\recv_state[3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_36 
       (.I0(recv_state1[24]),
        .I1(Q[23]),
        .I2(recv_state1[23]),
        .I3(Q[22]),
        .O(\recv_state[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_37 
       (.I0(recv_state1[22]),
        .I1(Q[21]),
        .I2(recv_state1[21]),
        .I3(Q[20]),
        .O(\recv_state[3]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_38 
       (.I0(recv_state1[20]),
        .I1(Q[19]),
        .I2(recv_state1[19]),
        .I3(Q[18]),
        .O(\recv_state[3]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_39 
       (.I0(recv_state1[18]),
        .I1(Q[17]),
        .I2(recv_state1[17]),
        .I3(Q[16]),
        .O(\recv_state[3]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_40 
       (.I0(recv_state1[15]),
        .I1(Q[15]),
        .I2(recv_state1[14]),
        .I3(Q[14]),
        .O(\recv_state[3]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_41 
       (.I0(recv_state1[13]),
        .I1(Q[13]),
        .I2(recv_state1[12]),
        .I3(Q[12]),
        .O(\recv_state[3]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_42 
       (.I0(recv_state1[11]),
        .I1(Q[11]),
        .I2(recv_state1[10]),
        .I3(Q[10]),
        .O(\recv_state[3]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_43 
       (.I0(recv_state1[9]),
        .I1(Q[9]),
        .I2(recv_state1[8]),
        .I3(Q[8]),
        .O(\recv_state[3]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_44 
       (.I0(recv_state1[7]),
        .I1(Q[7]),
        .I2(recv_state1[6]),
        .I3(Q[6]),
        .O(\recv_state[3]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_45 
       (.I0(recv_state1[5]),
        .I1(Q[5]),
        .I2(recv_state1[4]),
        .I3(Q[4]),
        .O(\recv_state[3]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_46 
       (.I0(recv_state1[3]),
        .I1(Q[3]),
        .I2(recv_state1[2]),
        .I3(Q[2]),
        .O(\recv_state[3]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \recv_state[3]_i_47 
       (.I0(recv_state1[1]),
        .I1(Q[1]),
        .O(\recv_state[3]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_48 
       (.I0(recv_state1[15]),
        .I1(Q[15]),
        .I2(recv_state1[14]),
        .I3(Q[14]),
        .O(\recv_state[3]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_49 
       (.I0(recv_state1[13]),
        .I1(Q[13]),
        .I2(recv_state1[12]),
        .I3(Q[12]),
        .O(\recv_state[3]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \recv_state[3]_i_5 
       (.I0(\recv_state_reg_n_0_[2] ),
        .I1(\recv_state_reg_n_0_[1] ),
        .I2(\recv_state_reg_n_0_[3] ),
        .O(\recv_state[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_50 
       (.I0(recv_state1[11]),
        .I1(Q[11]),
        .I2(recv_state1[10]),
        .I3(Q[10]),
        .O(\recv_state[3]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_51 
       (.I0(recv_state1[9]),
        .I1(Q[9]),
        .I2(recv_state1[8]),
        .I3(Q[8]),
        .O(\recv_state[3]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_52 
       (.I0(recv_state1[7]),
        .I1(Q[7]),
        .I2(recv_state1[6]),
        .I3(Q[6]),
        .O(\recv_state[3]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_53 
       (.I0(recv_state1[5]),
        .I1(Q[5]),
        .I2(recv_state1[4]),
        .I3(Q[4]),
        .O(\recv_state[3]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_54 
       (.I0(recv_state1[3]),
        .I1(Q[3]),
        .I2(recv_state1[2]),
        .I3(Q[2]),
        .O(\recv_state[3]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \recv_state[3]_i_55 
       (.I0(recv_state1[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\recv_state[3]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_56 
       (.I0(recv_state1[16]),
        .I1(Q[15]),
        .I2(recv_state1[15]),
        .I3(Q[14]),
        .O(\recv_state[3]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_57 
       (.I0(recv_state1[14]),
        .I1(Q[13]),
        .I2(recv_state1[13]),
        .I3(Q[12]),
        .O(\recv_state[3]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_58 
       (.I0(recv_state1[12]),
        .I1(Q[11]),
        .I2(recv_state1[11]),
        .I3(Q[10]),
        .O(\recv_state[3]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_59 
       (.I0(recv_state1[10]),
        .I1(Q[9]),
        .I2(recv_state1[9]),
        .I3(Q[8]),
        .O(\recv_state[3]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_60 
       (.I0(recv_state1[8]),
        .I1(Q[7]),
        .I2(recv_state1[7]),
        .I3(Q[6]),
        .O(\recv_state[3]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_61 
       (.I0(recv_state1[6]),
        .I1(Q[5]),
        .I2(recv_state1[5]),
        .I3(Q[4]),
        .O(\recv_state[3]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_62 
       (.I0(recv_state1[4]),
        .I1(Q[3]),
        .I2(recv_state1[3]),
        .I3(Q[2]),
        .O(\recv_state[3]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_63 
       (.I0(recv_state1[2]),
        .I1(Q[1]),
        .I2(recv_state1[1]),
        .I3(Q[0]),
        .O(\recv_state[3]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_64 
       (.I0(recv_state1[16]),
        .I1(Q[15]),
        .I2(recv_state1[15]),
        .I3(Q[14]),
        .O(\recv_state[3]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_65 
       (.I0(recv_state1[14]),
        .I1(Q[13]),
        .I2(recv_state1[13]),
        .I3(Q[12]),
        .O(\recv_state[3]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_66 
       (.I0(recv_state1[12]),
        .I1(Q[11]),
        .I2(recv_state1[11]),
        .I3(Q[10]),
        .O(\recv_state[3]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_67 
       (.I0(recv_state1[10]),
        .I1(Q[9]),
        .I2(recv_state1[9]),
        .I3(Q[8]),
        .O(\recv_state[3]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_68 
       (.I0(recv_state1[8]),
        .I1(Q[7]),
        .I2(recv_state1[7]),
        .I3(Q[6]),
        .O(\recv_state[3]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_69 
       (.I0(recv_state1[6]),
        .I1(Q[5]),
        .I2(recv_state1[5]),
        .I3(Q[4]),
        .O(\recv_state[3]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_7 
       (.I0(recv_state1[31]),
        .I1(Q[31]),
        .I2(recv_state1[30]),
        .I3(Q[30]),
        .O(\recv_state[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_70 
       (.I0(recv_state1[4]),
        .I1(Q[3]),
        .I2(recv_state1[3]),
        .I3(Q[2]),
        .O(\recv_state[3]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \recv_state[3]_i_71 
       (.I0(recv_state1[2]),
        .I1(Q[1]),
        .I2(recv_state1[1]),
        .I3(Q[0]),
        .O(\recv_state[3]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_8 
       (.I0(recv_state1[29]),
        .I1(Q[29]),
        .I2(recv_state1[28]),
        .I3(Q[28]),
        .O(\recv_state[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \recv_state[3]_i_9 
       (.I0(recv_state1[27]),
        .I1(Q[27]),
        .I2(recv_state1[26]),
        .I3(Q[26]),
        .O(\recv_state[3]_i_9_n_0 ));
  FDRE \recv_state_reg[0] 
       (.C(clk),
        .CE(recv_state),
        .D(p_1_in[0]),
        .Q(\recv_state_reg_n_0_[0] ),
        .R(SS));
  FDRE \recv_state_reg[1] 
       (.C(clk),
        .CE(recv_state),
        .D(p_1_in[1]),
        .Q(\recv_state_reg_n_0_[1] ),
        .R(SS));
  FDRE \recv_state_reg[2] 
       (.C(clk),
        .CE(recv_state),
        .D(p_1_in[2]),
        .Q(\recv_state_reg_n_0_[2] ),
        .R(SS));
  FDRE \recv_state_reg[3] 
       (.C(clk),
        .CE(recv_state),
        .D(p_1_in[3]),
        .Q(\recv_state_reg_n_0_[3] ),
        .R(SS));
  CARRY8 \recv_state_reg[3]_i_23 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\recv_state_reg[3]_i_23_n_0 ,\recv_state_reg[3]_i_23_n_1 ,\recv_state_reg[3]_i_23_n_2 ,\recv_state_reg[3]_i_23_n_3 ,\recv_state_reg[3]_i_23_n_4 ,\recv_state_reg[3]_i_23_n_5 ,\recv_state_reg[3]_i_23_n_6 ,\recv_state_reg[3]_i_23_n_7 }),
        .DI({\recv_state[3]_i_56_n_0 ,\recv_state[3]_i_57_n_0 ,\recv_state[3]_i_58_n_0 ,\recv_state[3]_i_59_n_0 ,\recv_state[3]_i_60_n_0 ,\recv_state[3]_i_61_n_0 ,\recv_state[3]_i_62_n_0 ,\recv_state[3]_i_63_n_0 }),
        .O(\NLW_recv_state_reg[3]_i_23_O_UNCONNECTED [7:0]),
        .S({\recv_state[3]_i_64_n_0 ,\recv_state[3]_i_65_n_0 ,\recv_state[3]_i_66_n_0 ,\recv_state[3]_i_67_n_0 ,\recv_state[3]_i_68_n_0 ,\recv_state[3]_i_69_n_0 ,\recv_state[3]_i_70_n_0 ,\recv_state[3]_i_71_n_0 }));
  CARRY8 \recv_state_reg[3]_i_3 
       (.CI(\recv_state_reg[3]_i_6_n_0 ),
        .CI_TOP(1'b0),
        .CO({data1,\recv_state_reg[3]_i_3_n_1 ,\recv_state_reg[3]_i_3_n_2 ,\recv_state_reg[3]_i_3_n_3 ,\recv_state_reg[3]_i_3_n_4 ,\recv_state_reg[3]_i_3_n_5 ,\recv_state_reg[3]_i_3_n_6 ,\recv_state_reg[3]_i_3_n_7 }),
        .DI({\recv_state[3]_i_7_n_0 ,\recv_state[3]_i_8_n_0 ,\recv_state[3]_i_9_n_0 ,\recv_state[3]_i_10_n_0 ,\recv_state[3]_i_11_n_0 ,\recv_state[3]_i_12_n_0 ,\recv_state[3]_i_13_n_0 ,\recv_state[3]_i_14_n_0 }),
        .O(\NLW_recv_state_reg[3]_i_3_O_UNCONNECTED [7:0]),
        .S({\recv_state[3]_i_15_n_0 ,\recv_state[3]_i_16_n_0 ,\recv_state[3]_i_17_n_0 ,\recv_state[3]_i_18_n_0 ,\recv_state[3]_i_19_n_0 ,\recv_state[3]_i_20_n_0 ,\recv_state[3]_i_21_n_0 ,\recv_state[3]_i_22_n_0 }));
  CARRY8 \recv_state_reg[3]_i_4 
       (.CI(\recv_state_reg[3]_i_23_n_0 ),
        .CI_TOP(1'b0),
        .CO({data2,\recv_state_reg[3]_i_4_n_1 ,\recv_state_reg[3]_i_4_n_2 ,\recv_state_reg[3]_i_4_n_3 ,\recv_state_reg[3]_i_4_n_4 ,\recv_state_reg[3]_i_4_n_5 ,\recv_state_reg[3]_i_4_n_6 ,\recv_state_reg[3]_i_4_n_7 }),
        .DI({\recv_state[3]_i_24_n_0 ,\recv_state[3]_i_25_n_0 ,\recv_state[3]_i_26_n_0 ,\recv_state[3]_i_27_n_0 ,\recv_state[3]_i_28_n_0 ,\recv_state[3]_i_29_n_0 ,\recv_state[3]_i_30_n_0 ,\recv_state[3]_i_31_n_0 }),
        .O(\NLW_recv_state_reg[3]_i_4_O_UNCONNECTED [7:0]),
        .S({\recv_state[3]_i_32_n_0 ,\recv_state[3]_i_33_n_0 ,\recv_state[3]_i_34_n_0 ,\recv_state[3]_i_35_n_0 ,\recv_state[3]_i_36_n_0 ,\recv_state[3]_i_37_n_0 ,\recv_state[3]_i_38_n_0 ,\recv_state[3]_i_39_n_0 }));
  CARRY8 \recv_state_reg[3]_i_6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\recv_state_reg[3]_i_6_n_0 ,\recv_state_reg[3]_i_6_n_1 ,\recv_state_reg[3]_i_6_n_2 ,\recv_state_reg[3]_i_6_n_3 ,\recv_state_reg[3]_i_6_n_4 ,\recv_state_reg[3]_i_6_n_5 ,\recv_state_reg[3]_i_6_n_6 ,\recv_state_reg[3]_i_6_n_7 }),
        .DI({\recv_state[3]_i_40_n_0 ,\recv_state[3]_i_41_n_0 ,\recv_state[3]_i_42_n_0 ,\recv_state[3]_i_43_n_0 ,\recv_state[3]_i_44_n_0 ,\recv_state[3]_i_45_n_0 ,\recv_state[3]_i_46_n_0 ,\recv_state[3]_i_47_n_0 }),
        .O(\NLW_recv_state_reg[3]_i_6_O_UNCONNECTED [7:0]),
        .S({\recv_state[3]_i_48_n_0 ,\recv_state[3]_i_49_n_0 ,\recv_state[3]_i_50_n_0 ,\recv_state[3]_i_51_n_0 ,\recv_state[3]_i_52_n_0 ,\recv_state[3]_i_53_n_0 ,\recv_state[3]_i_54_n_0 ,\recv_state[3]_i_55_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \send_bitcnt[0]_i_1 
       (.I0(\send_bitcnt_reg_n_0_[0] ),
        .I1(\send_bitcnt_reg[1]_0 ),
        .I2(\send_bitcnt_reg[2]_1 ),
        .I3(\send_bitcnt_reg_n_0_[1] ),
        .I4(\send_bitcnt_reg_n_0_[2] ),
        .O(\send_bitcnt[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \send_bitcnt[1]_i_1 
       (.I0(\send_bitcnt_reg_n_0_[0] ),
        .I1(\send_bitcnt_reg_n_0_[1] ),
        .I2(\send_bitcnt_reg[1]_0 ),
        .O(\send_bitcnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hC0C0C008)) 
    \send_bitcnt[2]_i_1 
       (.I0(\send_bitcnt_reg[2]_1 ),
        .I1(\send_bitcnt_reg[1]_0 ),
        .I2(\send_bitcnt_reg_n_0_[2] ),
        .I3(\send_bitcnt_reg_n_0_[0] ),
        .I4(\send_bitcnt_reg_n_0_[1] ),
        .O(\send_bitcnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFE010000)) 
    \send_bitcnt[3]_i_1 
       (.I0(\send_bitcnt_reg_n_0_[2] ),
        .I1(\send_bitcnt_reg_n_0_[0] ),
        .I2(\send_bitcnt_reg_n_0_[1] ),
        .I3(\send_bitcnt_reg[3]_0 ),
        .I4(\send_bitcnt_reg[1]_0 ),
        .O(\send_bitcnt[3]_i_1_n_0 ));
  FDRE \send_bitcnt_reg[0] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(\send_bitcnt[0]_i_1_n_0 ),
        .Q(\send_bitcnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \send_bitcnt_reg[1] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(\send_bitcnt[1]_i_1_n_0 ),
        .Q(\send_bitcnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \send_bitcnt_reg[2] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(\send_bitcnt[2]_i_1_n_0 ),
        .Q(\send_bitcnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \send_bitcnt_reg[3] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(\send_bitcnt[3]_i_1_n_0 ),
        .Q(\send_bitcnt_reg[3]_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \send_divcnt[0]_i_2 
       (.I0(send_divcnt_reg[0]),
        .O(\send_divcnt[0]_i_2_n_0 ));
  FDRE \send_divcnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_15 ),
        .Q(send_divcnt_reg[0]),
        .R(send_bitcnt));
  CARRY8 \send_divcnt_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\send_divcnt_reg[0]_i_1_n_0 ,\send_divcnt_reg[0]_i_1_n_1 ,\send_divcnt_reg[0]_i_1_n_2 ,\send_divcnt_reg[0]_i_1_n_3 ,\send_divcnt_reg[0]_i_1_n_4 ,\send_divcnt_reg[0]_i_1_n_5 ,\send_divcnt_reg[0]_i_1_n_6 ,\send_divcnt_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\send_divcnt_reg[0]_i_1_n_8 ,\send_divcnt_reg[0]_i_1_n_9 ,\send_divcnt_reg[0]_i_1_n_10 ,\send_divcnt_reg[0]_i_1_n_11 ,\send_divcnt_reg[0]_i_1_n_12 ,\send_divcnt_reg[0]_i_1_n_13 ,\send_divcnt_reg[0]_i_1_n_14 ,\send_divcnt_reg[0]_i_1_n_15 }),
        .S({send_divcnt_reg[7:1],\send_divcnt[0]_i_2_n_0 }));
  FDRE \send_divcnt_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_13 ),
        .Q(send_divcnt_reg[10]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_12 ),
        .Q(send_divcnt_reg[11]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_11 ),
        .Q(send_divcnt_reg[12]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_10 ),
        .Q(send_divcnt_reg[13]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_9 ),
        .Q(send_divcnt_reg[14]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_8 ),
        .Q(send_divcnt_reg[15]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_15 ),
        .Q(send_divcnt_reg[16]),
        .R(send_bitcnt));
  CARRY8 \send_divcnt_reg[16]_i_1 
       (.CI(\send_divcnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\send_divcnt_reg[16]_i_1_n_0 ,\send_divcnt_reg[16]_i_1_n_1 ,\send_divcnt_reg[16]_i_1_n_2 ,\send_divcnt_reg[16]_i_1_n_3 ,\send_divcnt_reg[16]_i_1_n_4 ,\send_divcnt_reg[16]_i_1_n_5 ,\send_divcnt_reg[16]_i_1_n_6 ,\send_divcnt_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\send_divcnt_reg[16]_i_1_n_8 ,\send_divcnt_reg[16]_i_1_n_9 ,\send_divcnt_reg[16]_i_1_n_10 ,\send_divcnt_reg[16]_i_1_n_11 ,\send_divcnt_reg[16]_i_1_n_12 ,\send_divcnt_reg[16]_i_1_n_13 ,\send_divcnt_reg[16]_i_1_n_14 ,\send_divcnt_reg[16]_i_1_n_15 }),
        .S(send_divcnt_reg[23:16]));
  FDRE \send_divcnt_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_14 ),
        .Q(send_divcnt_reg[17]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_13 ),
        .Q(send_divcnt_reg[18]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_12 ),
        .Q(send_divcnt_reg[19]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_14 ),
        .Q(send_divcnt_reg[1]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_11 ),
        .Q(send_divcnt_reg[20]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_10 ),
        .Q(send_divcnt_reg[21]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_9 ),
        .Q(send_divcnt_reg[22]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[16]_i_1_n_8 ),
        .Q(send_divcnt_reg[23]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_15 ),
        .Q(send_divcnt_reg[24]),
        .R(send_bitcnt));
  CARRY8 \send_divcnt_reg[24]_i_1 
       (.CI(\send_divcnt_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_send_divcnt_reg[24]_i_1_CO_UNCONNECTED [7],\send_divcnt_reg[24]_i_1_n_1 ,\send_divcnt_reg[24]_i_1_n_2 ,\send_divcnt_reg[24]_i_1_n_3 ,\send_divcnt_reg[24]_i_1_n_4 ,\send_divcnt_reg[24]_i_1_n_5 ,\send_divcnt_reg[24]_i_1_n_6 ,\send_divcnt_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\send_divcnt_reg[24]_i_1_n_8 ,\send_divcnt_reg[24]_i_1_n_9 ,\send_divcnt_reg[24]_i_1_n_10 ,\send_divcnt_reg[24]_i_1_n_11 ,\send_divcnt_reg[24]_i_1_n_12 ,\send_divcnt_reg[24]_i_1_n_13 ,\send_divcnt_reg[24]_i_1_n_14 ,\send_divcnt_reg[24]_i_1_n_15 }),
        .S(send_divcnt_reg[31:24]));
  FDRE \send_divcnt_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_14 ),
        .Q(send_divcnt_reg[25]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_13 ),
        .Q(send_divcnt_reg[26]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_12 ),
        .Q(send_divcnt_reg[27]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_11 ),
        .Q(send_divcnt_reg[28]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_10 ),
        .Q(send_divcnt_reg[29]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_13 ),
        .Q(send_divcnt_reg[2]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_9 ),
        .Q(send_divcnt_reg[30]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[24]_i_1_n_8 ),
        .Q(send_divcnt_reg[31]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_12 ),
        .Q(send_divcnt_reg[3]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_11 ),
        .Q(send_divcnt_reg[4]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_10 ),
        .Q(send_divcnt_reg[5]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_9 ),
        .Q(send_divcnt_reg[6]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[0]_i_1_n_8 ),
        .Q(send_divcnt_reg[7]),
        .R(send_bitcnt));
  FDRE \send_divcnt_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_15 ),
        .Q(send_divcnt_reg[8]),
        .R(send_bitcnt));
  CARRY8 \send_divcnt_reg[8]_i_1 
       (.CI(\send_divcnt_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\send_divcnt_reg[8]_i_1_n_0 ,\send_divcnt_reg[8]_i_1_n_1 ,\send_divcnt_reg[8]_i_1_n_2 ,\send_divcnt_reg[8]_i_1_n_3 ,\send_divcnt_reg[8]_i_1_n_4 ,\send_divcnt_reg[8]_i_1_n_5 ,\send_divcnt_reg[8]_i_1_n_6 ,\send_divcnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\send_divcnt_reg[8]_i_1_n_8 ,\send_divcnt_reg[8]_i_1_n_9 ,\send_divcnt_reg[8]_i_1_n_10 ,\send_divcnt_reg[8]_i_1_n_11 ,\send_divcnt_reg[8]_i_1_n_12 ,\send_divcnt_reg[8]_i_1_n_13 ,\send_divcnt_reg[8]_i_1_n_14 ,\send_divcnt_reg[8]_i_1_n_15 }),
        .S(send_divcnt_reg[15:8]));
  FDRE \send_divcnt_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\send_divcnt_reg[8]_i_1_n_14 ),
        .Q(send_divcnt_reg[9]),
        .R(send_bitcnt));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEE2)) 
    send_dummy_i_1
       (.I0(send_dummy_reg_1),
        .I1(send_dummy_reg_0),
        .I2(\send_bitcnt_reg_n_0_[2] ),
        .I3(\send_bitcnt_reg_n_0_[0] ),
        .I4(\send_bitcnt_reg_n_0_[1] ),
        .I5(\send_bitcnt_reg[3]_0 ),
        .O(send_dummy_i_1_n_0));
  FDSE send_dummy_reg
       (.C(clk),
        .CE(1'b1),
        .D(send_dummy_i_1_n_0),
        .Q(send_dummy_reg_0),
        .S(SS));
  LUT5 #(
    .INIT(32'hDFFFDF5F)) 
    \send_pattern[0]_i_1 
       (.I0(\send_divcnt_reg[31]_0 ),
        .I1(\send_pattern_reg[0]_i_4_n_0 ),
        .I2(\send_bitcnt_reg[1]_0 ),
        .I3(\send_bitcnt_reg[2]_0 ),
        .I4(send_dummy_reg_0),
        .O(send_bitcnt));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_10 
       (.I0(send_divcnt_reg[27]),
        .I1(Q[27]),
        .I2(send_divcnt_reg[26]),
        .I3(Q[26]),
        .O(\send_pattern[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_11 
       (.I0(send_divcnt_reg[25]),
        .I1(Q[25]),
        .I2(send_divcnt_reg[24]),
        .I3(Q[24]),
        .O(\send_pattern[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_12 
       (.I0(send_divcnt_reg[23]),
        .I1(Q[23]),
        .I2(send_divcnt_reg[22]),
        .I3(Q[22]),
        .O(\send_pattern[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_13 
       (.I0(send_divcnt_reg[21]),
        .I1(Q[21]),
        .I2(send_divcnt_reg[20]),
        .I3(Q[20]),
        .O(\send_pattern[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_14 
       (.I0(send_divcnt_reg[19]),
        .I1(Q[19]),
        .I2(send_divcnt_reg[18]),
        .I3(Q[18]),
        .O(\send_pattern[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_15 
       (.I0(send_divcnt_reg[17]),
        .I1(Q[17]),
        .I2(send_divcnt_reg[16]),
        .I3(Q[16]),
        .O(\send_pattern[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_16 
       (.I0(Q[31]),
        .I1(send_divcnt_reg[31]),
        .I2(Q[30]),
        .I3(send_divcnt_reg[30]),
        .O(\send_pattern[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_17 
       (.I0(Q[29]),
        .I1(send_divcnt_reg[29]),
        .I2(Q[28]),
        .I3(send_divcnt_reg[28]),
        .O(\send_pattern[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_18 
       (.I0(Q[27]),
        .I1(send_divcnt_reg[27]),
        .I2(Q[26]),
        .I3(send_divcnt_reg[26]),
        .O(\send_pattern[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_19 
       (.I0(Q[25]),
        .I1(send_divcnt_reg[25]),
        .I2(Q[24]),
        .I3(send_divcnt_reg[24]),
        .O(\send_pattern[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \send_pattern[0]_i_2 
       (.I0(\send_pattern_reg_n_0_[1] ),
        .I1(\send_divcnt_reg[31]_0 ),
        .I2(\send_pattern[0]_i_6_n_0 ),
        .O(send_pattern[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_20 
       (.I0(Q[23]),
        .I1(send_divcnt_reg[23]),
        .I2(Q[22]),
        .I3(send_divcnt_reg[22]),
        .O(\send_pattern[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_21 
       (.I0(Q[21]),
        .I1(send_divcnt_reg[21]),
        .I2(Q[20]),
        .I3(send_divcnt_reg[20]),
        .O(\send_pattern[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_22 
       (.I0(Q[19]),
        .I1(send_divcnt_reg[19]),
        .I2(Q[18]),
        .I3(send_divcnt_reg[18]),
        .O(\send_pattern[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_23 
       (.I0(Q[17]),
        .I1(send_divcnt_reg[17]),
        .I2(Q[16]),
        .I3(send_divcnt_reg[16]),
        .O(\send_pattern[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_24 
       (.I0(send_divcnt_reg[15]),
        .I1(Q[15]),
        .I2(send_divcnt_reg[14]),
        .I3(Q[14]),
        .O(\send_pattern[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_25 
       (.I0(send_divcnt_reg[13]),
        .I1(Q[13]),
        .I2(send_divcnt_reg[12]),
        .I3(Q[12]),
        .O(\send_pattern[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_26 
       (.I0(send_divcnt_reg[11]),
        .I1(Q[11]),
        .I2(send_divcnt_reg[10]),
        .I3(Q[10]),
        .O(\send_pattern[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_27 
       (.I0(send_divcnt_reg[9]),
        .I1(Q[9]),
        .I2(send_divcnt_reg[8]),
        .I3(Q[8]),
        .O(\send_pattern[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_28 
       (.I0(send_divcnt_reg[7]),
        .I1(Q[7]),
        .I2(send_divcnt_reg[6]),
        .I3(Q[6]),
        .O(\send_pattern[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_29 
       (.I0(send_divcnt_reg[5]),
        .I1(Q[5]),
        .I2(send_divcnt_reg[4]),
        .I3(Q[4]),
        .O(\send_pattern[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_30 
       (.I0(send_divcnt_reg[3]),
        .I1(Q[3]),
        .I2(send_divcnt_reg[2]),
        .I3(Q[2]),
        .O(\send_pattern[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_31 
       (.I0(send_divcnt_reg[1]),
        .I1(Q[1]),
        .I2(send_divcnt_reg[0]),
        .I3(Q[0]),
        .O(\send_pattern[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_32 
       (.I0(Q[15]),
        .I1(send_divcnt_reg[15]),
        .I2(Q[14]),
        .I3(send_divcnt_reg[14]),
        .O(\send_pattern[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_33 
       (.I0(Q[13]),
        .I1(send_divcnt_reg[13]),
        .I2(Q[12]),
        .I3(send_divcnt_reg[12]),
        .O(\send_pattern[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_34 
       (.I0(Q[11]),
        .I1(send_divcnt_reg[11]),
        .I2(Q[10]),
        .I3(send_divcnt_reg[10]),
        .O(\send_pattern[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_35 
       (.I0(Q[9]),
        .I1(send_divcnt_reg[9]),
        .I2(Q[8]),
        .I3(send_divcnt_reg[8]),
        .O(\send_pattern[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_36 
       (.I0(Q[7]),
        .I1(send_divcnt_reg[7]),
        .I2(Q[6]),
        .I3(send_divcnt_reg[6]),
        .O(\send_pattern[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_37 
       (.I0(Q[5]),
        .I1(send_divcnt_reg[5]),
        .I2(Q[4]),
        .I3(send_divcnt_reg[4]),
        .O(\send_pattern[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_38 
       (.I0(Q[3]),
        .I1(send_divcnt_reg[3]),
        .I2(Q[2]),
        .I3(send_divcnt_reg[2]),
        .O(\send_pattern[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \send_pattern[0]_i_39 
       (.I0(Q[1]),
        .I1(send_divcnt_reg[1]),
        .I2(Q[0]),
        .I3(send_divcnt_reg[0]),
        .O(\send_pattern[0]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \send_pattern[0]_i_5 
       (.I0(\send_bitcnt_reg_n_0_[2] ),
        .I1(\send_bitcnt_reg_n_0_[0] ),
        .I2(\send_bitcnt_reg_n_0_[1] ),
        .I3(\send_bitcnt_reg[3]_0 ),
        .O(\send_bitcnt_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFF)) 
    \send_pattern[0]_i_6 
       (.I0(send_dummy_reg_0),
        .I1(\send_bitcnt_reg_n_0_[2] ),
        .I2(\send_bitcnt_reg_n_0_[0] ),
        .I3(\send_bitcnt_reg_n_0_[1] ),
        .I4(\send_bitcnt_reg[3]_0 ),
        .I5(\send_bitcnt_reg[1]_0 ),
        .O(\send_pattern[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_8 
       (.I0(send_divcnt_reg[31]),
        .I1(Q[31]),
        .I2(send_divcnt_reg[30]),
        .I3(Q[30]),
        .O(\send_pattern[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \send_pattern[0]_i_9 
       (.I0(send_divcnt_reg[29]),
        .I1(Q[29]),
        .I2(send_divcnt_reg[28]),
        .I3(Q[28]),
        .O(\send_pattern[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[1]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[2] ),
        .I2(\send_divcnt_reg[31]_0 ),
        .I3(\cfg_divider_reg[31]_0 [0]),
        .O(send_pattern[1]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[2]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[3] ),
        .I2(\send_divcnt_reg[31]_0 ),
        .I3(\cfg_divider_reg[31]_0 [1]),
        .O(send_pattern[2]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[3]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[4] ),
        .I2(\send_divcnt_reg[31]_0 ),
        .I3(\cfg_divider_reg[31]_0 [2]),
        .O(send_pattern[3]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[4]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[5] ),
        .I2(\send_divcnt_reg[31]_0 ),
        .I3(\cfg_divider_reg[31]_0 [3]),
        .O(send_pattern[4]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[5]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[6] ),
        .I2(\send_divcnt_reg[31]_0 ),
        .I3(\cfg_divider_reg[31]_0 [4]),
        .O(send_pattern[5]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[6]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[7] ),
        .I2(\send_divcnt_reg[31]_0 ),
        .I3(\cfg_divider_reg[31]_0 [5]),
        .O(send_pattern[6]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    \send_pattern[7]_i_1 
       (.I0(\send_pattern[0]_i_6_n_0 ),
        .I1(\send_pattern_reg_n_0_[8] ),
        .I2(\send_divcnt_reg[31]_0 ),
        .I3(\cfg_divider_reg[31]_0 [6]),
        .O(send_pattern[7]));
  FDRE \send_pattern_reg[0] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[0]),
        .Q(ser_tx),
        .R(1'b0));
  CARRY8 \send_pattern_reg[0]_i_4 
       (.CI(\send_pattern_reg[0]_i_7_n_0 ),
        .CI_TOP(1'b0),
        .CO({\send_pattern_reg[0]_i_4_n_0 ,\send_pattern_reg[0]_i_4_n_1 ,\send_pattern_reg[0]_i_4_n_2 ,\send_pattern_reg[0]_i_4_n_3 ,\send_pattern_reg[0]_i_4_n_4 ,\send_pattern_reg[0]_i_4_n_5 ,\send_pattern_reg[0]_i_4_n_6 ,\send_pattern_reg[0]_i_4_n_7 }),
        .DI({\send_pattern[0]_i_8_n_0 ,\send_pattern[0]_i_9_n_0 ,\send_pattern[0]_i_10_n_0 ,\send_pattern[0]_i_11_n_0 ,\send_pattern[0]_i_12_n_0 ,\send_pattern[0]_i_13_n_0 ,\send_pattern[0]_i_14_n_0 ,\send_pattern[0]_i_15_n_0 }),
        .O(\NLW_send_pattern_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({\send_pattern[0]_i_16_n_0 ,\send_pattern[0]_i_17_n_0 ,\send_pattern[0]_i_18_n_0 ,\send_pattern[0]_i_19_n_0 ,\send_pattern[0]_i_20_n_0 ,\send_pattern[0]_i_21_n_0 ,\send_pattern[0]_i_22_n_0 ,\send_pattern[0]_i_23_n_0 }));
  CARRY8 \send_pattern_reg[0]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\send_pattern_reg[0]_i_7_n_0 ,\send_pattern_reg[0]_i_7_n_1 ,\send_pattern_reg[0]_i_7_n_2 ,\send_pattern_reg[0]_i_7_n_3 ,\send_pattern_reg[0]_i_7_n_4 ,\send_pattern_reg[0]_i_7_n_5 ,\send_pattern_reg[0]_i_7_n_6 ,\send_pattern_reg[0]_i_7_n_7 }),
        .DI({\send_pattern[0]_i_24_n_0 ,\send_pattern[0]_i_25_n_0 ,\send_pattern[0]_i_26_n_0 ,\send_pattern[0]_i_27_n_0 ,\send_pattern[0]_i_28_n_0 ,\send_pattern[0]_i_29_n_0 ,\send_pattern[0]_i_30_n_0 ,\send_pattern[0]_i_31_n_0 }),
        .O(\NLW_send_pattern_reg[0]_i_7_O_UNCONNECTED [7:0]),
        .S({\send_pattern[0]_i_32_n_0 ,\send_pattern[0]_i_33_n_0 ,\send_pattern[0]_i_34_n_0 ,\send_pattern[0]_i_35_n_0 ,\send_pattern[0]_i_36_n_0 ,\send_pattern[0]_i_37_n_0 ,\send_pattern[0]_i_38_n_0 ,\send_pattern[0]_i_39_n_0 }));
  FDRE \send_pattern_reg[1] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[1]),
        .Q(\send_pattern_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \send_pattern_reg[2] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[2]),
        .Q(\send_pattern_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \send_pattern_reg[3] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[3]),
        .Q(\send_pattern_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \send_pattern_reg[4] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[4]),
        .Q(\send_pattern_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \send_pattern_reg[5] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[5]),
        .Q(\send_pattern_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \send_pattern_reg[6] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[6]),
        .Q(\send_pattern_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \send_pattern_reg[7] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(send_pattern[7]),
        .Q(\send_pattern_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \send_pattern_reg[8] 
       (.C(clk),
        .CE(send_bitcnt),
        .D(D),
        .Q(\send_pattern_reg_n_0_[8] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "zcu104" *) 
module design_1_zcu104_0_0_zcu104
   (reset_riscv,
    ser_tx,
    s00_axi_awready,
    s00_axi_wready,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    Q,
    o_write_message,
    ledr_n,
    ledg_n,
    o_write_ack,
    clk,
    ser_rx,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wstrb,
    s00_axi_arvalid,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready,
    i_read_ack,
    i_read_message);
  output reset_riscv;
  output ser_tx;
  output s00_axi_awready;
  output s00_axi_wready;
  output s00_axi_arready;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  output [4:0]Q;
  output [31:0]o_write_message;
  output ledr_n;
  output ledg_n;
  output o_write_ack;
  input clk;
  input ser_rx;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;
  input i_read_ack;
  input [30:0]i_read_message;

  wire [4:0]Q;
  wire clk;
  wire \gpio_reg_n_0_[0] ;
  wire \gpio_reg_n_0_[10] ;
  wire \gpio_reg_n_0_[11] ;
  wire \gpio_reg_n_0_[12] ;
  wire \gpio_reg_n_0_[13] ;
  wire \gpio_reg_n_0_[14] ;
  wire \gpio_reg_n_0_[15] ;
  wire \gpio_reg_n_0_[16] ;
  wire \gpio_reg_n_0_[17] ;
  wire \gpio_reg_n_0_[18] ;
  wire \gpio_reg_n_0_[19] ;
  wire \gpio_reg_n_0_[20] ;
  wire \gpio_reg_n_0_[21] ;
  wire \gpio_reg_n_0_[22] ;
  wire \gpio_reg_n_0_[23] ;
  wire \gpio_reg_n_0_[24] ;
  wire \gpio_reg_n_0_[25] ;
  wire \gpio_reg_n_0_[26] ;
  wire \gpio_reg_n_0_[27] ;
  wire \gpio_reg_n_0_[28] ;
  wire \gpio_reg_n_0_[29] ;
  wire \gpio_reg_n_0_[30] ;
  wire \gpio_reg_n_0_[31] ;
  wire \gpio_reg_n_0_[6] ;
  wire \gpio_reg_n_0_[7] ;
  wire \gpio_reg_n_0_[8] ;
  wire \gpio_reg_n_0_[9] ;
  wire i_read_ack;
  wire [30:0]i_read_message;
  wire iomem_rdata;
  wire \iomem_rdata_reg_n_0_[0] ;
  wire \iomem_rdata_reg_n_0_[10] ;
  wire \iomem_rdata_reg_n_0_[11] ;
  wire \iomem_rdata_reg_n_0_[12] ;
  wire \iomem_rdata_reg_n_0_[13] ;
  wire \iomem_rdata_reg_n_0_[14] ;
  wire \iomem_rdata_reg_n_0_[15] ;
  wire \iomem_rdata_reg_n_0_[16] ;
  wire \iomem_rdata_reg_n_0_[17] ;
  wire \iomem_rdata_reg_n_0_[18] ;
  wire \iomem_rdata_reg_n_0_[19] ;
  wire \iomem_rdata_reg_n_0_[1] ;
  wire \iomem_rdata_reg_n_0_[20] ;
  wire \iomem_rdata_reg_n_0_[21] ;
  wire \iomem_rdata_reg_n_0_[22] ;
  wire \iomem_rdata_reg_n_0_[23] ;
  wire \iomem_rdata_reg_n_0_[24] ;
  wire \iomem_rdata_reg_n_0_[25] ;
  wire \iomem_rdata_reg_n_0_[26] ;
  wire \iomem_rdata_reg_n_0_[27] ;
  wire \iomem_rdata_reg_n_0_[28] ;
  wire \iomem_rdata_reg_n_0_[29] ;
  wire \iomem_rdata_reg_n_0_[2] ;
  wire \iomem_rdata_reg_n_0_[30] ;
  wire \iomem_rdata_reg_n_0_[31] ;
  wire \iomem_rdata_reg_n_0_[3] ;
  wire \iomem_rdata_reg_n_0_[4] ;
  wire \iomem_rdata_reg_n_0_[5] ;
  wire \iomem_rdata_reg_n_0_[6] ;
  wire \iomem_rdata_reg_n_0_[7] ;
  wire \iomem_rdata_reg_n_0_[8] ;
  wire \iomem_rdata_reg_n_0_[9] ;
  wire iomem_ready_reg_n_0;
  wire [31:0]iomem_wdata;
  wire ledg_n;
  wire ledr_n;
  wire o_write_ack;
  wire [31:0]o_write_message;
  wire [27:1]p_1_in;
  wire reset_riscv;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire ser_rx;
  wire ser_tx;
  wire \simpleuart/p_0_in ;
  wire soc_n_32;
  wire soc_n_33;
  wire soc_n_34;
  wire soc_n_35;
  wire soc_n_37;
  wire soc_n_38;
  wire soc_n_39;
  wire soc_n_40;
  wire soc_n_41;
  wire soc_n_42;
  wire soc_n_43;
  wire soc_n_44;
  wire soc_n_45;
  wire soc_n_46;
  wire soc_n_47;
  wire soc_n_48;
  wire soc_n_49;
  wire soc_n_50;
  wire soc_n_51;
  wire soc_n_52;
  wire soc_n_53;
  wire soc_n_54;
  wire soc_n_55;
  wire soc_n_56;
  wire soc_n_57;
  wire soc_n_58;
  wire soc_n_59;
  wire soc_n_60;
  wire soc_n_61;
  wire soc_n_62;
  wire soc_n_63;
  wire soc_n_64;
  wire soc_n_65;
  wire soc_n_66;
  wire soc_n_67;
  wire soc_n_68;
  wire soc_n_74;
  wire soc_n_75;

  FDRE \gpio_reg[0] 
       (.C(clk),
        .CE(p_1_in[1]),
        .D(iomem_wdata[0]),
        .Q(\gpio_reg_n_0_[0] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[10] 
       (.C(clk),
        .CE(p_1_in[11]),
        .D(iomem_wdata[10]),
        .Q(\gpio_reg_n_0_[10] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[11] 
       (.C(clk),
        .CE(p_1_in[11]),
        .D(iomem_wdata[11]),
        .Q(\gpio_reg_n_0_[11] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[12] 
       (.C(clk),
        .CE(p_1_in[11]),
        .D(iomem_wdata[12]),
        .Q(\gpio_reg_n_0_[12] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[13] 
       (.C(clk),
        .CE(p_1_in[11]),
        .D(iomem_wdata[13]),
        .Q(\gpio_reg_n_0_[13] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[14] 
       (.C(clk),
        .CE(p_1_in[11]),
        .D(iomem_wdata[14]),
        .Q(\gpio_reg_n_0_[14] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[15] 
       (.C(clk),
        .CE(p_1_in[11]),
        .D(iomem_wdata[15]),
        .Q(\gpio_reg_n_0_[15] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[16] 
       (.C(clk),
        .CE(p_1_in[19]),
        .D(iomem_wdata[16]),
        .Q(\gpio_reg_n_0_[16] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[17] 
       (.C(clk),
        .CE(p_1_in[19]),
        .D(iomem_wdata[17]),
        .Q(\gpio_reg_n_0_[17] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[18] 
       (.C(clk),
        .CE(p_1_in[19]),
        .D(iomem_wdata[18]),
        .Q(\gpio_reg_n_0_[18] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[19] 
       (.C(clk),
        .CE(p_1_in[19]),
        .D(iomem_wdata[19]),
        .Q(\gpio_reg_n_0_[19] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[1] 
       (.C(clk),
        .CE(p_1_in[1]),
        .D(iomem_wdata[1]),
        .Q(Q[0]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[20] 
       (.C(clk),
        .CE(p_1_in[19]),
        .D(iomem_wdata[20]),
        .Q(\gpio_reg_n_0_[20] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[21] 
       (.C(clk),
        .CE(p_1_in[19]),
        .D(iomem_wdata[21]),
        .Q(\gpio_reg_n_0_[21] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[22] 
       (.C(clk),
        .CE(p_1_in[19]),
        .D(iomem_wdata[22]),
        .Q(\gpio_reg_n_0_[22] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[23] 
       (.C(clk),
        .CE(p_1_in[19]),
        .D(iomem_wdata[23]),
        .Q(\gpio_reg_n_0_[23] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[24] 
       (.C(clk),
        .CE(p_1_in[27]),
        .D(iomem_wdata[24]),
        .Q(\gpio_reg_n_0_[24] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[25] 
       (.C(clk),
        .CE(p_1_in[27]),
        .D(iomem_wdata[25]),
        .Q(\gpio_reg_n_0_[25] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[26] 
       (.C(clk),
        .CE(p_1_in[27]),
        .D(iomem_wdata[26]),
        .Q(\gpio_reg_n_0_[26] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[27] 
       (.C(clk),
        .CE(p_1_in[27]),
        .D(iomem_wdata[27]),
        .Q(\gpio_reg_n_0_[27] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[28] 
       (.C(clk),
        .CE(p_1_in[27]),
        .D(iomem_wdata[28]),
        .Q(\gpio_reg_n_0_[28] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[29] 
       (.C(clk),
        .CE(p_1_in[27]),
        .D(iomem_wdata[29]),
        .Q(\gpio_reg_n_0_[29] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[2] 
       (.C(clk),
        .CE(p_1_in[1]),
        .D(iomem_wdata[2]),
        .Q(Q[1]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[30] 
       (.C(clk),
        .CE(p_1_in[27]),
        .D(iomem_wdata[30]),
        .Q(\gpio_reg_n_0_[30] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[31] 
       (.C(clk),
        .CE(p_1_in[27]),
        .D(iomem_wdata[31]),
        .Q(\gpio_reg_n_0_[31] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[3] 
       (.C(clk),
        .CE(p_1_in[1]),
        .D(iomem_wdata[3]),
        .Q(Q[2]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[4] 
       (.C(clk),
        .CE(p_1_in[1]),
        .D(iomem_wdata[4]),
        .Q(Q[3]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[5] 
       (.C(clk),
        .CE(p_1_in[1]),
        .D(iomem_wdata[5]),
        .Q(Q[4]),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[6] 
       (.C(clk),
        .CE(p_1_in[1]),
        .D(iomem_wdata[6]),
        .Q(\gpio_reg_n_0_[6] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[7] 
       (.C(clk),
        .CE(p_1_in[1]),
        .D(iomem_wdata[7]),
        .Q(\gpio_reg_n_0_[7] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[8] 
       (.C(clk),
        .CE(p_1_in[11]),
        .D(iomem_wdata[8]),
        .Q(\gpio_reg_n_0_[8] ),
        .R(\simpleuart/p_0_in ));
  FDRE \gpio_reg[9] 
       (.C(clk),
        .CE(p_1_in[11]),
        .D(iomem_wdata[9]),
        .Q(\gpio_reg_n_0_[9] ),
        .R(\simpleuart/p_0_in ));
  FDRE \iomem_rdata_reg[0] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_68),
        .Q(\iomem_rdata_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[10] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_58),
        .Q(\iomem_rdata_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[11] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_57),
        .Q(\iomem_rdata_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[12] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_56),
        .Q(\iomem_rdata_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[13] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_55),
        .Q(\iomem_rdata_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[14] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_54),
        .Q(\iomem_rdata_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[15] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_53),
        .Q(\iomem_rdata_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[16] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_52),
        .Q(\iomem_rdata_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[17] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_51),
        .Q(\iomem_rdata_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[18] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_50),
        .Q(\iomem_rdata_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[19] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_49),
        .Q(\iomem_rdata_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[1] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_67),
        .Q(\iomem_rdata_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[20] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_48),
        .Q(\iomem_rdata_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[21] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_47),
        .Q(\iomem_rdata_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[22] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_46),
        .Q(\iomem_rdata_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[23] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_45),
        .Q(\iomem_rdata_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[24] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_44),
        .Q(\iomem_rdata_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[25] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_43),
        .Q(\iomem_rdata_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[26] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_42),
        .Q(\iomem_rdata_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[27] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_41),
        .Q(\iomem_rdata_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[28] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_40),
        .Q(\iomem_rdata_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[29] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_39),
        .Q(\iomem_rdata_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[2] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_66),
        .Q(\iomem_rdata_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[30] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_38),
        .Q(\iomem_rdata_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[31] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_37),
        .Q(\iomem_rdata_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[3] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_65),
        .Q(\iomem_rdata_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[4] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_64),
        .Q(\iomem_rdata_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[5] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_63),
        .Q(\iomem_rdata_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[6] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_62),
        .Q(\iomem_rdata_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[7] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_61),
        .Q(\iomem_rdata_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[8] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_60),
        .Q(\iomem_rdata_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \iomem_rdata_reg[9] 
       (.C(clk),
        .CE(iomem_rdata),
        .D(soc_n_59),
        .Q(\iomem_rdata_reg_n_0_[9] ),
        .R(1'b0));
  FDRE iomem_ready_reg
       (.C(clk),
        .CE(1'b1),
        .D(soc_n_74),
        .Q(iomem_ready_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ledg_n_INST_0
       (.I0(\gpio_reg_n_0_[7] ),
        .O(ledg_n));
  LUT1 #(
    .INIT(2'h1)) 
    ledr_n_INST_0
       (.I0(\gpio_reg_n_0_[6] ),
        .O(ledr_n));
  FDRE o_write_ack_reg
       (.C(clk),
        .CE(1'b1),
        .D(soc_n_75),
        .Q(o_write_ack),
        .R(1'b0));
  FDRE \o_write_message_reg[0] 
       (.C(clk),
        .CE(soc_n_35),
        .D(i_read_ack),
        .Q(o_write_message[0]),
        .R(1'b0));
  FDRE \o_write_message_reg[10] 
       (.C(clk),
        .CE(soc_n_34),
        .D(iomem_wdata[10]),
        .Q(o_write_message[10]),
        .R(1'b0));
  FDRE \o_write_message_reg[11] 
       (.C(clk),
        .CE(soc_n_34),
        .D(iomem_wdata[11]),
        .Q(o_write_message[11]),
        .R(1'b0));
  FDRE \o_write_message_reg[12] 
       (.C(clk),
        .CE(soc_n_34),
        .D(iomem_wdata[12]),
        .Q(o_write_message[12]),
        .R(1'b0));
  FDRE \o_write_message_reg[13] 
       (.C(clk),
        .CE(soc_n_34),
        .D(iomem_wdata[13]),
        .Q(o_write_message[13]),
        .R(1'b0));
  FDRE \o_write_message_reg[14] 
       (.C(clk),
        .CE(soc_n_34),
        .D(iomem_wdata[14]),
        .Q(o_write_message[14]),
        .R(1'b0));
  FDRE \o_write_message_reg[15] 
       (.C(clk),
        .CE(soc_n_34),
        .D(iomem_wdata[15]),
        .Q(o_write_message[15]),
        .R(1'b0));
  FDRE \o_write_message_reg[16] 
       (.C(clk),
        .CE(soc_n_33),
        .D(iomem_wdata[16]),
        .Q(o_write_message[16]),
        .R(1'b0));
  FDRE \o_write_message_reg[17] 
       (.C(clk),
        .CE(soc_n_33),
        .D(iomem_wdata[17]),
        .Q(o_write_message[17]),
        .R(1'b0));
  FDRE \o_write_message_reg[18] 
       (.C(clk),
        .CE(soc_n_33),
        .D(iomem_wdata[18]),
        .Q(o_write_message[18]),
        .R(1'b0));
  FDRE \o_write_message_reg[19] 
       (.C(clk),
        .CE(soc_n_33),
        .D(iomem_wdata[19]),
        .Q(o_write_message[19]),
        .R(1'b0));
  FDRE \o_write_message_reg[1] 
       (.C(clk),
        .CE(soc_n_35),
        .D(iomem_wdata[1]),
        .Q(o_write_message[1]),
        .R(1'b0));
  FDRE \o_write_message_reg[20] 
       (.C(clk),
        .CE(soc_n_33),
        .D(iomem_wdata[20]),
        .Q(o_write_message[20]),
        .R(1'b0));
  FDRE \o_write_message_reg[21] 
       (.C(clk),
        .CE(soc_n_33),
        .D(iomem_wdata[21]),
        .Q(o_write_message[21]),
        .R(1'b0));
  FDRE \o_write_message_reg[22] 
       (.C(clk),
        .CE(soc_n_33),
        .D(iomem_wdata[22]),
        .Q(o_write_message[22]),
        .R(1'b0));
  FDRE \o_write_message_reg[23] 
       (.C(clk),
        .CE(soc_n_33),
        .D(iomem_wdata[23]),
        .Q(o_write_message[23]),
        .R(1'b0));
  FDRE \o_write_message_reg[24] 
       (.C(clk),
        .CE(soc_n_32),
        .D(iomem_wdata[24]),
        .Q(o_write_message[24]),
        .R(1'b0));
  FDRE \o_write_message_reg[25] 
       (.C(clk),
        .CE(soc_n_32),
        .D(iomem_wdata[25]),
        .Q(o_write_message[25]),
        .R(1'b0));
  FDRE \o_write_message_reg[26] 
       (.C(clk),
        .CE(soc_n_32),
        .D(iomem_wdata[26]),
        .Q(o_write_message[26]),
        .R(1'b0));
  FDRE \o_write_message_reg[27] 
       (.C(clk),
        .CE(soc_n_32),
        .D(iomem_wdata[27]),
        .Q(o_write_message[27]),
        .R(1'b0));
  FDRE \o_write_message_reg[28] 
       (.C(clk),
        .CE(soc_n_32),
        .D(iomem_wdata[28]),
        .Q(o_write_message[28]),
        .R(1'b0));
  FDRE \o_write_message_reg[29] 
       (.C(clk),
        .CE(soc_n_32),
        .D(iomem_wdata[29]),
        .Q(o_write_message[29]),
        .R(1'b0));
  FDRE \o_write_message_reg[2] 
       (.C(clk),
        .CE(soc_n_35),
        .D(iomem_wdata[2]),
        .Q(o_write_message[2]),
        .R(1'b0));
  FDRE \o_write_message_reg[30] 
       (.C(clk),
        .CE(soc_n_32),
        .D(iomem_wdata[30]),
        .Q(o_write_message[30]),
        .R(1'b0));
  FDRE \o_write_message_reg[31] 
       (.C(clk),
        .CE(soc_n_32),
        .D(iomem_wdata[31]),
        .Q(o_write_message[31]),
        .R(1'b0));
  FDRE \o_write_message_reg[3] 
       (.C(clk),
        .CE(soc_n_35),
        .D(iomem_wdata[3]),
        .Q(o_write_message[3]),
        .R(1'b0));
  FDRE \o_write_message_reg[4] 
       (.C(clk),
        .CE(soc_n_35),
        .D(iomem_wdata[4]),
        .Q(o_write_message[4]),
        .R(1'b0));
  FDRE \o_write_message_reg[5] 
       (.C(clk),
        .CE(soc_n_35),
        .D(iomem_wdata[5]),
        .Q(o_write_message[5]),
        .R(1'b0));
  FDRE \o_write_message_reg[6] 
       (.C(clk),
        .CE(soc_n_35),
        .D(iomem_wdata[6]),
        .Q(o_write_message[6]),
        .R(1'b0));
  FDRE \o_write_message_reg[7] 
       (.C(clk),
        .CE(soc_n_35),
        .D(iomem_wdata[7]),
        .Q(o_write_message[7]),
        .R(1'b0));
  FDRE \o_write_message_reg[8] 
       (.C(clk),
        .CE(soc_n_34),
        .D(iomem_wdata[8]),
        .Q(o_write_message[8]),
        .R(1'b0));
  FDRE \o_write_message_reg[9] 
       (.C(clk),
        .CE(soc_n_34),
        .D(iomem_wdata[9]),
        .Q(o_write_message[9]),
        .R(1'b0));
  design_1_zcu104_0_0_picosoc soc
       (.D({soc_n_37,soc_n_38,soc_n_39,soc_n_40,soc_n_41,soc_n_42,soc_n_43,soc_n_44,soc_n_45,soc_n_46,soc_n_47,soc_n_48,soc_n_49,soc_n_50,soc_n_51,soc_n_52,soc_n_53,soc_n_54,soc_n_55,soc_n_56,soc_n_57,soc_n_58,soc_n_59,soc_n_60,soc_n_61,soc_n_62,soc_n_63,soc_n_64,soc_n_65,soc_n_66,soc_n_67,soc_n_68}),
        .E({soc_n_32,soc_n_33,soc_n_34,soc_n_35}),
        .Q(iomem_wdata),
        .SR(\simpleuart/p_0_in ),
        .S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .clk(clk),
        .i_read_ack(i_read_ack),
        .i_read_message(i_read_message),
        .\iomem_rdata_reg[31] ({\gpio_reg_n_0_[31] ,\gpio_reg_n_0_[30] ,\gpio_reg_n_0_[29] ,\gpio_reg_n_0_[28] ,\gpio_reg_n_0_[27] ,\gpio_reg_n_0_[26] ,\gpio_reg_n_0_[25] ,\gpio_reg_n_0_[24] ,\gpio_reg_n_0_[23] ,\gpio_reg_n_0_[22] ,\gpio_reg_n_0_[21] ,\gpio_reg_n_0_[20] ,\gpio_reg_n_0_[19] ,\gpio_reg_n_0_[18] ,\gpio_reg_n_0_[17] ,\gpio_reg_n_0_[16] ,\gpio_reg_n_0_[15] ,\gpio_reg_n_0_[14] ,\gpio_reg_n_0_[13] ,\gpio_reg_n_0_[12] ,\gpio_reg_n_0_[11] ,\gpio_reg_n_0_[10] ,\gpio_reg_n_0_[9] ,\gpio_reg_n_0_[8] ,\gpio_reg_n_0_[7] ,\gpio_reg_n_0_[6] ,Q,\gpio_reg_n_0_[0] }),
        .iomem_ready_reg(soc_n_74),
        .iomem_ready_reg_0(iomem_ready_reg_n_0),
        .\mem_rdata_q_reg[31] ({\iomem_rdata_reg_n_0_[31] ,\iomem_rdata_reg_n_0_[30] ,\iomem_rdata_reg_n_0_[29] ,\iomem_rdata_reg_n_0_[28] ,\iomem_rdata_reg_n_0_[27] ,\iomem_rdata_reg_n_0_[26] ,\iomem_rdata_reg_n_0_[25] ,\iomem_rdata_reg_n_0_[24] ,\iomem_rdata_reg_n_0_[23] ,\iomem_rdata_reg_n_0_[22] ,\iomem_rdata_reg_n_0_[21] ,\iomem_rdata_reg_n_0_[20] ,\iomem_rdata_reg_n_0_[19] ,\iomem_rdata_reg_n_0_[18] ,\iomem_rdata_reg_n_0_[17] ,\iomem_rdata_reg_n_0_[16] ,\iomem_rdata_reg_n_0_[15] ,\iomem_rdata_reg_n_0_[14] ,\iomem_rdata_reg_n_0_[13] ,\iomem_rdata_reg_n_0_[12] ,\iomem_rdata_reg_n_0_[11] ,\iomem_rdata_reg_n_0_[10] ,\iomem_rdata_reg_n_0_[9] ,\iomem_rdata_reg_n_0_[8] ,\iomem_rdata_reg_n_0_[7] ,\iomem_rdata_reg_n_0_[6] ,\iomem_rdata_reg_n_0_[5] ,\iomem_rdata_reg_n_0_[4] ,\iomem_rdata_reg_n_0_[3] ,\iomem_rdata_reg_n_0_[2] ,\iomem_rdata_reg_n_0_[1] ,\iomem_rdata_reg_n_0_[0] }),
        .\mem_wdata_reg[0] (soc_n_75),
        .\mem_wstrb_reg[3] ({p_1_in[27],p_1_in[19],p_1_in[11],p_1_in[1]}),
        .o_write_ack(o_write_ack),
        .o_write_message(o_write_message[31:1]),
        .reset_riscv(reset_riscv),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .ser_rx(ser_rx),
        .ser_tx(ser_tx),
        .\slv_reg3_reg[0] (iomem_rdata));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
