# Reading C:/Program Files/Modelsim/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {encoder_top_tb.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module mul_19bits
# -- Compiling module glbl
# 
# Top level modules:
# 	mul_19bits
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module best_d
# 
# Top level modules:
# 	best_d
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_8_to_1
# 
# Top level modules:
# 	fifo_8_to_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module encoder_main
# 
# Top level modules:
# 	encoder_main
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module encoder_top
# 
# Top level modules:
# 	encoder_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module encoder_top_tb
# 
# Top level modules:
# 	encoder_top_tb
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L secureip -lib work -voptargs=\"+acc\" -t 1ps work.encoder_top_tb glbl 
# ** Note: (vsim-3812) Design is being optimized...
# 
###### C:/Xilinx/ISE_13.2/ISE_DS/ISE/verilog/src/XilinxCoreLib/FIFO_GENERATOR_V8_2.v(3774): 
# ** Warning: C:/Xilinx/ISE_13.2/ISE_DS/ISE/verilog/src/XilinxCoreLib/FIFO_GENERATOR_V8_2.v(3774): (vopt-2576) [BSOB] - Bit-select into 'tmp_dout' is out of bounds.
# 
###### C:/Xilinx/ISE_13.2/ISE_DS/ISE/verilog/src/XilinxCoreLib/FIFO_GENERATOR_V8_2.v(3776): 
# ** Warning: C:/Xilinx/ISE_13.2/ISE_DS/ISE/verilog/src/XilinxCoreLib/FIFO_GENERATOR_V8_2.v(3776): (vopt-2576) [BSOB] - Bit-select into 'tmp_dout' is out of bounds.
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "encoder_main(fast)".
# 
# Loading work.encoder_top_tb(fast)
# Loading work.encoder_top(fast)
# Loading work.fifo_8_to_1(fast)
# Loading xilinxcorelib_ver.FIFO_GENERATOR_V8_2(fast)
# Loading xilinxcorelib_ver.FIFO_GENERATOR_V8_2_CONV_VER(fast)
# Loading xilinxcorelib_ver.fifo_generator_v8_2_bhv_ver_as(fast)
# Loading work.encoder_main(fast)
# Loading work.best_d(fast)
# Loading work.mul_19bits(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) encoder_top_tb.v(51): [PCDPC] - Port size (18 or 18) does not match connection size (10) for port 'cw_out'. The port definition is at: encoder_top.v(28).
# 
#         Region: /encoder_top_tb/uut
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
do wave.do
restart
# Loading work.encoder_top_tb(fast)
# Loading work.encoder_top(fast)
# Loading work.fifo_8_to_1(fast)
# Loading xilinxcorelib_ver.FIFO_GENERATOR_V8_2(fast)
# Loading xilinxcorelib_ver.FIFO_GENERATOR_V8_2_CONV_VER(fast)
# Loading xilinxcorelib_ver.fifo_generator_v8_2_bhv_ver_as(fast)
# Loading work.encoder_main(fast)
# Loading work.best_d(fast)
# Loading work.mul_19bits(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.XORCY(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.MULT_AND(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.FD(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT1(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) encoder_top_tb.v(51): [PCDPC] - Port size (18 or 18) does not match connection size (10) for port 'cw_out'. The port definition is at: encoder_top.v(28).
# 
#         Region: /encoder_top_tb/uut
run 4us
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
