// Seed: 1464422151
module module_0 ();
  assign id_1 = id_1;
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always
    forever begin : LABEL_0
      begin : LABEL_0
        id_1 = id_3;
      end
    end
  wor id_4;
  always
    id_3 <= #1  (1 - id_3#(
        .id_4(1'b0),
        .id_4(-1),
        .id_1(id_4)
    ));
  module_0 modCall_1 ();
  assign id_2 = id_3;
  wire id_5;
endmodule
