

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Tue Dec 14 00:03:10 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4620 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _ADRES	set	4035
    49  0000                     _CCPR2	set	4027
    50  0000                     _CCPR1	set	4030
    51  0000                     _TRISD	set	3989
    52  0000                     _TRISC	set	3988
    53  0000                     _PORTB	set	3969
    54  0000                     _PORTD	set	3971
    55  0000                     _PORTC	set	3970
    56  0000                     _T1CON	set	4045
    57  0000                     _PIE2bits	set	4000
    58  0000                     _CCP2CON	set	4026
    59  0000                     _T3CON	set	4017
    60  0000                     _CCP1CON	set	4029
    61  0000                     _PIE1bits	set	3997
    62  0000                     _PIR1bits	set	3998
    63  0000                     _ADCON2bits	set	4032
    64  0000                     _TRISAbits	set	3986
    65  0000                     _ADCON0bits	set	4034
    66  0000                     _ADCON1bits	set	4033
    67                           
    68                           ; #config settings
    69                           
    70                           	psect	cinit
    71  00FFBC                     __pcinit:
    72                           	callstack 0
    73  00FFBC                     start_initialization:
    74                           	callstack 0
    75  00FFBC                     __initialization:
    76                           	callstack 0
    77  00FFBC                     end_of_initialization:
    78                           	callstack 0
    79  00FFBC                     __end_of__initialization:
    80                           	callstack 0
    81  00FFBC  0100               	movlb	0
    82  00FFBE  EFE1  F07F         	goto	_main	;jump to C main() function
    83                           
    84                           	psect	cstackCOMRAM
    85  000000                     __pcstackCOMRAM:
    86                           	callstack 0
    87  000000                     
    88                           ; 1 bytes @ 0x0
    89 ;;
    90 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    91 ;;
    92 ;; *************** function _main *****************
    93 ;; Defined at:
    94 ;;		line 148 in file "question2.c"
    95 ;; Parameters:    Size  Location     Type
    96 ;;		None
    97 ;; Auto vars:     Size  Location     Type
    98 ;;		None
    99 ;; Return value:  Size  Location     Type
   100 ;;                  1    wreg      void 
   101 ;; Registers used:
   102 ;;		wreg, status,2, cstack
   103 ;; Tracked objects:
   104 ;;		On entry : 0/0
   105 ;;		On exit  : 0/0
   106 ;;		Unchanged: 0/0
   107 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   108 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   109 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   110 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   111 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   112 ;;Total ram usage:        0 bytes
   113 ;; Hardware stack levels required when called:    1
   114 ;; This function calls:
   115 ;;		_adc_init_default
   116 ;; This function is called by:
   117 ;;		Startup code after reset
   118 ;; This function uses a non-reentrant model
   119 ;;
   120                           
   121                           	psect	text0
   122  00FFC2                     __ptext0:
   123                           	callstack 0
   124  00FFC2                     _main:
   125                           	callstack 30
   126  00FFC2                     
   127                           ;question2.c: 151:     adc_init_default();
   128  00FFC2  ECEA  F07F         	call	_adc_init_default	;wreg free
   129  00FFC6                     
   130                           ;question2.c: 152:     TRISC = 0xFFu;
   131  00FFC6  6894               	setf	148,c	;volatile
   132  00FFC8                     
   133                           ;question2.c: 153:     TRISD = 0x00u;
   134  00FFC8  0E00               	movlw	0
   135  00FFCA  6E95               	movwf	149,c	;volatile
   136  00FFCC                     l110:
   137  00FFCC  EFE6  F07F         	goto	l110
   138  00FFD0  EF00  F000         	goto	start
   139  00FFD4                     __end_of_main:
   140                           	callstack 0
   141                           
   142 ;; *************** function _adc_init_default *****************
   143 ;; Defined at:
   144 ;;		line 37 in file "src/adc.c"
   145 ;; Parameters:    Size  Location     Type
   146 ;;		None
   147 ;; Auto vars:     Size  Location     Type
   148 ;;		None
   149 ;; Return value:  Size  Location     Type
   150 ;;                  1    wreg      void 
   151 ;; Registers used:
   152 ;;		wreg, status,2
   153 ;; Tracked objects:
   154 ;;		On entry : 0/0
   155 ;;		On exit  : 0/0
   156 ;;		Unchanged: 0/0
   157 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   158 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   159 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   160 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   161 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   162 ;;Total ram usage:        0 bytes
   163 ;; Hardware stack levels used:    1
   164 ;; This function calls:
   165 ;;		Nothing
   166 ;; This function is called by:
   167 ;;		_main
   168 ;; This function uses a non-reentrant model
   169 ;;
   170                           
   171                           	psect	text1
   172  00FFD4                     __ptext1:
   173                           	callstack 0
   174  00FFD4                     _adc_init_default:
   175                           	callstack 30
   176  00FFD4                     
   177                           ;src/adc.c: 40:     (ADCON1bits.PCFG = 0xA);
   178  00FFD4  50C1               	movf	193,w,c	;volatile
   179  00FFD6  0BF0               	andlw	-16
   180  00FFD8  090A               	iorlw	10
   181  00FFDA  6EC1               	movwf	193,c	;volatile
   182                           
   183                           ;src/adc.c: 41:     (ADCON0bits.CHS = 0x0u);
   184  00FFDC  0EC3               	movlw	-61
   185  00FFDE  16C2               	andwf	194,f,c	;volatile
   186  00FFE0                     
   187                           ;src/adc.c: 42:     (TRISAbits.RA0 = 1u);
   188  00FFE0  8092               	bsf	146,0,c	;volatile
   189                           
   190                           ;src/adc.c: 43:     (ADCON1bits.VCFG = 0x0);
   191  00FFE2  0ECF               	movlw	-49
   192  00FFE4  16C1               	andwf	193,f,c	;volatile
   193  00FFE6                     
   194                           ;src/adc.c: 44:     (ADCON2bits.ADFM = 1u);
   195  00FFE6  8EC0               	bsf	192,7,c	;volatile
   196                           
   197                           ;src/adc.c: 47:     (ADCON2bits.ACQT = ADC_ACQT_4TAD);
   198  00FFE8  50C0               	movf	192,w,c	;volatile
   199  00FFEA  0BC7               	andlw	-57
   200  00FFEC  0910               	iorlw	16
   201  00FFEE  6EC0               	movwf	192,c	;volatile
   202                           
   203                           ;src/adc.c: 48:     (ADCON2bits.ADCS = (ADC_CLK_FOSC64));
   204  00FFF0  50C0               	movf	192,w,c	;volatile
   205  00FFF2  0BF8               	andlw	-8
   206  00FFF4  0906               	iorlw	6
   207  00FFF6  6EC0               	movwf	192,c	;volatile
   208  00FFF8                     
   209                           ;src/adc.c: 51:     (PIR1bits.ADIF = 0u);
   210  00FFF8  9C9E               	bcf	158,6,c	;volatile
   211  00FFFA                     
   212                           ;src/adc.c: 52:     (PIE1bits.ADIE = 1u);
   213  00FFFA  8C9D               	bsf	157,6,c	;volatile
   214  00FFFC                     
   215                           ;src/adc.c: 55:     (ADCON0bits.ADON = 1u);
   216  00FFFC  80C2               	bsf	194,0,c	;volatile
   217  00FFFE  0012               	return		;funcret
   218  010000                     __end_of_adc_init_default:
   219                           	callstack 0
   220  0000                     
   221                           	psect	rparam
   222  0000                     
   223                           	psect	idloc
   224                           
   225                           ;Config register IDLOC0 @ 0x200000
   226                           ;	unspecified, using default values
   227  200000                     	org	2097152
   228  200000  FF                 	db	255
   229                           
   230                           ;Config register IDLOC1 @ 0x200001
   231                           ;	unspecified, using default values
   232  200001                     	org	2097153
   233  200001  FF                 	db	255
   234                           
   235                           ;Config register IDLOC2 @ 0x200002
   236                           ;	unspecified, using default values
   237  200002                     	org	2097154
   238  200002  FF                 	db	255
   239                           
   240                           ;Config register IDLOC3 @ 0x200003
   241                           ;	unspecified, using default values
   242  200003                     	org	2097155
   243  200003  FF                 	db	255
   244                           
   245                           ;Config register IDLOC4 @ 0x200004
   246                           ;	unspecified, using default values
   247  200004                     	org	2097156
   248  200004  FF                 	db	255
   249                           
   250                           ;Config register IDLOC5 @ 0x200005
   251                           ;	unspecified, using default values
   252  200005                     	org	2097157
   253  200005  FF                 	db	255
   254                           
   255                           ;Config register IDLOC6 @ 0x200006
   256                           ;	unspecified, using default values
   257  200006                     	org	2097158
   258  200006  FF                 	db	255
   259                           
   260                           ;Config register IDLOC7 @ 0x200007
   261                           ;	unspecified, using default values
   262  200007                     	org	2097159
   263  200007  FF                 	db	255
   264                           
   265                           	psect	config
   266                           
   267                           ; Padding undefined space
   268  300000                     	org	3145728
   269  300000  FF                 	db	255
   270                           
   271                           ;Config register CONFIG1H @ 0x300001
   272                           ;	Oscillator Selection bits
   273                           ;	OSC = HSPLL, HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)
   274                           ;	Fail-Safe Clock Monitor Enable bit
   275                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   276                           ;	Internal/External Oscillator Switchover bit
   277                           ;	IESO = OFF, Oscillator Switchover mode disabled
   278  300001                     	org	3145729
   279  300001  06                 	db	6
   280                           
   281                           ;Config register CONFIG2L @ 0x300002
   282                           ;	Power-up Timer Enable bit
   283                           ;	PWRT = OFF, PWRT disabled
   284                           ;	Brown-out Reset Enable bits
   285                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   286                           ;	Brown Out Reset Voltage bits
   287                           ;	BORV = 3, Minimum setting
   288  300002                     	org	3145730
   289  300002  1F                 	db	31
   290                           
   291                           ;Config register CONFIG2H @ 0x300003
   292                           ;	Watchdog Timer Enable bit
   293                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   294                           ;	Watchdog Timer Postscale Select bits
   295                           ;	WDTPS = 32768, 1:32768
   296  300003                     	org	3145731
   297  300003  1E                 	db	30
   298                           
   299                           ; Padding undefined space
   300  300004                     	org	3145732
   301  300004  FF                 	db	255
   302                           
   303                           ;Config register CONFIG3H @ 0x300005
   304                           ;	CCP2 MUX bit
   305                           ;	CCP2MX = PORTBE, CCP2 input/output is multiplexed with RB3
   306                           ;	PORTB A/D Enable bit
   307                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   308                           ;	Low-Power Timer1 Oscillator Enable bit
   309                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   310                           ;	MCLR Pin Enable bit
   311                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   312  300005                     	org	3145733
   313  300005  80                 	db	128
   314                           
   315                           ;Config register CONFIG4L @ 0x300006
   316                           ;	Stack Full/Underflow Reset Enable bit
   317                           ;	STVREN = ON, Stack full/underflow will cause Reset
   318                           ;	Single-Supply ICSP Enable bit
   319                           ;	LVP = OFF, Single-Supply ICSP disabled
   320                           ;	Extended Instruction Set Enable bit
   321                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   322                           ;	Background Debugger Enable bit
   323                           ;	DEBUG = 0x1, unprogrammed default
   324  300006                     	org	3145734
   325  300006  81                 	db	129
   326                           
   327                           ; Padding undefined space
   328  300007                     	org	3145735
   329  300007  FF                 	db	255
   330                           
   331                           ;Config register CONFIG5L @ 0x300008
   332                           ;	Code Protection bit
   333                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   334                           ;	Code Protection bit
   335                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   336                           ;	Code Protection bit
   337                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   338                           ;	Code Protection bit
   339                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   340  300008                     	org	3145736
   341  300008  0F                 	db	15
   342                           
   343                           ;Config register CONFIG5H @ 0x300009
   344                           ;	Boot Block Code Protection bit
   345                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   346                           ;	Data EEPROM Code Protection bit
   347                           ;	CPD = OFF, Data EEPROM not code-protected
   348  300009                     	org	3145737
   349  300009  C0                 	db	192
   350                           
   351                           ;Config register CONFIG6L @ 0x30000A
   352                           ;	Write Protection bit
   353                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   354                           ;	Write Protection bit
   355                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   356                           ;	Write Protection bit
   357                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   358                           ;	Write Protection bit
   359                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   360  30000A                     	org	3145738
   361  30000A  0F                 	db	15
   362                           
   363                           ;Config register CONFIG6H @ 0x30000B
   364                           ;	Configuration Register Write Protection bit
   365                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   366                           ;	Boot Block Write Protection bit
   367                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   368                           ;	Data EEPROM Write Protection bit
   369                           ;	WRTD = OFF, Data EEPROM not write-protected
   370  30000B                     	org	3145739
   371  30000B  E0                 	db	224
   372                           
   373                           ;Config register CONFIG7L @ 0x30000C
   374                           ;	Table Read Protection bit
   375                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   376                           ;	Table Read Protection bit
   377                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   378                           ;	Table Read Protection bit
   379                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   380                           ;	Table Read Protection bit
   381                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   382  30000C                     	org	3145740
   383  30000C  0F                 	db	15
   384                           
   385                           ;Config register CONFIG7H @ 0x30000D
   386                           ;	Boot Block Table Read Protection bit
   387                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   388  30000D                     	org	3145741
   389  30000D  40                 	db	64
   390                           tosu	equ	0xFFF
   391                           tosh	equ	0xFFE
   392                           tosl	equ	0xFFD
   393                           stkptr	equ	0xFFC
   394                           pclatu	equ	0xFFB
   395                           pclath	equ	0xFFA
   396                           pcl	equ	0xFF9
   397                           tblptru	equ	0xFF8
   398                           tblptrh	equ	0xFF7
   399                           tblptrl	equ	0xFF6
   400                           tablat	equ	0xFF5
   401                           prodh	equ	0xFF4
   402                           prodl	equ	0xFF3
   403                           indf0	equ	0xFEF
   404                           postinc0	equ	0xFEE
   405                           postdec0	equ	0xFED
   406                           preinc0	equ	0xFEC
   407                           plusw0	equ	0xFEB
   408                           fsr0h	equ	0xFEA
   409                           fsr0l	equ	0xFE9
   410                           wreg	equ	0xFE8
   411                           indf1	equ	0xFE7
   412                           postinc1	equ	0xFE6
   413                           postdec1	equ	0xFE5
   414                           preinc1	equ	0xFE4
   415                           plusw1	equ	0xFE3
   416                           fsr1h	equ	0xFE2
   417                           fsr1l	equ	0xFE1
   418                           bsr	equ	0xFE0
   419                           indf2	equ	0xFDF
   420                           postinc2	equ	0xFDE
   421                           postdec2	equ	0xFDD
   422                           preinc2	equ	0xFDC
   423                           plusw2	equ	0xFDB
   424                           fsr2h	equ	0xFDA
   425                           fsr2l	equ	0xFD9
   426                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                   _adc_init_default
 ---------------------------------------------------------------------------------
 (1) _adc_init_default                                     0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _adc_init_default

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
ABS                  0      0       0      34        0.0%
BITBANK15           80      0       0      35        0.0%
BANK15              80      0       0      36        0.0%
BIGRAM             F7F      0       0      37        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Tue Dec 14 00:03:10 2021

                       l15 FFFE                        l110 FFCC                        l111 FFCC  
                      l791 FFE0                        l793 FFE6                        l961 FFC8  
                      l795 FFF8                        l797 FFFA                        l789 FFD4  
                      l957 FFC2                        l799 FFFC                        l959 FFC6  
                     _main FFC2                       start 0000               ___param_bank 000000  
                    ?_main 0000                      _ADRES 000FC3                      _CCPR1 000FBE  
                    _CCPR2 000FBB                      _T1CON 000FCD                      _T3CON 000FB1  
                    _PORTB 000F81                      _PORTC 000F82                      _PORTD 000F83  
                    _TRISC 000F94                      _TRISD 000F95          ?_adc_init_default 0000  
       ??_adc_init_default 0000            __initialization FFBC               __end_of_main FFD4  
                   ??_main 0000              __activetblptr 000000                 __accesstop 0080  
  __end_of__initialization FFBC              ___rparam_used 000001             __pcstackCOMRAM 0000  
                  _CCP1CON 000FBD                    _CCP2CON 000FBA                    __Hparam 0000  
__size_of_adc_init_default 002C                    __Lparam 0000                    __pcinit FFBC  
                  __ramtop 1000                    __ptext0 FFC2                    __ptext1 FFD4  
     end_of_initialization FFBC                  _TRISAbits 000F92        start_initialization FFBC  
         _adc_init_default FFD4                   _PIE1bits 000F9D                   _PIE2bits 000FA0  
                 _PIR1bits 000F9E                 _ADCON0bits 000FC2                 _ADCON1bits 000FC1  
               _ADCON2bits 000FC0                   __Hrparam 0000                   __Lrparam 0000  
 __end_of_adc_init_default 0000              __size_of_main 0012  
