// Seed: 438848183
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  always id_1 = id_4;
  wire id_5 = 1, id_6;
  parameter id_7 = {-1'b0, 1, 1, 1};
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
endmodule
module module_2;
  wand id_1;
  wire id_2, id_3;
  wire id_5;
  wire id_6 = id_4;
  tri1 id_7;
  always id_1 = -1'b0;
  wire id_8;
  tri0 id_9 = id_7;
  wand id_10;
  assign id_1 = -1 ? id_7 : (id_9);
  assign id_9 = id_10;
endmodule
