

##### GTY Bank 200
set_property PACKAGE_PIN AF2 [get_ports {gt_rxp_in_0[0]}]
set_property PACKAGE_PIN AF1 [get_ports {gt_rxn_in_0[0]}]
set_property PACKAGE_PIN AF7 [get_ports {gt_txp_out_0[0]}]
set_property PACKAGE_PIN AF6 [get_ports {gt_txn_out_0[0]}]
set_property PACKAGE_PIN AE4 [get_ports {gt_rxp_in_0[1]}]
set_property PACKAGE_PIN AE3 [get_ports {gt_rxn_in_0[1]}]
set_property PACKAGE_PIN AE9 [get_ports {gt_txp_out_0[1]}]
set_property PACKAGE_PIN AE8 [get_ports {gt_txn_out_0[1]}]
set_property PACKAGE_PIN AD2 [get_ports {gt_rxp_in_0[2]}]
set_property PACKAGE_PIN AD1 [get_ports {gt_rxn_in_0[2]}]
set_property PACKAGE_PIN AD7 [get_ports {gt_txp_out_0[2]}]
set_property PACKAGE_PIN AD6 [get_ports {gt_txn_out_0[2]}]
set_property PACKAGE_PIN AC4 [get_ports {gt_rxp_in_0[3]}]
set_property PACKAGE_PIN AC3 [get_ports {gt_rxn_in_0[3]}]
set_property PACKAGE_PIN AC9 [get_ports {gt_txp_out_0[3]}]
set_property PACKAGE_PIN AC8 [get_ports {gt_txn_out_0[3]}]
### GTREFCLK 0 Configured as Output (Recovered Clock) which connects to 8A34001 CLK1_IN
set_property PACKAGE_PIN AF11 [get_ports {RX_REC_CLK_out_p_0_0[0]}]
set_property PACKAGE_PIN AF10 [get_ports {RX_REC_CLK_out_n_0_0[0]}]
### GTREFCLK 1 ( Driven by 8A34001 Q1 )
set_property PACKAGE_PIN AD11 [get_ports gt_ref_clk_p]
set_property PACKAGE_PIN AD10 [get_ports gt_ref_clk_n]


### Timer Interface ports
## 1PPS out at




####################################################################################
# Timing
####################################################################################
#create_clock -period 6.400 -name {gt_refclk_p} -waveform {0.000 3.200} [get_ports {gt_refclk_p}]
#create_clock -period 3.103 -name {CLK_IN_D_clk_p[0]} -waveform {0.000 1.551} [get_ports {CLK_IN_D_clk_p[0]}]
create_clock -period 3.103 -name {gt_ref_clk_p} -waveform {0.000 1.551} [get_ports {gt_ref_clk_p}]



### timer syncer ip
#ptp

### For GT Rate port
## GTWIZ APB3 IF

### For 1588 Static config reg


#set_max_delay -datapath_only -from [get_pins -hierarchical -filter {NAME =~ */MRMAC_1588_HELPER_HIER/mrmac_1588_support_ch*/axis_clock_converter_tx_*/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][*]/C}] -to [get_pins -hierarchical -filter {NAME =~ *mrmac_subsys_i/mrmac_0_core/inst/i_mrmac_subsys_mrmac_0_core_0_top/*/TX_PTP_1588OP_IN_*[*]}] 2.6



#set_max_delay -datapath_only -from [get_pins -hierarchical -filter {NAME =~ *mrmac_subsys_i/MRMAC_1588_HELPER_HIER/mrmac_1588_support_ch*/axis_clock_converter_tx_*/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][*]/C}] -to [get_pins -hierarchical -filter {NAME =~ *mrmac_subsys_i/mrmac_0_core/inst/i_mrmac_subsys_mrmac_0_core_0_top/*/TX_PTP_TAG_FIELD_IN_*[*]}] 2.6
##### AXIS Path - Timing arc only valid for AXIS CLK so disable other timing Arc . As its a Independent clcok mode of MRMAC.
### TX AXIS PATH
#set_disable_timing -from TX_AXIS_TREADY_0 -to TX_CORE_CLK[0] [get_cells -hier -filter REF_NAME==MRMAC]
### RX AXIS PATH
############# PTP FIFO -- Timing arc valid for only RX_AXI_CLK RX_FLEXIF_CLK

####### RX SERDES DATA
### TX SERDES DATA


####################################################################################
# Constraints from file : 'xpm_cdc_async_rst.tcl'
####################################################################################



####################################################################################
# Constraints from file : 'xpm_cdc_async_rst.tcl'
####################################################################################
















### Narrow
##### TX CH0
##### TX CH1
##### TX CH2
##### TX CH3


#PG314
### RX
#
create_clock -period 3.103 -name gt_ref_clk_p -waveform {0.000 1.551} [get_ports gt_ref_clk_p]


### For GT Rate port 
set_max_delay -datapath_only -from [get_pins -hierarchical -filter {NAME =~ *_i/mrmac_0_gt_wrapper/axi_gpio_gt_rate_reset_ctl_*/U0/gpio_core_1/Dual.gpio_Data_Out_reg[*]*/C}] -to [get_pins -hierarchical -filter {NAME =~ *_i/mrmac_0_gt_wrapper/gt_quad_base/inst/quad_inst/CH*_*XRATE[*]}] 9.0
## GTWIZ APB3 IF
set_max_delay -datapath_only -from [get_pins -hierarchical -filter {NAME =~ *_i/mrmac_0_gt_wrapper/gt_quad_base/inst/quad_inst/APB3CLK}] -to [get_pins -hierarchical -filter {NAME =~ *_i/mrmac_0_gt_wrapper/gt_axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[*]/D}] 9.0




set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TLAST_0 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TVALID_0 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TREADY_0 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER0[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER0[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER0[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER0[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER0[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER0[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER0[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER0[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER0[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER0[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER0[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA0[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TLAST_1 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TVALID_1 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TREADY_1 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER1[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER1[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER1[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER1[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER1[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER1[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER1[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER1[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER1[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER1[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER1[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TDATA2[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TDATA2[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_AXIS_TREADY_1 -to TX_CORE_CLK[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TLAST_2 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TVALID_2 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TREADY_2 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TKEEP_USER2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TKEEP_USER2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TKEEP_USER2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TKEEP_USER2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TKEEP_USER2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TKEEP_USER2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TKEEP_USER2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TKEEP_USER2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TKEEP_USER2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TKEEP_USER2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[1] -to TX_AXIS_TKEEP_USER2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TDATA4[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_AXIS_TREADY_2 -to TX_CORE_CLK[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TLAST_3 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TVALID_3 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TREADY_3 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER3[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER3[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER3[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER3[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER3[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER3[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER3[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER3[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER3[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER3[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[0] -to TX_AXIS_TKEEP_USER3[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TDATA6[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_AXIS_TREADY_3 -to TX_CORE_CLK[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TKEEP_USER4[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TKEEP_USER4[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TKEEP_USER4[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TKEEP_USER4[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TKEEP_USER4[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TKEEP_USER4[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TKEEP_USER4[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TKEEP_USER4[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TKEEP_USER4[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TKEEP_USER4[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[2] -to TX_AXIS_TKEEP_USER4[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TKEEP_USER6[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TKEEP_USER6[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TKEEP_USER6[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TKEEP_USER6[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TKEEP_USER6[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TKEEP_USER6[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TKEEP_USER6[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TKEEP_USER6[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TKEEP_USER6[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TKEEP_USER6[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_CORE_CLK[3] -to TX_AXIS_TKEEP_USER6[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TLAST_0 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TVALID_0 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER0[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER0[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER0[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER0[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER0[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER0[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER0[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER0[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER0[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER0[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER0[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA0[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TLAST_0 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TVALID_0 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER0[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER0[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER0[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER0[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER0[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER0[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER0[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER0[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER0[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER0[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER0[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA0[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TLAST_1 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TLAST_2 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TLAST_3 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TVALID_1 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TVALID_2 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TVALID_3 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[1] -to RX_AXIS_TLAST_1 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[1] -to RX_AXIS_TVALID_1 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[1] -to RX_AXIS_TKEEP_USER2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[1] -to RX_AXIS_TKEEP_USER2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[1] -to RX_AXIS_TKEEP_USER2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[1] -to RX_AXIS_TKEEP_USER2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[1] -to RX_AXIS_TKEEP_USER2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[1] -to RX_AXIS_TKEEP_USER2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[1] -to RX_AXIS_TKEEP_USER2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[1] -to RX_AXIS_TKEEP_USER2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[1] -to RX_AXIS_TKEEP_USER2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[1] -to RX_AXIS_TKEEP_USER2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[1] -to RX_AXIS_TKEEP_USER2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TKEEP_USER2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_AXIS_TDATA2[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA2[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TDATA2[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TLAST_2 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TVALID_2 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER4[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER4[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER4[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER4[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER4[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER4[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER4[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER4[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER4[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER4[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER4[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TKEEP_USER4[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TKEEP_USER4[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TKEEP_USER4[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TKEEP_USER4[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TKEEP_USER4[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TKEEP_USER4[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TKEEP_USER4[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TKEEP_USER4[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TKEEP_USER4[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TKEEP_USER4[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TKEEP_USER4[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TKEEP_USER4[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TKEEP_USER4[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TKEEP_USER4[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TKEEP_USER4[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TKEEP_USER4[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TKEEP_USER4[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TKEEP_USER4[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TKEEP_USER4[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TKEEP_USER4[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TKEEP_USER4[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TKEEP_USER4[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_AXIS_TDATA4[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TDATA4[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_AXIS_TDATA4[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[3] -to RX_AXIS_TLAST_3 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[3] -to RX_AXIS_TVALID_3 [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER4[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER4[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER4[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER4[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER4[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER4[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER4[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER4[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER4[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER4[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER4[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TDATA6[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_AXIS_TKEEP_USER2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TKEEP_USER2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TKEEP_USER2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TKEEP_USER2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TKEEP_USER2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TKEEP_USER2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TKEEP_USER2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TKEEP_USER2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TKEEP_USER2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TKEEP_USER2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TKEEP_USER2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_AXIS_TKEEP_USER2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER6[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER6[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER6[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER6[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER6[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER6[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER6[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER6[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER6[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER6[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_AXIS_TKEEP_USER6[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[0] -to RX_PTP_TSTAMP_OUT_0[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[0] -to RX_PTP_TSTAMP_OUT_0[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[0] -to RX_PTP_TSTAMP_OUT_0[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[1] -to RX_PTP_TSTAMP_OUT_1[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[1] -to RX_PTP_TSTAMP_OUT_1[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[2] -to RX_PTP_TSTAMP_OUT_2[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[2] -to RX_PTP_TSTAMP_OUT_2[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_CORE_CLK[2] -to RX_PTP_TSTAMP_OUT_2[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_FLEXIF_CLK[3] -to RX_PTP_TSTAMP_OUT_3[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_SERDES_CLK[3] -to RX_PTP_TSTAMP_OUT_3[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[64] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[65] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[66] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[67] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[68] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[69] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[70] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[71] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[72] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[73] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[74] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[75] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[76] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[77] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[78] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA1[79] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[64] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[65] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[66] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[67] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[68] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[69] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[70] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[71] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[72] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[73] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[74] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[75] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[76] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[77] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[78] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA2[79] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[64] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[65] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[66] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[67] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[68] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[69] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[70] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[71] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[72] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[73] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[74] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[75] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[76] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[77] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[78] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[0] -to RX_SERDES_DATA3[79] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[64] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[65] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[66] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[67] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[68] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[69] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[70] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[71] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[72] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[73] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[74] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[75] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[76] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[77] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[78] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from RX_ALT_SERDES_CLK[2] -to RX_SERDES_DATA3[79] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[64] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[65] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[66] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[67] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[68] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[69] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[70] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[71] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[72] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[73] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[74] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[75] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[76] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[77] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[78] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA1[79] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[64] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[65] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[66] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[67] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[68] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[69] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[70] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[71] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[72] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[73] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[74] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[75] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[76] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[77] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[78] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA2[79] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[64] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[65] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[66] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[67] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[68] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[69] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[70] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[71] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[72] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[73] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[74] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[75] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[76] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[77] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[78] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[0] -to TX_SERDES_DATA3[79] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[0] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[1] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[2] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[3] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[4] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[5] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[6] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[7] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[8] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[9] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[10] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[11] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[12] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[13] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[14] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[15] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[16] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[17] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[18] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[19] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[20] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[21] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[22] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[23] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[24] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[25] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[26] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[27] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[28] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[29] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[30] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[31] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[32] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[33] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[34] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[35] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[36] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[37] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[38] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[39] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[40] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[41] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[42] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[43] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[44] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[45] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[46] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[47] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[48] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[49] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[50] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[51] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[52] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[53] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[54] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[55] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[56] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[57] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[58] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[59] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[60] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[61] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[62] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[63] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[64] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[65] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[66] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[67] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[68] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[69] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[70] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[71] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[72] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[73] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[74] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[75] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[76] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[77] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[78] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
set_disable_timing -from TX_ALT_SERDES_CLK[2] -to TX_SERDES_DATA3[79] [get_cells y7H2fvck190_mrmac_4x25g_i~fmrmac_0_core~finst~fi_vck190_mrmac_4x25g_mrmac_0_core_0_top~tobsfgejqac5cbvet~]
#set_false_path -from [get_clocks -of_objects [get_pins vck190_mrmac_4x25g_i/clk_rst_wrapper/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0]] -to [get_clocks clk_pl_0]
#set_false_path -from [get_clocks -of_objects [get_pins vck190_mrmac_4x25g_i/clk_rst_wrapper/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins vck190_mrmac_4x25g_i/clk_rst_wrapper/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0]]
#set_false_path -from [get_clocks -of_objects [get_pins vck190_mrmac_4x25g_i/clk_rst_wrapper/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0]] -to [get_clocks -of_objects [get_pins vck190_mrmac_4x25g_i/clk_rst_wrapper/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0]]
#set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */gt_quad_base*/inst/quad_inst/CH0_TXOUTCLK}]] -to [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */inst/clock_primitive_inst/MMCME5_inst/CLKOUT0}]] 2.800
#set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */inst/clock_primitive_inst/MMCME5_inst/CLKOUT0}]] -to [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */gt_quad_base*/inst/quad_inst/CH0_TXOUTCLK}]] 2.800
#set_max_delay -datapath_only -from [get_clocks clk_pl_0] -to [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */inst/clock_primitive_inst/MMCME5_inst/CLKOUT0}]] 2.800
#set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */quad_inst/CH0_TXOUTCLK}]] -to [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */MMCME5_inst/CLKOUT0}]] 2.560
#set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */quad_inst/CH2_TXOUTCLK}]] -to [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */MMCME5_inst/CLKOUT0}]] 2.560
#set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */MMCME5_inst/CLKOUT0}]] -to [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */quad_inst/CH0_TXOUTCLK}]] 2.560
#set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */MMCME5_inst/CLKOUT0}]] -to [get_clocks -of_objects [get_pins -hierarchical -filter {NAME =~ */quad_inst/CH2_TXOUTCLK}]] 2.560
#set_clock_groups -name pl0_ref_clk_0 -asynchronous -group [get_clocks -of_objects [get_pins */versal_cips_0/pl0_ref_clk]]

####################################################################################
# Constraints from file : 'xpm_cdc_async_rst.tcl'
####################################################################################

#set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins vck190_mrmac_4x25g_i/mrmac_0_gt_wrapper/gt_quad_base/inst/quad_inst/CH0_TXOUTCLK]] -to [get_clocks -of_objects [get_pins vck190_mrmac_4x25g_i/mrmac_0_gt_wrapper/bufg_gt_0_tx_outclk_div2_ch1/inst/bufg_gt_usrclk_inst/O]] 2.560
#set_max_delay -datapath_only -from [get_clocks -of_objects [get_pins vck190_mrmac_4x25g_i/mrmac_0_gt_wrapper/gt_quad_base/inst/quad_inst/CH0_TXOUTCLK]] -to [get_clocks -of_objects [get_pins vck190_mrmac_4x25g_i/mrmac_0_gt_wrapper/bufg_gt_0_tx_outclk_div2_ch0/inst/bufg_gt_usrclk_inst/O]] 2.560
