module shifter(
	input clk,
	input [7:0] spi_data,
	input c,
	input en_c,
	output mosi
	);
	reg [7:0] data;
	always@(posedge clk) begin
		if(c)
			data<=spi_data;
		else begin
			if(en_c)
				data<=	{data[6:0],1'b0};
			else
				data<=data;
		end
	end
	assign mosi=data[7];
endmodule
