; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_9(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, ptr addrspace(1) %11, ptr addrspace(1) %12, ptr addrspace(1) %13, i32 %14) local_unnamed_addr !dbg !7 {
  %16 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %17 = shl i32 %16, 8, !dbg !11
  %18 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %19 = shl i32 %18, 1, !dbg !12
  %20 = and i32 %19, 254, !dbg !12
  %21 = or disjoint i32 %17, %20, !dbg !13
  %22 = sdiv i32 %21, 256, !dbg !14
  %23 = srem i32 %22, 32, !dbg !15
  %.frozen = freeze i32 %21, !dbg !16
  %24 = sdiv i32 %.frozen, 16, !dbg !16
  %25 = srem i32 %24, 16, !dbg !17
  %26 = mul i32 %24, 16, !dbg !18
  %.decomposed = sub i32 %.frozen, %26, !dbg !18
  %27 = sext i32 %21 to i64, !dbg !19
  %28 = getelementptr float, ptr addrspace(1) %0, i64 %27, !dbg !19
  %29 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %28, i1 true) #3, !dbg !20
  %30 = sext i32 %23 to i64, !dbg !21
  %31 = getelementptr float, ptr addrspace(1) %1, i64 %30, !dbg !21
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %31, i1 true) #3, !dbg !22
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %31, i1 true) #3, !dbg !22
  %34 = getelementptr float, ptr addrspace(1) %2, i64 %30, !dbg !23
  %35 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 true) #3, !dbg !24
  %36 = bitcast i32 %35 to float, !dbg !24
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 true) #3, !dbg !24
  %38 = bitcast i32 %37 to float, !dbg !24
  %39 = getelementptr float, ptr addrspace(1) %3, i64 %30, !dbg !25
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #3, !dbg !26
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 true) #3, !dbg !26
  %42 = getelementptr float, ptr addrspace(1) %4, i64 %30, !dbg !27
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %42, i1 true) #3, !dbg !28
  %44 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %42, i1 true) #3, !dbg !28
  %45 = getelementptr float, ptr addrspace(1) %5, i64 %27, !dbg !29
  %46 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %45, i1 true) #3, !dbg !30
  %47 = sext i32 %25 to i64, !dbg !31
  %48 = getelementptr i64, ptr addrspace(1) %6, i64 %47, !dbg !31
  %49 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %48, i1 true) #3, !dbg !32
  %50 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %48, i1 true) #3, !dbg !32
  %51 = sext i32 %.decomposed to i64, !dbg !33
  %52 = getelementptr i64, ptr addrspace(1) %6, i64 %51, !dbg !33
  %53 = tail call { i64, i64 } asm sideeffect "mov.u64 $0, 0x0;\0A\09mov.u64 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b64 { $0, $1 }, [ $2 + 0 ];", "=l,=l,l,b"(ptr addrspace(1) %52, i1 true) #3, !dbg !34
  %54 = extractvalue { i64, i64 } %53, 0, !dbg !34
  %55 = extractvalue { i64, i64 } %53, 1, !dbg !34
  %56 = getelementptr float, ptr addrspace(1) %8, i64 %30, !dbg !35
  %57 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 true) #3, !dbg !36
  %58 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %56, i1 true) #3, !dbg !36
  %59 = getelementptr float, ptr addrspace(1) %9, i64 %30, !dbg !37
  %60 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %59, i1 true) #3, !dbg !38
  %61 = bitcast i32 %60 to float, !dbg !38
  %62 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %59, i1 true) #3, !dbg !38
  %63 = bitcast i32 %62 to float, !dbg !38
  %64 = getelementptr float, ptr addrspace(1) %10, i64 %30, !dbg !39
  %65 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %64, i1 true) #3, !dbg !40
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %64, i1 true) #3, !dbg !40
  %67 = getelementptr float, ptr addrspace(1) %11, i64 %30, !dbg !41
  %68 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 true) #3, !dbg !42
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %67, i1 true) #3, !dbg !42
  %70 = fadd float %36, 0x3EE4F8B580000000, !dbg !43
  %71 = fadd float %38, 0x3EE4F8B580000000, !dbg !43
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %.not.i = icmp eq i32 %72, 0, !dbg !44
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !44
  %.not1.i = icmp eq i32 %73, 0, !dbg !44
  br i1 %.not.i, label %79, label %74, !dbg !44

74:                                               ; preds = %15
  br i1 %.not1.i, label %77, label %75, !dbg !44

75:                                               ; preds = %74
  %76 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %70) #3, !dbg !44
  br label %__nv_sqrtf.exit, !dbg !44

77:                                               ; preds = %74
  %78 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %70) #3, !dbg !44
  br label %__nv_sqrtf.exit, !dbg !44

79:                                               ; preds = %15
  br i1 %.not1.i, label %82, label %80, !dbg !44

80:                                               ; preds = %79
  %81 = tail call float @llvm.nvvm.sqrt.rn.f(float %70) #3, !dbg !44
  br label %__nv_sqrtf.exit, !dbg !44

82:                                               ; preds = %79
  %83 = tail call float @llvm.nvvm.sqrt.approx.f(float %70) #3, !dbg !44
  br label %__nv_sqrtf.exit, !dbg !44

__nv_sqrtf.exit:                                  ; preds = %75, %77, %80, %82
  %.0.i = phi float [ %76, %75 ], [ %78, %77 ], [ %81, %80 ], [ %83, %82 ], !dbg !44
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %.not.i1 = icmp eq i32 %84, 0, !dbg !44
  %85 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !44
  %.not1.i4 = icmp eq i32 %85, 0, !dbg !44
  br i1 %.not.i1, label %91, label %86, !dbg !44

86:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %89, label %87, !dbg !44

87:                                               ; preds = %86
  %88 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %71) #3, !dbg !44
  br label %__nv_sqrtf.exit5, !dbg !44

89:                                               ; preds = %86
  %90 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %71) #3, !dbg !44
  br label %__nv_sqrtf.exit5, !dbg !44

91:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %94, label %92, !dbg !44

92:                                               ; preds = %91
  %93 = tail call float @llvm.nvvm.sqrt.rn.f(float %71) #3, !dbg !44
  br label %__nv_sqrtf.exit5, !dbg !44

94:                                               ; preds = %91
  %95 = tail call float @llvm.nvvm.sqrt.approx.f(float %71) #3, !dbg !44
  br label %__nv_sqrtf.exit5, !dbg !44

__nv_sqrtf.exit5:                                 ; preds = %87, %89, %92, %94
  %.0.i3 = phi float [ %88, %87 ], [ %90, %89 ], [ %93, %92 ], [ %95, %94 ], !dbg !44
  %96 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !45
  %97 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !45
  %98 = lshr i64 %49, 60, !dbg !46
  %99 = and i64 %98, 8, !dbg !46
  %100 = add i64 %99, %49, !dbg !46
  %101 = lshr i64 %54, 60, !dbg !47
  %102 = and i64 %101, 8, !dbg !47
  %103 = lshr i64 %55, 60, !dbg !47
  %104 = and i64 %103, 8, !dbg !47
  %105 = shl i64 %100, 3, !dbg !48
  %106 = shl nsw i32 %22, 6, !dbg !49
  %107 = sext i32 %106 to i64, !dbg !50
  %108 = getelementptr float, ptr addrspace(1) %7, i64 %54, !dbg !51
  %109 = getelementptr float, ptr addrspace(1) %108, i64 %102, !dbg !51
  %110 = getelementptr float, ptr addrspace(1) %109, i64 %105, !dbg !51
  %111 = getelementptr float, ptr addrspace(1) %110, i64 %107, !dbg !51
  %112 = getelementptr float, ptr addrspace(1) %7, i64 %55, !dbg !51
  %113 = getelementptr float, ptr addrspace(1) %112, i64 %104, !dbg !51
  %114 = getelementptr float, ptr addrspace(1) %113, i64 %105, !dbg !51
  %115 = getelementptr float, ptr addrspace(1) %114, i64 %107, !dbg !51
  %116 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %111, i1 true) #3, !dbg !52
  %117 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %115, i1 true) #3, !dbg !52
  %118 = fadd float %61, 0x3EE4F8B580000000, !dbg !53
  %119 = fadd float %63, 0x3EE4F8B580000000, !dbg !53
  %120 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !54
  %.not.i6 = icmp eq i32 %120, 0, !dbg !54
  %121 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !54
  %.not1.i9 = icmp eq i32 %121, 0, !dbg !54
  br i1 %.not.i6, label %127, label %122, !dbg !54

122:                                              ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %125, label %123, !dbg !54

123:                                              ; preds = %122
  %124 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %118) #3, !dbg !54
  br label %__nv_sqrtf.exit10, !dbg !54

125:                                              ; preds = %122
  %126 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %118) #3, !dbg !54
  br label %__nv_sqrtf.exit10, !dbg !54

127:                                              ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %130, label %128, !dbg !54

128:                                              ; preds = %127
  %129 = tail call float @llvm.nvvm.sqrt.rn.f(float %118) #3, !dbg !54
  br label %__nv_sqrtf.exit10, !dbg !54

130:                                              ; preds = %127
  %131 = tail call float @llvm.nvvm.sqrt.approx.f(float %118) #3, !dbg !54
  br label %__nv_sqrtf.exit10, !dbg !54

__nv_sqrtf.exit10:                                ; preds = %123, %125, %128, %130
  %.0.i8 = phi float [ %124, %123 ], [ %126, %125 ], [ %129, %128 ], [ %131, %130 ], !dbg !54
  %132 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !54
  %.not.i11 = icmp eq i32 %132, 0, !dbg !54
  %133 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !54
  %.not1.i14 = icmp eq i32 %133, 0, !dbg !54
  br i1 %.not.i11, label %139, label %134, !dbg !54

134:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %137, label %135, !dbg !54

135:                                              ; preds = %134
  %136 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %119) #3, !dbg !54
  br label %__nv_sqrtf.exit15, !dbg !54

137:                                              ; preds = %134
  %138 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %119) #3, !dbg !54
  br label %__nv_sqrtf.exit15, !dbg !54

139:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %142, label %140, !dbg !54

140:                                              ; preds = %139
  %141 = tail call float @llvm.nvvm.sqrt.rn.f(float %119) #3, !dbg !54
  br label %__nv_sqrtf.exit15, !dbg !54

142:                                              ; preds = %139
  %143 = tail call float @llvm.nvvm.sqrt.approx.f(float %119) #3, !dbg !54
  br label %__nv_sqrtf.exit15, !dbg !54

__nv_sqrtf.exit15:                                ; preds = %135, %137, %140, %142
  %.0.i13 = phi float [ %136, %135 ], [ %138, %137 ], [ %141, %140 ], [ %143, %142 ], !dbg !54
  %144 = bitcast i32 %117 to float, !dbg !52
  %145 = bitcast i32 %58 to float, !dbg !36
  %146 = fsub float %144, %145, !dbg !55
  %147 = bitcast i32 %116 to float, !dbg !52
  %148 = bitcast i32 %57 to float, !dbg !36
  %149 = fsub float %147, %148, !dbg !55
  %150 = extractvalue { i32, i32 } %29, 1, !dbg !20
  %151 = bitcast i32 %150 to float, !dbg !20
  %152 = bitcast i32 %33 to float, !dbg !22
  %153 = fsub float %151, %152, !dbg !56
  %154 = fmul float %153, %97, !dbg !57
  %155 = bitcast i32 %41 to float, !dbg !26
  %156 = fmul float %154, %155, !dbg !58
  %157 = bitcast i32 %44 to float, !dbg !28
  %158 = fadd float %156, %157, !dbg !59
  %159 = extractvalue { i32, i32 } %46, 1, !dbg !30
  %160 = bitcast i32 %159 to float, !dbg !30
  %161 = fadd float %158, %160, !dbg !60
  %162 = fcmp olt float %161, 0.000000e+00, !dbg !61
  %163 = select i1 %162, float 0.000000e+00, float %161, !dbg !65
  %164 = fadd float %163, 0.000000e+00, !dbg !66
  %165 = extractvalue { i32, i32 } %29, 0, !dbg !20
  %166 = bitcast i32 %165 to float, !dbg !20
  %167 = bitcast i32 %32 to float, !dbg !22
  %168 = fsub float %166, %167, !dbg !56
  %169 = fmul float %168, %96, !dbg !57
  %170 = bitcast i32 %40 to float, !dbg !26
  %171 = fmul float %169, %170, !dbg !58
  %172 = bitcast i32 %43 to float, !dbg !28
  %173 = fadd float %171, %172, !dbg !59
  %174 = extractvalue { i32, i32 } %46, 0, !dbg !30
  %175 = bitcast i32 %174 to float, !dbg !30
  %176 = fadd float %173, %175, !dbg !60
  %177 = fcmp olt float %176, 0.000000e+00, !dbg !61
  %178 = select i1 %177, float 0.000000e+00, float %176, !dbg !65
  %179 = fadd float %178, 0.000000e+00, !dbg !66
  %180 = bitcast i32 %69 to float, !dbg !42
  %181 = bitcast i32 %68 to float, !dbg !42
  %182 = bitcast i32 %66 to float, !dbg !40
  %183 = bitcast i32 %65 to float, !dbg !40
  %184 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i8) #3, !dbg !67
  %185 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i13) #3, !dbg !67
  %186 = fmul float %149, %184, !dbg !68
  %187 = fmul float %146, %185, !dbg !68
  %188 = fmul float %186, %183, !dbg !69
  %189 = fmul float %187, %182, !dbg !69
  %190 = fadd float %188, %181, !dbg !70
  %191 = fadd float %189, %180, !dbg !70
  %192 = fadd float %179, %190, !dbg !71
  %193 = fadd float %164, %191, !dbg !71
  %194 = fcmp olt float %192, 0.000000e+00, !dbg !72
  %195 = fcmp olt float %193, 0.000000e+00, !dbg !72
  %196 = select i1 %194, float 0.000000e+00, float %192, !dbg !74
  %197 = select i1 %195, float 0.000000e+00, float %193, !dbg !74
  %198 = getelementptr float, ptr addrspace(1) %12, i64 %27, !dbg !75
  %199 = bitcast float %178 to i32, !dbg !76
  %200 = bitcast float %163 to i32, !dbg !76
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %199, i32 %200, ptr addrspace(1) %198, i1 true) #3, !dbg !76
  %201 = getelementptr float, ptr addrspace(1) %13, i64 %27, !dbg !77
  %202 = bitcast float %196 to i32, !dbg !78
  %203 = bitcast float %197 to i32, !dbg !78
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %202, i32 %203, ptr addrspace(1) %201, i1 true) #3, !dbg !78
  ret void, !dbg !79
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cchdys23xbjj4byttsxlbbshet63trnwvn5qbrdzb76nzdnmqck7.py", directory: "inductor_cache/ch")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_9, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_9, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_9", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_relu_9", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 26, column: 21, scope: !7)
!17 = !DILocation(line: 26, column: 27, scope: !7)
!18 = !DILocation(line: 27, column: 19, scope: !7)
!19 = !DILocation(line: 29, column: 30, scope: !7)
!20 = !DILocation(line: 29, column: 35, scope: !7)
!21 = !DILocation(line: 30, column: 30, scope: !7)
!22 = !DILocation(line: 30, column: 35, scope: !7)
!23 = !DILocation(line: 31, column: 30, scope: !7)
!24 = !DILocation(line: 31, column: 35, scope: !7)
!25 = !DILocation(line: 32, column: 31, scope: !7)
!26 = !DILocation(line: 32, column: 36, scope: !7)
!27 = !DILocation(line: 33, column: 31, scope: !7)
!28 = !DILocation(line: 33, column: 36, scope: !7)
!29 = !DILocation(line: 34, column: 31, scope: !7)
!30 = !DILocation(line: 34, column: 36, scope: !7)
!31 = !DILocation(line: 35, column: 31, scope: !7)
!32 = !DILocation(line: 35, column: 36, scope: !7)
!33 = !DILocation(line: 36, column: 31, scope: !7)
!34 = !DILocation(line: 36, column: 36, scope: !7)
!35 = !DILocation(line: 37, column: 31, scope: !7)
!36 = !DILocation(line: 37, column: 36, scope: !7)
!37 = !DILocation(line: 38, column: 31, scope: !7)
!38 = !DILocation(line: 38, column: 36, scope: !7)
!39 = !DILocation(line: 39, column: 32, scope: !7)
!40 = !DILocation(line: 39, column: 37, scope: !7)
!41 = !DILocation(line: 40, column: 32, scope: !7)
!42 = !DILocation(line: 40, column: 37, scope: !7)
!43 = !DILocation(line: 43, column: 18, scope: !7)
!44 = !DILocation(line: 44, column: 26, scope: !7)
!45 = !DILocation(line: 46, column: 18, scope: !7)
!46 = !DILocation(line: 60, column: 35, scope: !7)
!47 = !DILocation(line: 63, column: 35, scope: !7)
!48 = !DILocation(line: 64, column: 41, scope: !7)
!49 = !DILocation(line: 64, column: 52, scope: !7)
!50 = !DILocation(line: 64, column: 49, scope: !7)
!51 = !DILocation(line: 64, column: 31, scope: !7)
!52 = !DILocation(line: 64, column: 57, scope: !7)
!53 = !DILocation(line: 66, column: 20, scope: !7)
!54 = !DILocation(line: 67, column: 27, scope: !7)
!55 = !DILocation(line: 65, column: 20, scope: !7)
!56 = !DILocation(line: 41, column: 18, scope: !7)
!57 = !DILocation(line: 49, column: 19, scope: !7)
!58 = !DILocation(line: 50, column: 20, scope: !7)
!59 = !DILocation(line: 51, column: 20, scope: !7)
!60 = !DILocation(line: 52, column: 20, scope: !7)
!61 = !DILocation(line: 118, column: 15, scope: !62, inlinedAt: !64)
!62 = distinct !DILexicalBlockFile(scope: !7, file: !63, discriminator: 0)
!63 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!64 = !DILocation(line: 54, column: 42, scope: !7)
!65 = !DILocation(line: 121, column: 29, scope: !62, inlinedAt: !64)
!66 = !DILocation(line: 56, column: 20, scope: !7)
!67 = !DILocation(line: 68, column: 19, scope: !7)
!68 = !DILocation(line: 70, column: 20, scope: !7)
!69 = !DILocation(line: 71, column: 20, scope: !7)
!70 = !DILocation(line: 72, column: 20, scope: !7)
!71 = !DILocation(line: 73, column: 20, scope: !7)
!72 = !DILocation(line: 118, column: 15, scope: !62, inlinedAt: !73)
!73 = !DILocation(line: 74, column: 42, scope: !7)
!74 = !DILocation(line: 121, column: 29, scope: !62, inlinedAt: !73)
!75 = !DILocation(line: 75, column: 25, scope: !7)
!76 = !DILocation(line: 75, column: 37, scope: !7)
!77 = !DILocation(line: 76, column: 25, scope: !7)
!78 = !DILocation(line: 76, column: 37, scope: !7)
!79 = !DILocation(line: 76, column: 4, scope: !7)
