#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar  9 17:20:14 2020
# Process ID: 87724
# Current directory: C:/Users/hp/Desktop/vivado/project_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent120376 C:\Users\hp\Desktop\vivado\project_5\project_5.xpr
# Log file: C:/Users/hp/Desktop/vivado/project_5/vivado.log
# Journal file: C:/Users/hp/Desktop/vivado/project_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hp/Desktop/vivado/project_5/project_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hp/Desktop/vivado/project_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_pic16c56_0_0

open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 903.270 ; gain = 162.973
update_compile_order -fileset sources_1
open_bd_design {C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Adding cell -- xilinx.com:user:pic16c56:1.2 - pic16c56_0
Successfully read diagram <design_1> from BD file <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:pic16c56:1.3 [get_ips  design_1_pic16c56_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_pic16c56_0_0 from pic16c56_v1_3 1.2 to pic16c56_v1_3 1.3
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/hp/Desktop/vivado/project_5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_pic16c56_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pic16c56_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
Exporting to file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_pic16c56_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_dist_mem_gen_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dist_mem_gen_0_0, cache-ID = 1289b5cc3d81f970; cache size = 9.495 MB.
catch { [ delete_ip_run [get_ips -all design_1_dist_mem_gen_0_0] ] }
export_ip_user_files -of_objects [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_pic16c56_0_0_synth_1
[Mon Mar  9 18:19:08 2020] Launched design_1_pic16c56_0_0_synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/design_1_pic16c56_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files -ipstatic_source_dir C:/Users/hp/Desktop/vivado/project_5/project_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/modelsim} {questa=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/questa} {riviera=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/riviera} {activehdl=C:/Users/hp/Desktop/vivado/project_5/project_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.dcp' for cell 'ww/design_1_i/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sources_1/bd/design_1/ip/design_1_pic16c56_0_0_1/design_1_pic16c56_0_0.dcp' for cell 'ww/design_1_i/pic16c56_0'
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1452.777 ; gain = 397.020
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/cputb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/cputb_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cputb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/design_1_dist_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/6.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/5.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/7.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/8.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/9.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/11.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj cputb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/cputb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_IO_reg
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_alu
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_decoder
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_distribute
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_pic16c56
INFO: [VRFC 10-311] analyzing module design_1_pic16c56_0_0_timer
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0__dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0__dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module design_1_dist_mem_gen_0_0__rom
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/vivado/project_5/project_5.srcs/sim_1/new/cputb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5a3c11c8a94cc28290b0b9cb8b87c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot cputb_func_synth xil_defaultlib.cputb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0__rom
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0__dist_...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0__dist_...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.design_1_pic16c56_0_0_decoder
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.design_1_pic16c56_0_0_distribute
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.design_1_pic16c56_0_0_alu
Compiling module xil_defaultlib.design_1_pic16c56_0_0_IO_reg
Compiling module xil_defaultlib.design_1_pic16c56_0_0_timer
Compiling module xil_defaultlib.design_1_pic16c56_0_0_pic16c56
Compiling module xil_defaultlib.design_1_pic16c56_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cputb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputb_func_synth

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim/xsim.dir/cputb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  9 18:25:00 2020...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1489.434 ; gain = 32.645
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/vivado/project_5/project_5.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cputb_func_synth -key {Post-Synthesis:sim_1:Functional:cputb} -tclbatch {cputb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source cputb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cputb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1548.098 ; gain = 492.340
run 10 s
run: Time (s): cpu = 00:04:16 ; elapsed = 00:41:25 . Memory (MB): peak = 1911.125 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Mar  9 19:06:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/synth_1/runme.log
[Mon Mar  9 19:06:46 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/vivado/project_5/project_5.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  9 22:26:49 2020...
