****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : fifo1_sram
Version: O-2018.06
Date   : Tue Apr 11 00:59:33 2023
****************************************


  Startpoint: fifomem/genblk1_3__U
               (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          0.0348                     0.0174 &   0.0174 r
  rclk (net)                   1 2505.9136 
  io_b_rclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_rclk/DOUT (I1025_NS)                          0.2789   1.0000            0.4505 &   0.4679 r
  io_b_rclk_net (net)          7  95.4280 
  fifomem/genblk1_3__U/CE2 (SRAM2RW128x8)   0.0000   0.2976   1.0000   0.0000   0.0700 &   0.5379 r
  fifomem/genblk1_3__U/O2[6] (SRAM2RW128x8)          0.3309   1.0000            0.3899 &   0.9279 f
  fifomem/n80_CDR1 (net)       1  38.9484 
  fifomem/ctmTdsLR_2_339/A3 (NAND4X0_LVT)   0.2421   0.2828   1.0000   0.2331   0.2931 &   1.2210 f
  fifomem/ctmTdsLR_2_339/Y (NAND4X0_LVT)             0.1508   1.0000            0.1667 &   1.3876 r
  fifomem/popt_net_141 (net)   1   0.8270 
  fifomem/ctmTdsLR_1_338/A1 (NOR2X2_LVT)    0.0127   0.1508   1.0000   0.0088   0.0088 &   1.3964 r
  fifomem/ctmTdsLR_1_338/Y (NOR2X2_LVT)              0.0462   1.0000            0.1314 &   1.5278 f
  fifomem/rdata[6] (net)       1   5.4718 
  ZINV_30_inst_2145/A (INVX8_LVT)           0.0000   0.0462   1.0000   0.0000   0.0000 &   1.5278 f
  ZINV_30_inst_2145/Y (INVX8_LVT)                    0.0368   1.0000            0.0399 &   1.5677 r
  ZINV_30_19 (net)             1  14.3856 
  ZINV_22_inst_2144/A (INVX16_LVT)          0.0000   0.0368   1.0000   0.0000   0.0009 &   1.5687 r
  ZINV_22_inst_2144/Y (INVX16_LVT)                   0.0447   1.0000            0.0265 &   1.5952 f
  ZINV_22_19 (net)             1  43.7860 
  io_l_rdata_6_/DIN (D8I1025_NS)            0.0000   0.0447   1.0000   0.0000   0.0000 &   1.5952 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                   0.8907   1.0000            1.3854 &   2.9806 f
  rdata[6] (net)               1 1433.8087 
  rdata[6] (out)                            0.0000   0.8907   1.0000   0.0000   0.0000 &   2.9806 f
  data arrival time                                                                        2.9806

  clock rclk (rise edge)                                                        1.2200     1.2200
  clock network delay (propagated)                                              0.0000     1.2200
  clock reconvergence pessimism                                                 0.0000     1.2200
  clock uncertainty                                                            -0.0700     1.1500
  output external delay                                                         0.5000     1.6500
  data required time                                                                       1.6500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6500
  data arrival time                                                                       -2.9806
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.3306


  Startpoint: fifomem/genblk1_3__U
               (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          0.0348                     0.0174 &   0.0174 r
  rclk (net)                   1 2505.9136 
  io_b_rclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_rclk/DOUT (I1025_NS)                          0.2789   1.0000            0.4505 &   0.4679 r
  io_b_rclk_net (net)          7  95.4280 
  fifomem/genblk1_3__U/CE2 (SRAM2RW128x8)   0.0000   0.2976   1.0000   0.0000   0.0700 &   0.5379 r
  fifomem/genblk1_3__U/O2[7] (SRAM2RW128x8)          0.3142   1.0000            0.3735 &   0.9114 f
  fifomem/n88_CDR1 (net)       1  36.6053 
  fifomem/U5/A1 (NAND4X0_LVT)               0.1604   0.2686   1.0000   0.1414   0.1988 &   1.1103 f
  fifomem/U5/Y (NAND4X0_LVT)                         0.1429   1.0000            0.1472 &   1.2575 r
  fifomem/n1 (net)             1   0.9011 
  fifomem/U82/A2 (NOR2X2_LVT)               0.0000   0.1429   1.0000   0.0000   0.0000 &   1.2575 r
  fifomem/U82/Y (NOR2X2_LVT)                         0.0471   1.0000            0.1226 &   1.3801 f
  fifomem/rdata[7] (net)       1   5.7519 
  ZINV_48_inst_424/A (INVX8_LVT)            0.0000   0.0471   1.0000   0.0000   0.0000 &   1.3801 f
  ZINV_48_inst_424/Y (INVX8_LVT)                     0.0485   1.0000            0.0449 &   1.4250 r
  ZINV_48_19 (net)             1  19.5770 
  ZINV_39_f_inst_423/A (INVX16_LVT)         0.0000   0.0489   1.0000   0.0000   0.0040 &   1.4290 r
  ZINV_39_f_inst_423/Y (INVX16_LVT)                  0.0513   1.0000            0.0291 &   1.4581 f
  ZINV_39_f_19 (net)           1  44.4336 
  io_l_rdata_7_/DIN (D8I1025_NS)            0.0000   0.0513   1.0000   0.0000   0.0000 &   1.4581 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                   0.8896   1.0000            1.3877 &   2.8458 f
  rdata[7] (net)               1 1433.8087 
  rdata[7] (out)                            0.0000   0.8896   1.0000   0.0000   0.0000 &   2.8458 f
  data arrival time                                                                        2.8458

  clock rclk (rise edge)                                                        1.2200     1.2200
  clock network delay (propagated)                                              0.0000     1.2200
  clock reconvergence pessimism                                                 0.0000     1.2200
  clock uncertainty                                                            -0.0700     1.1500
  output external delay                                                         0.5000     1.6500
  data required time                                                                       1.6500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6500
  data arrival time                                                                       -2.8458
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1958


  Startpoint: fifomem/genblk1_7__U
               (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          0.0348                     0.0174 &   0.0174 r
  rclk (net)                   1 2505.9136 
  io_b_rclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_rclk/DOUT (I1025_NS)                          0.2789   1.0000            0.4505 &   0.4679 r
  io_b_rclk_net (net)          7  95.4280 
  cto_buf_1810/A (NBUFFX32_LVT)             0.0000   0.1997   1.0000   0.0000  -0.0401 &   0.4279 r
  cto_buf_1810/Y (NBUFFX32_LVT)                      0.0806   1.0000            0.1232 &   0.5511 r
  cts2 (net)                  30  49.9848 
  fifomem/genblk1_7__U/CE2 (SRAM2RW128x8)   0.0000   0.0806   1.0000   0.0000   0.0000 &   0.5511 r
  fifomem/genblk1_7__U/O2[2] (SRAM2RW128x8)          0.3000   1.0000            0.2928 &   0.8439 f
  fifomem/n52 (net)            1  32.9552 
  fifomem/ctmTdsLR_2_2070/A (INVX2_LVT)     0.1314   0.2802   1.0000   0.1071   0.1664 &   1.0103 f
  fifomem/ctmTdsLR_2_2070/Y (INVX2_LVT)              0.1165   1.0000            0.0825 &   1.0928 r
  fifomem/copt_net_271 (net)   1   1.0283 
  fifomem/ctmTdsLR_1_2069/A2 (OR2X4_LVT)    0.0145   0.1165   1.0000   0.0105   0.0105 &   1.1032 r
  fifomem/ctmTdsLR_1_2069/Y (OR2X4_LVT)              0.0665   1.0000            0.1225 &   1.2257 r
  fifomem/ZBUF_21_16 (net)     1  10.8815 
  fifomem/ctmTdsLR_1_344/A2 (OR2X4_LVT)     0.0000   0.0665   1.0000   0.0000   0.0009 &   1.2266 r
  fifomem/ctmTdsLR_1_344/Y (OR2X4_LVT)               0.0662   1.0000            0.1085 &   1.3351 r
  fifomem/rdata[2] (net)       1  10.7618 
  ZINV_14_inst_2142/A (INVX16_LVT)          0.0000   0.0662   1.0000   0.0000   0.0000 &   1.3352 r
  ZINV_14_inst_2142/Y (INVX16_LVT)                   0.0528   1.0000            0.0296 &   1.3648 f
  ZINV_14_19 (net)             1  34.9951 
  io_l_rdata_2_/DIN (D8I1025_NS)            0.0000   0.0528   1.0000   0.0000   0.0000 &   1.3648 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                   0.8894   1.0000            1.3883 &   2.7530 f
  rdata[2] (net)               1 1433.8087 
  rdata[2] (out)                            0.0000   0.8894   1.0000   0.0000   0.0000 &   2.7530 f
  data arrival time                                                                        2.7530

  clock rclk (rise edge)                                                        1.2200     1.2200
  clock network delay (propagated)                                              0.0000     1.2200
  clock reconvergence pessimism                                                 0.0000     1.2200
  clock uncertainty                                                            -0.0700     1.1500
  output external delay                                                         0.5000     1.6500
  data required time                                                                       1.6500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6500
  data arrival time                                                                       -2.7530
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1030


  Startpoint: fifomem/genblk1_7__U
               (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          0.0348                     0.0174 &   0.0174 r
  rclk (net)                   1 2505.9136 
  io_b_rclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_rclk/DOUT (I1025_NS)                          0.2789   1.0000            0.4505 &   0.4679 r
  io_b_rclk_net (net)          7  95.4280 
  cto_buf_1810/A (NBUFFX32_LVT)             0.0000   0.1997   1.0000   0.0000  -0.0401 &   0.4279 r
  cto_buf_1810/Y (NBUFFX32_LVT)                      0.0806   1.0000            0.1232 &   0.5511 r
  cts2 (net)                  30  49.9848 
  fifomem/genblk1_7__U/CE2 (SRAM2RW128x8)   0.0000   0.0806   1.0000   0.0000   0.0000 &   0.5511 r
  fifomem/genblk1_7__U/O2[4] (SRAM2RW128x8)          0.1921   1.0000            0.2149 &   0.7660 f
  fifomem/n145 (net)           1  20.1886 
  fifomem/U15/A (NBUFFX8_LVT)               0.0731   0.1763   1.0000   0.0598   0.0934 &   0.8594 f
  fifomem/U15/Y (NBUFFX8_LVT)                        0.0633   1.0000            0.1352 &   0.9946 f
  fifomem/n68 (net)            1  13.8802 
  fifomem/ctmTdsLR_1_334/A1 (NAND4X0_LVT)   0.0000   0.0634   1.0000   0.0000   0.0024 &   0.9970 f
  fifomem/ctmTdsLR_1_334/Y (NAND4X0_LVT)             0.0720   1.0000            0.0680 &   1.0649 r
  fifomem/n162_CDR1 (net)      1   0.8408 
  fifomem/ZBUF_41_inst_2157/A (NBUFFX2_LVT)
                                            0.0050   0.0720   1.0000   0.0035   0.0035 &   1.0684 r
  fifomem/ZBUF_41_inst_2157/Y (NBUFFX2_LVT)          0.0553   1.0000            0.0793 &   1.1477 r
  fifomem/ZBUF_41_21 (net)     1   5.7470 
  fifomem/ZINV_27_inst_2156/A (INVX8_LVT)   0.0000   0.0553   1.0000   0.0000   0.0000 &   1.1477 r
  fifomem/ZINV_27_inst_2156/Y (INVX8_LVT)            0.0336   1.0000            0.0217 &   1.1694 f
  fifomem/ZINV_27_21 (net)     1   9.5613 
  fifomem/ctmTdsLR_1_2071/A1 (AND2X1_LVT)   0.0014   0.0336   1.0000   0.0009   0.0016 &   1.1710 f
  fifomem/ctmTdsLR_1_2071/Y (AND2X1_LVT)             0.0454   1.0000            0.0763 &   1.2474 f
  fifomem/rdata[4] (net)       1   2.8671 
  ZINV_30_inst_95/A (INVX4_LVT)             0.0000   0.0454   1.0000   0.0000   0.0000 &   1.2474 f
  ZINV_30_inst_95/Y (INVX4_LVT)                      0.0476   1.0000            0.0493 &   1.2966 r
  ZINV_30_9 (net)              1  11.2343 
  ZINV_22_inst_94/A (INVX16_LVT)            0.0000   0.0476   1.0000   0.0000   0.0001 &   1.2967 r
  ZINV_22_inst_94/Y (INVX16_LVT)                     0.0510   1.0000            0.0296 &   1.3263 f
  ZINV_22_9 (net)              1  45.6400 
  io_l_rdata_4_/DIN (D8I1025_NS)            0.0000   0.0510   1.0000   0.0000   0.0000 &   1.3263 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                   0.8897   1.0000            1.3876 &   2.7139 f
  rdata[4] (net)               1 1433.8087 
  rdata[4] (out)                            0.0000   0.8897   1.0000   0.0000   0.0000 &   2.7139 f
  data arrival time                                                                        2.7139

  clock rclk (rise edge)                                                        1.2200     1.2200
  clock network delay (propagated)                                              0.0000     1.2200
  clock reconvergence pessimism                                                 0.0000     1.2200
  clock uncertainty                                                            -0.0700     1.1500
  output external delay                                                         0.5000     1.6500
  data required time                                                                       1.6500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6500
  data arrival time                                                                       -2.7139
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0639


  Startpoint: fifomem/genblk1_7__U
               (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          0.0348                     0.0174 &   0.0174 r
  rclk (net)                   1 2505.9136 
  io_b_rclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_rclk/DOUT (I1025_NS)                          0.2789   1.0000            0.4505 &   0.4679 r
  io_b_rclk_net (net)          7  95.4280 
  cto_buf_1810/A (NBUFFX32_LVT)             0.0000   0.1997   1.0000   0.0000  -0.0401 &   0.4279 r
  cto_buf_1810/Y (NBUFFX32_LVT)                      0.0806   1.0000            0.1232 &   0.5511 r
  cts2 (net)                  30  49.9848 
  fifomem/genblk1_7__U/CE2 (SRAM2RW128x8)   0.0000   0.0806   1.0000   0.0000   0.0000 &   0.5511 r
  fifomem/genblk1_7__U/O2[5] (SRAM2RW128x8)          0.2637   1.0000            0.2660 &   0.8171 f
  fifomem/n76 (net)            1  28.5949 
  fifomem/ctmTdsLR_3_328/A (INVX2_LVT)      0.0944   0.2451   1.0000   0.0751   0.1264 &   0.9435 f
  fifomem/ctmTdsLR_3_328/Y (INVX2_LVT)               0.1044   1.0000            0.0770 &   1.0205 r
  fifomem/popt_net_137 (net)   1   1.1244 
  fifomem/ctmTdsLR_1_326/A2 (OR2X4_LVT)     0.0118   0.1044   1.0000   0.0082   0.0083 &   1.0288 r
  fifomem/ctmTdsLR_1_326/Y (OR2X4_LVT)               0.0848   1.0000            0.1329 &   1.1617 r
  fifomem/ZBUF_21_14 (net)     1  17.6510 
  fifomem/U88/A2 (OR2X4_LVT)                0.0000   0.0850   1.0000   0.0000   0.0035 &   1.1651 r
  fifomem/U88/Y (OR2X4_LVT)                          0.0677   1.0000            0.1138 &   1.2790 r
  fifomem/rdata[5] (net)       1  10.8268 
  ZINV_14_inst_2141/A (INVX16_LVT)          0.0000   0.0677   1.0000   0.0000   0.0000 &   1.2790 r
  ZINV_14_inst_2141/Y (INVX16_LVT)                   0.0587   1.0000            0.0309 &   1.3099 f
  ZINV_14_18 (net)             1  41.1362 
  io_l_rdata_5_/DIN (D8I1025_NS)            0.0000   0.0587   1.0000   0.0000   0.0000 &   1.3099 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                   0.8884   1.0000            1.3904 &   2.7003 f
  rdata[5] (net)               1 1433.8087 
  rdata[5] (out)                            0.0000   0.8884   1.0000   0.0000   0.0000 &   2.7003 f
  data arrival time                                                                        2.7003

  clock rclk (rise edge)                                                        1.2200     1.2200
  clock network delay (propagated)                                              0.0000     1.2200
  clock reconvergence pessimism                                                 0.0000     1.2200
  clock uncertainty                                                            -0.0700     1.1500
  output external delay                                                         0.5000     1.6500
  data required time                                                                       1.6500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6500
  data arrival time                                                                       -2.7003
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0503


  Startpoint: fifomem/genblk1_0__U
               (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          0.0348                     0.0174 &   0.0174 r
  rclk (net)                   1 2505.9136 
  io_b_rclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_rclk/DOUT (I1025_NS)                          0.2789   1.0000            0.4505 &   0.4679 r
  io_b_rclk_net (net)          7  95.4280 
  fifomem/cto_buf_1811/A (NBUFFX32_LVT)     0.0000   0.2051   1.0000   0.0000  -0.0143 &   0.4537 r
  fifomem/cto_buf_1811/Y (NBUFFX32_LVT)              0.0735   1.0000            0.1167 &   0.5703 r
  fifomem/cts1 (net)           4  28.1913 
  fifomem/genblk1_0__U/CE2 (SRAM2RW128x8)   0.0000   0.0735   1.0000   0.0000   0.0000 &   0.5703 r
  fifomem/genblk1_0__U/O2[0] (SRAM2RW128x8)          0.1916   1.0000            0.2126 &   0.7829 f
  fifomem/n29 (net)            1  20.1251 
  fifomem/U26/A3 (NAND4X0_LVT)              0.1066   0.1758   1.0000   0.0909   0.1242 &   0.9072 f
  fifomem/U26/Y (NAND4X0_LVT)                        0.1065   1.0000            0.1245 &   1.0317 r
  fifomem/n15 (net)            1   0.6911 
  fifomem/ZBUF_21_inst_2158/A (NBUFFX2_LVT)
                                            0.0000   0.1065   1.0000   0.0000   0.0000 &   1.0317 r
  fifomem/ZBUF_21_inst_2158/Y (NBUFFX2_LVT)          0.0652   1.0000            0.0891 &   1.1208 r
  fifomem/ZBUF_21_21 (net)     1   7.0539 
  fifomem/U27/A2 (NOR2X2_LVT)               0.0139   0.0652   1.0000   0.0106   0.0108 &   1.1317 r
  fifomem/U27/Y (NOR2X2_LVT)                         0.0329   1.0000            0.0970 &   1.2286 f
  fifomem/rdata[0] (net)       1   2.1754 
  ZBUF_4_inst_2160/A (NBUFFX16_LVT)         0.0000   0.0329   1.0000   0.0000   0.0000 &   1.2286 f
  ZBUF_4_inst_2160/Y (NBUFFX16_LVT)                  0.0523   1.0000            0.0811 &   1.3097 f
  ZBUF_4_22 (net)              1  33.9095 
  io_l_rdata_0_/DIN (D8I1025_NS)            0.0000   0.0523   1.0000   0.0000   0.0000 &   1.3097 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                   0.8895   1.0000            1.3881 &   2.6978 f
  rdata[0] (net)               1 1433.8087 
  rdata[0] (out)                            0.0000   0.8895   1.0000   0.0000   0.0000 &   2.6978 f
  data arrival time                                                                        2.6978

  clock rclk (rise edge)                                                        1.2200     1.2200
  clock network delay (propagated)                                              0.0000     1.2200
  clock reconvergence pessimism                                                 0.0000     1.2200
  clock uncertainty                                                            -0.0700     1.1500
  output external delay                                                         0.5000     1.6500
  data required time                                                                       1.6500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6500
  data arrival time                                                                       -2.6978
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0478


  Startpoint: fifomem/genblk1_7__U
               (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          0.0348                     0.0174 &   0.0174 r
  rclk (net)                   1 2505.9136 
  io_b_rclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_rclk/DOUT (I1025_NS)                          0.2789   1.0000            0.4505 &   0.4679 r
  io_b_rclk_net (net)          7  95.4280 
  cto_buf_1810/A (NBUFFX32_LVT)             0.0000   0.1997   1.0000   0.0000  -0.0401 &   0.4279 r
  cto_buf_1810/Y (NBUFFX32_LVT)                      0.0806   1.0000            0.1232 &   0.5511 r
  cts2 (net)                  30  49.9848 
  fifomem/genblk1_7__U/CE2 (SRAM2RW128x8)   0.0000   0.0806   1.0000   0.0000   0.0000 &   0.5511 r
  fifomem/genblk1_7__U/O2[3] (SRAM2RW128x8)          0.1665   1.0000            0.1952 &   0.7463 f
  fifomem/n60 (net)            1  17.0352 
  fifomem/U3/A (NBUFFX16_LVT)               0.0078   0.1529   1.0000   0.0060   0.0355 &   0.7818 f
  fifomem/U3/Y (NBUFFX16_LVT)                        0.0556   1.0000            0.1250 &   0.9068 f
  fifomem/n20 (net)            1  15.0072 
  fifomem/ctmTdsLR_1_336/A1 (NAND3X0_LVT)   0.0090   0.0558   1.0000   0.0066   0.0092 &   0.9160 f
  fifomem/ctmTdsLR_1_336/Y (NAND3X0_LVT)             0.0825   1.0000            0.0699 &   0.9859 r
  fifomem/n12 (net)            1   1.6784 
  fifomem/ZBUF_21_inst_2140/A (NBUFFX8_LVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0000 &   0.9859 r
  fifomem/ZBUF_21_inst_2140/Y (NBUFFX8_LVT)          0.0409   1.0000            0.0824 &   1.0683 r
  fifomem/ZBUF_21_18 (net)     1   8.2335 
  fifomem/ctmTdsLR_1_351/A2 (NOR2X2_LVT)    0.0000   0.0409   1.0000   0.0000   0.0005 &   1.0688 r
  fifomem/ctmTdsLR_1_351/Y (NOR2X2_LVT)              0.0375   1.0000            0.0957 &   1.1645 f
  fifomem/rdata[3] (net)       1   3.4921 
  ZBUF_4_inst_2143/A (NBUFFX32_LVT)         0.0000   0.0375   1.0000   0.0000   0.0000 &   1.1645 f
  ZBUF_4_inst_2143/Y (NBUFFX32_LVT)                  0.0512   1.0000            0.0796 &   1.2441 f
  ZBUF_4_19 (net)              1  40.1009 
  io_l_rdata_3_/DIN (D8I1025_NS)            0.0000   0.0512   1.0000   0.0000   0.0000 &   1.2441 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                   0.8897   1.0000            1.3877 &   2.6318 f
  rdata[3] (net)               1 1433.8087 
  rdata[3] (out)                            0.0000   0.8897   1.0000   0.0000   0.0000 &   2.6318 f
  data arrival time                                                                        2.6318

  clock rclk (rise edge)                                                        1.2200     1.2200
  clock network delay (propagated)                                              0.0000     1.2200
  clock reconvergence pessimism                                                 0.0000     1.2200
  clock uncertainty                                                            -0.0700     1.1500
  output external delay                                                         0.5000     1.6500
  data required time                                                                       1.6500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6500
  data arrival time                                                                       -2.6318
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9818


  Startpoint: fifomem/genblk1_0__U
               (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          0.0348                     0.0174 &   0.0174 r
  rclk (net)                   1 2505.9136 
  io_b_rclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_rclk/DOUT (I1025_NS)                          0.2789   1.0000            0.4505 &   0.4679 r
  io_b_rclk_net (net)          7  95.4280 
  fifomem/cto_buf_1811/A (NBUFFX32_LVT)     0.0000   0.2051   1.0000   0.0000  -0.0143 &   0.4537 r
  fifomem/cto_buf_1811/Y (NBUFFX32_LVT)              0.0735   1.0000            0.1167 &   0.5703 r
  fifomem/cts1 (net)           4  28.1913 
  fifomem/genblk1_0__U/CE2 (SRAM2RW128x8)   0.0000   0.0735   1.0000   0.0000   0.0000 &   0.5703 r
  fifomem/genblk1_0__U/O2[1] (SRAM2RW128x8)          0.1816   1.0000            0.2046 &   0.7749 f
  fifomem/n37_CDR1 (net)       1  18.8588 
  fifomem/U8/A4 (NAND4X0_LVT)               0.0706   0.1668   1.0000   0.0579   0.0901 &   0.8650 f
  fifomem/U8/Y (NAND4X0_LVT)                         0.1529   1.0000            0.1708 &   1.0358 r
  fifomem/n168 (net)           1   3.2374 
  fifomem/ctmTdsLR_2_349/A (INVX2_LVT)      0.0127   0.1529   1.0000   0.0088   0.0089 &   1.0447 r
  fifomem/ctmTdsLR_2_349/Y (INVX2_LVT)               0.0572   1.0000            0.0056 &   1.0503 f
  fifomem/popt_net_142 (net)   1   0.7721 
  fifomem/ctmTdsLR_1_350/A2 (AND2X1_LVT)    0.0000   0.0572   1.0000   0.0000   0.0000 &   1.0503 f
  fifomem/ctmTdsLR_1_350/Y (AND2X1_LVT)              0.0417   1.0000            0.0897 &   1.1400 f
  fifomem/rdata[1] (net)       1   2.3264 
  ZBUF_4_inst_2159/A (NBUFFX16_LVT)         0.0000   0.0417   1.0000   0.0000   0.0000 &   1.1400 f
  ZBUF_4_inst_2159/Y (NBUFFX16_LVT)                  0.0507   1.0000            0.0844 &   1.2244 f
  ZBUF_4_21 (net)              1  31.0210 
  io_l_rdata_1_/DIN (D8I1025_NS)            0.0000   0.0507   1.0000   0.0000   0.0000 &   1.2244 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                   0.8898   1.0000            1.3875 &   2.6119 f
  rdata[1] (net)               1 1433.8087 
  rdata[1] (out)                            0.0000   0.8898   1.0000   0.0000   0.0000 &   2.6119 f
  data arrival time                                                                        2.6119

  clock rclk (rise edge)                                                        1.2200     1.2200
  clock network delay (propagated)                                              0.0000     1.2200
  clock reconvergence pessimism                                                 0.0000     1.2200
  clock uncertainty                                                            -0.0700     1.1500
  output external delay                                                         0.5000     1.6500
  data required time                                                                       1.6500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6500
  data arrival time                                                                       -2.6119
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9619


  Startpoint: rptr_empty/rempty_reg
               (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          0.0348                     0.0174 &   0.0174 r
  rclk (net)                   1 2505.9136 
  io_b_rclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_rclk/DOUT (I1025_NS)                          0.2789   1.0000            0.4505 &   0.4679 r
  io_b_rclk_net (net)          7  95.4280 
  cto_buf_1808/A (NBUFFX32_LVT)             0.0000   0.2012   1.0000   0.0000  -0.0309 &   0.4370 r
  cto_buf_1808/Y (NBUFFX32_LVT)                      0.0590   1.0000            0.1098 &   0.5468 r
  cts0 (net)                   5  13.1178 
  rptr_empty/rempty_reg/CLK (SDFFASX1_LVT)
                                            0.0000   0.0590   1.0000   0.0000   0.0004 &   0.5472 r
  rptr_empty/rempty_reg/QN (SDFFASX1_LVT)            0.0902   1.0000            0.2310 &   0.7782 r
  rptr_empty/rempty_BAR (net)
                               1   1.7532 
  ZBUF_180_inst_2126/A (NBUFFX8_LVT)        0.0000   0.0902   1.0000   0.0000   0.0000 &   0.7782 r
  ZBUF_180_inst_2126/Y (NBUFFX8_LVT)                 0.0500   1.0000            0.0916 &   0.8698 r
  ZBUF_180_18 (net)            6  13.9364 
  ZINV_36_inst_53/A (INVX8_LVT)             0.0015   0.0500   1.0000   0.0010   0.0022 &   0.8720 r
  ZINV_36_inst_53/Y (INVX8_LVT)                      0.0333   1.0000            0.0232 &   0.8952 f
  ZINV_36_3 (net)              1  10.9818 
  ZINV_99_inst_422/A (INVX16_LVT)           0.0000   0.0333   1.0000   0.0000   0.0001 &   0.8953 f
  ZINV_99_inst_422/Y (INVX16_LVT)                    0.0462   1.0000            0.0345 &   0.9298 r
  ZINV_99_19 (net)             1  43.5315 
  ZINV_85_inst_421/A (INVX32_LVT)           0.0000   0.0576   1.0000   0.0000   0.0194 &   0.9492 r
  ZINV_85_inst_421/Y (INVX32_LVT)                    0.0443   1.0000            0.0195 &   0.9687 f
  ZINV_85_19 (net)             1  44.0081 
  io_t_rempty/DIN (D8I1025_NS)              0.0000   0.0443   1.0000   0.0000   0.0000 &   0.9687 f
  io_t_rempty/PADIO (D8I1025_NS)                     0.8908   1.0000            1.3852 &   2.3539 f
  rempty (net)                 1 1433.8087 
  rempty (out)                              0.0000   0.8908   1.0000   0.0000   0.0000 &   2.3539 f
  data arrival time                                                                        2.3539

  clock rclk (rise edge)                                                        1.2200     1.2200
  clock network delay (propagated)                                              0.0000     1.2200
  clock reconvergence pessimism                                                 0.0000     1.2200
  clock uncertainty                                                            -0.0700     1.1500
  output external delay                                                         0.5000     1.6500
  data required time                                                                       1.6500
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6500
  data arrival time                                                                       -2.3539
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7039


  Startpoint: wptr_full/wfull_reg
               (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          0.0348                     0.0174 &   0.0174 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_wclk/DOUT (I1025_NS)                          0.3087   1.0000            0.4749 &   0.4923 r
  io_b_wclk_net (net)         52 148.2486 
  wptr_full/wfull_reg/CLK (SDFFARX1_LVT)    0.0058   0.2263   1.0000   0.0045  -0.0041 &   0.4882 r
  wptr_full/wfull_reg/QN (SDFFARX1_LVT)              0.0855   1.0000            0.2505 &   0.7386 r
  wptr_full/wfull_BAR (net)    2   2.8198 
  ctmTdsLR_1_341/A (IBUFFX32_LVT)           0.0000   0.0855   1.0000   0.0000   0.0000 &   0.7387 r
  ctmTdsLR_1_341/Y (IBUFFX32_LVT)                    0.0550   1.0000            0.1182 &   0.8569 f
  HFSNET_5 (net)               1  54.5003 
  io_t_wfull/DIN (D8I1025_NS)               0.0000   0.0550   1.0000   0.0000   0.0000 &   0.8569 f
  io_t_wfull/PADIO (D8I1025_NS)                      0.8890   1.0000            1.3891 &   2.2459 f
  wfull (net)                  1 1433.8087 
  wfull (out)                               0.0000   0.8890   1.0000   0.0000   0.0000 &   2.2460 f
  data arrival time                                                                        2.2460

  clock wclk (rise edge)                                                        1.1800     1.1800
  clock network delay (propagated)                                              0.0000     1.1800
  clock reconvergence pessimism                                                 0.0000     1.1800
  clock uncertainty                                                            -0.0700     1.1100
  output external delay                                                         0.5000     1.6100
  data required time                                                                       1.6100
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.6100
  data arrival time                                                                       -2.2460
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6360


  Startpoint: wptr_full/wbin_reg_3_
               (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
               (rising edge-triggered flip-flop clocked by wclk)
  Last common pin: io_b_wclk/DOUT
  Path Group: wclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          0.0348                     0.0174 &   0.0174 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_wclk/DOUT (I1025_NS)                          0.3087   1.0000            0.4749 &   0.4923 r
  io_b_wclk_net (net)         52 148.2486 
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_LVT)
                                            0.0058   0.2263   1.0000   0.0045  -0.0043 &   0.4879 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_LVT)             0.0664   1.0000            0.3170 &   0.8050 r
  wptr_full/n214 (net)         2   2.4041 
  wptr_full/ZBUF_57_inst_1836/A (NBUFFX2_LVT)
                                            0.0000   0.0664   1.0000   0.0000   0.0000 &   0.8050 r
  wptr_full/ZBUF_57_inst_1836/Y (NBUFFX2_LVT)        0.0445   1.0000            0.0711 &   0.8761 r
  wptr_full/ZBUF_57_0 (net)    4   3.8184 
  wptr_full/ctmTdsLR_2_1977/A1 (AND2X1_LVT)
                                            0.0016   0.0445   1.0000   0.0011   0.0011 &   0.8772 r
  wptr_full/ctmTdsLR_2_1977/Y (AND2X1_LVT)           0.0387   1.0000            0.0583 &   0.9355 r
  wptr_full/copt_net_214 (net)
                               1   0.9341 
  wptr_full/ctmTdsLR_2_1979/A2 (NAND4X0_LVT)
                                            0.0025   0.0387   1.0000   0.0017   0.0018 &   0.9373 r
  wptr_full/ctmTdsLR_2_1979/Y (NAND4X0_LVT)          0.0712   1.0000            0.0580 &   0.9953 f
  wptr_full/copt_net_215 (net)
                               1   0.7333 
  wptr_full/ctmTdsLR_1_2078/A1 (OR2X2_LVT)
                                            0.0000   0.0712   1.0000   0.0000   0.0000 &   0.9953 f
  wptr_full/ctmTdsLR_1_2078/Y (OR2X2_LVT)            0.0543   1.0000            0.1185 &   1.1137 f
  wptr_full/n39 (net)          6   7.2074 
  wptr_full/U136/S0 (MUX21X2_LVT)           0.0016   0.0543   1.0000   0.0011   0.0015 &   1.1152 f
  wptr_full/U136/Y (MUX21X2_LVT)                     0.0586   1.0000            0.1259 &   1.2411 f
  wptr_full/n276 (net)         2   2.4226 
  wptr_full/ctmTdsLR_1_184/S0 (MUX21X2_LVT)
                                            0.0033   0.0586   1.0000   0.0023   0.0023 &   1.2434 f
  wptr_full/ctmTdsLR_1_184/Y (MUX21X2_LVT)           0.0775   1.0000            0.1520 &   1.3954 f
  wptr_full/n237 (net)         1   7.0114 
  wptr_full/ctmTdsLR_2_2080/A1 (XNOR2X2_LVT)
                                            0.0162   0.0775   1.0000   0.0112   0.0115 &   1.4069 f
  wptr_full/ctmTdsLR_2_2080/Y (XNOR2X2_LVT)          0.0405   1.0000            0.1164 &   1.5233 r
  wptr_full/copt_net_275 (net)
                               1   0.9158 
  wptr_full/ctmTdsLR_1_2079/A1 (AND2X1_LVT)
                                            0.0030   0.0405   1.0000   0.0021   0.0021 &   1.5254 r
  wptr_full/ctmTdsLR_1_2079/Y (AND2X1_LVT)           0.0391   1.0000            0.0641 &   1.5895 r
  wptr_full/n266_CDR1 (net)    1   1.6626 
  wptr_full/U52/A3 (NAND4X0_LVT)            0.0022   0.0391   1.0000   0.0015   0.0015 &   1.5910 r
  wptr_full/U52/Y (NAND4X0_LVT)                      0.0703   1.0000            0.0628 &   1.6538 f
  wptr_full/n288 (net)         1   0.7309 
  wptr_full/ZBUF_12_inst_2110/A (NBUFFX2_LVT)
                                            0.0000   0.0703   1.0000   0.0000   0.0000 &   1.6538 f
  wptr_full/ZBUF_12_inst_2110/Y (NBUFFX2_LVT)        0.0371   1.0000            0.0789 &   1.7327 f
  wptr_full/ZBUF_12_16 (net)   1   3.0989 
  wptr_full/ZINV_4_inst_2109/A (INVX4_LVT)
                                            0.0000   0.0371   1.0000   0.0000   0.0000 &   1.7327 f
  wptr_full/ZINV_4_inst_2109/Y (INVX4_LVT)           0.0261   1.0000            0.0293 &   1.7620 r
  wptr_full/ZINV_4_16 (net)    1   3.1683 
  wptr_full/wfull_reg/D (SDFFARX1_LVT)      0.0033   0.0261   1.0000   0.0023   0.0023 &   1.7644 r
  data arrival time                                                                        1.7644

  clock wclk (rise edge)                                                        1.1800     1.1800
  clock source latency                                                          0.0000     1.1800
  wclk (in)                                          0.0348                     0.0174 &   1.1974 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   1.1974 r
  io_b_wclk/DOUT (I1025_NS)                          0.3021   1.0000            0.4717 &   1.6690 r
  io_b_wclk_net (net)         52 139.7315 
  wptr_full/wfull_reg/CLK (SDFFARX1_LVT)   -0.0060   0.2217   1.0000  -0.0010  -0.0110 &   1.6580 r
  clock reconvergence pessimism                                                 0.0032     1.6613
  clock uncertainty                                                            -0.0700     1.5913
  library setup time                                          1.0000           -0.1584     1.4329
  data required time                                                                       1.4329
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.4329
  data arrival time                                                                       -1.7644
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3315


  Startpoint: rptr_empty/rbin_reg_2_
               (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
               (rising edge-triggered flip-flop clocked by rclk)
  Last common pin: cto_buf_1808/Y
  Path Group: rclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          0.0348                     0.0174 &   0.0174 r
  rclk (net)                   1 2505.9136 
  io_b_rclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_rclk/DOUT (I1025_NS)                          0.2789   1.0000            0.4505 &   0.4679 r
  io_b_rclk_net (net)          7  95.4280 
  cto_buf_1808/A (NBUFFX32_LVT)             0.0000   0.2012   1.0000   0.0000  -0.0309 &   0.4370 r
  cto_buf_1808/Y (NBUFFX32_LVT)                      0.0590   1.0000            0.1098 &   0.5468 r
  cts0 (net)                   5  13.1178 
  rptr_empty/rbin_reg_2_/CLK (SDFFASX2_LVT)
                                            0.0000   0.0590   1.0000   0.0000   0.0004 &   0.5472 r
  rptr_empty/rbin_reg_2_/QN (SDFFASX2_LVT)           0.1041   1.0000            0.2522 &   0.7993 r
  rptr_empty/raddr_2_ (net)    2   4.1158 
  HFSBUF_285_23/A (NBUFFX8_LVT)             0.0162   0.1041   1.0000   0.0105   0.0105 &   0.8099 r
  HFSBUF_285_23/Y (NBUFFX8_LVT)                      0.0526   1.0000            0.0953 &   0.9052 r
  HFSNET_3 (net)              11  14.2140 
  rptr_empty/U16/A1 (AND2X1_LVT)            0.0025   0.0527   1.0000   0.0017   0.0023 &   0.9075 r
  rptr_empty/U16/Y (AND2X1_LVT)                      0.0392   1.0000            0.0653 &   0.9729 r
  rptr_empty/n3 (net)          1   1.5731 
  rptr_empty/ctmTdsLR_1_228/A2 (NAND3X0_LVT)
                                            0.0042   0.0392   1.0000   0.0029   0.0030 &   0.9758 r
  rptr_empty/ctmTdsLR_1_228/Y (NAND3X0_LVT)          0.0818   1.0000            0.0574 &   1.0332 f
  rptr_empty/n4 (net)          1   1.0917 
  rptr_empty/ropt_d_inst_2161/A (NBUFFX2_LVT)
                                            0.0000   0.0818   1.0000   0.0000   0.0000 &   1.0332 f
  rptr_empty/ropt_d_inst_2161/Y (NBUFFX2_LVT)        0.0383   1.0000            0.0818 &   1.1150 f
  rptr_empty/ropt_net_298 (net)
                               2   2.7533 
  rptr_empty/U28/A3 (OR3X2_LVT)             0.0024   0.0383   1.0000   0.0017   0.0017 &   1.1168 f
  rptr_empty/U28/Y (OR3X2_LVT)                       0.0648   1.0000            0.1106 &   1.2274 f
  rptr_empty/n31 (net)         3   7.1344 
  rptr_empty/U118/A1 (XNOR2X2_LVT)          0.0030   0.0648   1.0000   0.0021   0.0022 &   1.2295 f
  rptr_empty/U118/Y (XNOR2X2_LVT)                    0.0564   1.0000            0.1316 &   1.3611 r
  rptr_empty/n198 (net)        3   4.0007 
  rptr_empty/ctmTdsLR_3_1992/A2 (AND2X1_LVT)
                                            0.0058   0.0564   1.0000   0.0040   0.0040 &   1.3652 r
  rptr_empty/ctmTdsLR_3_1992/Y (AND2X1_LVT)          0.0482   1.0000            0.0764 &   1.4416 r
  rptr_empty/copt_net_221 (net)
                               1   2.4871 
  rptr_empty/ctmTdsLR_1_1990/A2 (OA21X1_LVT)
                                            0.0057   0.0482   1.0000   0.0040   0.0040 &   1.4456 r
  rptr_empty/ctmTdsLR_1_1990/Y (OA21X1_LVT)          0.0387   1.0000            0.0766 &   1.5221 r
  rptr_empty/popt_net_92 (net)
                               1   1.0379 
  rptr_empty/ctmTdsLR_1_2039/A3 (NAND4X0_LVT)
                                            0.0019   0.0387   1.0000   0.0013   0.0013 &   1.5234 r
  rptr_empty/ctmTdsLR_1_2039/Y (NAND4X0_LVT)         0.0826   1.0000            0.0715 &   1.5949 f
  rptr_empty/n127_CDR1 (net)   1   1.1541 
  rptr_empty/ctmTdsLR_1_260/A2 (NOR3X2_LVT)
                                            0.0156   0.0826   1.0000   0.0112   0.0112 &   1.6061 f
  rptr_empty/ctmTdsLR_1_260/Y (NOR3X2_LVT)           0.0544   1.0000            0.1638 &   1.7699 r
  rptr_empty/rempty_val (net)
                               1   5.9047 
  rptr_empty/rempty_reg/D (SDFFASX1_LVT)    0.0130   0.0544   1.0000   0.0092   0.0094 &   1.7793 r
  data arrival time                                                                        1.7793

  clock rclk (rise edge)                                                        1.2200     1.2200
  clock source latency                                                          0.0000     1.2200
  rclk (in)                                          0.0348                     0.0174 &   1.2374 r
  rclk (net)                   1 2505.9136 
  io_b_rclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   1.2374 r
  io_b_rclk/DOUT (I1025_NS)                          0.2768   1.0000            0.4483 &   1.6857 r
  io_b_rclk_net (net)          7  90.9734 
  cto_buf_1808/A (NBUFFX32_LVT)             0.0000   0.1992   1.0000   0.0000  -0.0310 &   1.6547 r
  cto_buf_1808/Y (NBUFFX32_LVT)                      0.0584   1.0000            0.1090 &   1.7637 r
  cts0 (net)                   5  12.0875 
  rptr_empty/rempty_reg/CLK (SDFFASX1_LVT)
                                            0.0000   0.0584   1.0000   0.0000   0.0003 &   1.7640 r
  clock reconvergence pessimism                                                 0.0031     1.7671
  clock uncertainty                                                            -0.0700     1.6971
  library setup time                                          1.0000           -0.1659     1.5312
  data required time                                                                       1.5312
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.5312
  data arrival time                                                                       -1.7793
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2481


  Startpoint: wptr_full/wbin_reg_7_
               (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
               (rising edge-triggered flip-flop clocked by wclk)
  Last common pin: io_b_wclk/DOUT
  Path Group: wclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          0.0348                     0.0174 &   0.0174 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_wclk/DOUT (I1025_NS)                          0.3087   1.0000            0.4749 &   0.4923 r
  io_b_wclk_net (net)         52 148.2486 
  wptr_full/wbin_reg_7_/CLK (SDFFARX2_LVT)
                                            0.0058   0.2259   1.0000   0.0045  -0.0049 &   0.4874 r
  wptr_full/wbin_reg_7_/Q (SDFFARX2_LVT)             0.0500   1.0000            0.3058 &   0.7931 f
  wptr_full/ropt_0 (net)       1   1.9628 
  wptr_full/ropt_d_inst_2162/A (NBUFFX8_LVT)
                                            0.0000   0.0500   1.0000   0.0000   0.0000 &   0.7931 f
  wptr_full/ropt_d_inst_2162/Y (NBUFFX8_LVT)         0.0402   1.0000            0.0834 &   0.8765 f
  wptr_full/waddr_7_ (net)    11  13.4285 
  wptr_full/ctmTdsLR_2_181/A1 (AND2X1_LVT)
                                            0.0003   0.0402   1.0000   0.0002   0.0002 &   0.8767 f
  wptr_full/ctmTdsLR_2_181/Y (AND2X1_LVT)            0.0357   1.0000            0.0642 &   0.9409 f
  wptr_full/popt_net_48 (net)
                               1   0.7973 
  wptr_full/ctmTdsLR_1_1936/A2 (AND3X1_LVT)
                                            0.0060   0.0357   1.0000   0.0043   0.0043 &   0.9453 f
  wptr_full/ctmTdsLR_1_1936/Y (AND3X1_LVT)           0.0426   1.0000            0.0852 &   1.0305 f
  wptr_full/n42 (net)          1   1.1727 
  wptr_full/ctmTdsLR_1_1934/A1 (AND3X1_LVT)
                                            0.0042   0.0426   1.0000   0.0029   0.0029 &   1.0335 f
  wptr_full/ctmTdsLR_1_1934/Y (AND3X1_LVT)           0.0552   1.0000            0.0949 &   1.1284 f
  wptr_full/n280 (net)         1   2.7394 
  wptr_full/ZINV_197_inst_2148/A (INVX4_LVT)
                                            0.0000   0.0552   1.0000   0.0000   0.0000 &   1.1284 f
  wptr_full/ZINV_197_inst_2148/Y (INVX4_LVT)         0.0435   1.0000            0.0477 &   1.1762 r
  wptr_full/ZINV_197_20 (net)
                               4   8.0641 
  wptr_full/U150/A1 (XOR2X2_LVT)            0.0015   0.0435   1.0000   0.0010   0.0011 &   1.1773 r
  wptr_full/U150/Y (XOR2X2_LVT)                      0.0664   1.0000            0.1387 &   1.3160 f
  wptr_full/n107 (net)         4   6.0976 
  wptr_full/U72/S0 (MUX21X2_LVT)            0.0129   0.0664   1.0000   0.0087   0.0088 &   1.3248 f
  wptr_full/U72/Y (MUX21X2_LVT)                      0.0593   1.0000            0.1273 &   1.4521 f
  wptr_full/n122 (net)         1   1.6879 
  wptr_full/wptr_reg_9_/D (SDFFARX1_LVT)    0.0075   0.0593   1.0000   0.0052   0.0052 &   1.4573 f
  data arrival time                                                                        1.4573

  clock wclk (rise edge)                                                        1.1800     1.1800
  clock source latency                                                          0.0000     1.1800
  wclk (in)                                          0.0348                     0.0174 &   1.1974 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   1.1974 r
  io_b_wclk/DOUT (I1025_NS)                          0.3021   1.0000            0.4717 &   1.6690 r
  io_b_wclk_net (net)         52 139.7315 
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_LVT)
                                           -0.0063   0.2204   1.0000  -0.0010  -0.0154 &   1.6537 r
  clock reconvergence pessimism                                                 0.0032     1.6569
  clock uncertainty                                                            -0.0700     1.5869
  library setup time                                          1.0000           -0.1807     1.4062
  data required time                                                                       1.4062
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.4062
  data arrival time                                                                       -1.4573
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0511


  Startpoint: wptr_full/wbin_reg_8_
               (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
               (rising edge-triggered flip-flop clocked by wclk)
  Last common pin: io_b_wclk/DOUT
  Path Group: wclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          0.0348                     0.0174 &   0.0174 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_wclk/DOUT (I1025_NS)                          0.3087   1.0000            0.4749 &   0.4923 r
  io_b_wclk_net (net)         52 148.2486 
  wptr_full/wbin_reg_8_/CLK (SDFFARX2_LVT)
                                            0.0058   0.2260   1.0000   0.0045  -0.0057 &   0.4866 r
  wptr_full/wbin_reg_8_/Q (SDFFARX2_LVT)             0.1117   1.0000            0.3866 &   0.8731 r
  wptr_full/waddr_8_ (net)    10  11.8380 
  wptr_full/U35/A1 (AND2X1_LVT)             0.0058   0.1118   1.0000   0.0040   0.0050 &   0.8782 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0406   1.0000            0.0652 &   0.9434 r
  wptr_full/n17 (net)          1   1.1266 
  wptr_full/U71/A1 (NAND3X0_LVT)            0.0055   0.0406   1.0000   0.0038   0.0038 &   0.9472 r
  wptr_full/U71/Y (NAND3X0_LVT)                      0.1017   1.0000            0.0760 &   1.0232 f
  wptr_full/n225 (net)         1   2.3474 
  wptr_full/ctmTdsLR_1_318/A2 (OR4X4_LVT)   0.0148   0.1017   1.0000   0.0103   0.0103 &   1.0335 f
  wptr_full/ctmTdsLR_1_318/Y (OR4X4_LVT)             0.0393   1.0000            0.2096 &   1.2431 f
  wptr_full/ZINV_221_11 (net)
                               3   9.2054 
  wptr_full/ZBUF_35_inst_123/A (NBUFFX8_LVT)
                                            0.0000   0.0393   1.0000   0.0000   0.0003 &   1.2434 f
  wptr_full/ZBUF_35_inst_123/Y (NBUFFX8_LVT)         0.0309   1.0000            0.0681 &   1.3115 f
  wptr_full/ZBUF_35_11 (net)   5   5.4486 
  wptr_full/U156/A1 (XOR2X2_LVT)            0.0009   0.0309   1.0000   0.0006   0.0006 &   1.3121 f
  wptr_full/U156/Y (XOR2X2_LVT)                      0.0480   1.0000            0.1120 &   1.4242 r
  wptr_full/n120 (net)         1   1.8435 
  wptr_full/wbin_reg_10_/D (SDFFARX2_LVT)   0.0103   0.0480   1.0000   0.0074   0.0074 &   1.4316 r
  data arrival time                                                                        1.4316

  clock wclk (rise edge)                                                        1.1800     1.1800
  clock source latency                                                          0.0000     1.1800
  wclk (in)                                          0.0348                     0.0174 &   1.1974 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   1.1974 r
  io_b_wclk/DOUT (I1025_NS)                          0.3021   1.0000            0.4717 &   1.6690 r
  io_b_wclk_net (net)         52 139.7315 
  wptr_full/wbin_reg_10_/CLK (SDFFARX2_LVT)
                                           -0.0063   0.2204   1.0000  -0.0010  -0.0154 &   1.6537 r
  clock reconvergence pessimism                                                 0.0032     1.6569
  clock uncertainty                                                            -0.0700     1.5869
  library setup time                                          1.0000           -0.1758     1.4111
  data required time                                                                       1.4111
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.4111
  data arrival time                                                                       -1.4316
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0205


  Startpoint: wptr_full/wbin_reg_3_
               (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
               (rising edge-triggered flip-flop clocked by wclk)
  Last common pin: io_b_wclk/DOUT
  Path Group: wclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          0.0348                     0.0174 &   0.0174 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_wclk/DOUT (I1025_NS)                          0.3087   1.0000            0.4749 &   0.4923 r
  io_b_wclk_net (net)         52 148.2486 
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_LVT)
                                            0.0058   0.2263   1.0000   0.0045  -0.0043 &   0.4879 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_LVT)             0.0664   1.0000            0.3170 &   0.8050 r
  wptr_full/n214 (net)         2   2.4041 
  wptr_full/ZBUF_57_inst_1836/A (NBUFFX2_LVT)
                                            0.0000   0.0664   1.0000   0.0000   0.0000 &   0.8050 r
  wptr_full/ZBUF_57_inst_1836/Y (NBUFFX2_LVT)        0.0445   1.0000            0.0711 &   0.8761 r
  wptr_full/ZBUF_57_0 (net)    4   3.8184 
  wptr_full/ctmTdsLR_2_1977/A1 (AND2X1_LVT)
                                            0.0016   0.0445   1.0000   0.0011   0.0011 &   0.8772 r
  wptr_full/ctmTdsLR_2_1977/Y (AND2X1_LVT)           0.0387   1.0000            0.0583 &   0.9355 r
  wptr_full/copt_net_214 (net)
                               1   0.9341 
  wptr_full/ctmTdsLR_2_1979/A2 (NAND4X0_LVT)
                                            0.0025   0.0387   1.0000   0.0017   0.0018 &   0.9373 r
  wptr_full/ctmTdsLR_2_1979/Y (NAND4X0_LVT)          0.0712   1.0000            0.0580 &   0.9953 f
  wptr_full/copt_net_215 (net)
                               1   0.7333 
  wptr_full/ctmTdsLR_1_2078/A1 (OR2X2_LVT)
                                            0.0000   0.0712   1.0000   0.0000   0.0000 &   0.9953 f
  wptr_full/ctmTdsLR_1_2078/Y (OR2X2_LVT)            0.0543   1.0000            0.1185 &   1.1137 f
  wptr_full/n39 (net)          6   7.2074 
  wptr_full/ZBUF_92_inst_40/A (NBUFFX2_LVT)
                                            0.0016   0.0543   1.0000   0.0011   0.0015 &   1.1152 f
  wptr_full/ZBUF_92_inst_40/Y (NBUFFX2_LVT)          0.0291   1.0000            0.0654 &   1.1806 f
  wptr_full/ZBUF_92_1 (net)    1   1.4304 
  wptr_full/U45/A3 (OA21X1_LVT)             0.0029   0.0291   1.0000   0.0020   0.0020 &   1.1826 f
  wptr_full/U45/Y (OA21X1_LVT)                       0.0571   1.0000            0.0901 &   1.2728 f
  wptr_full/n114 (net)         2   3.5030 
  wptr_full/ZBUF_9_inst_1847/A (NBUFFX2_LVT)
                                            0.0040   0.0571   1.0000   0.0028   0.0028 &   1.2756 f
  wptr_full/ZBUF_9_inst_1847/Y (NBUFFX2_LVT)         0.0287   1.0000            0.0655 &   1.3411 f
  wptr_full/ZBUF_9_3 (net)     1   1.1550 
  wptr_full/ctmTdsLR_1_1940/A1 (MUX21X2_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000 &   1.3411 f
  wptr_full/ctmTdsLR_1_1940/Y (MUX21X2_LVT)          0.0478   1.0000            0.0916 &   1.4328 f
  wptr_full/n125 (net)         1   0.6528 
  wptr_full/wptr_reg_5_/D (SDFFARX1_LVT)    0.0000   0.0478   1.0000   0.0000   0.0000 &   1.4328 f
  data arrival time                                                                        1.4328

  clock wclk (rise edge)                                                        1.1800     1.1800
  clock source latency                                                          0.0000     1.1800
  wclk (in)                                          0.0348                     0.0174 &   1.1974 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   1.1974 r
  io_b_wclk/DOUT (I1025_NS)                          0.3021   1.0000            0.4717 &   1.6690 r
  io_b_wclk_net (net)         52 139.7315 
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_LVT)
                                           -0.0060   0.2217   1.0000  -0.0010  -0.0110 &   1.6580 r
  clock reconvergence pessimism                                                 0.0032     1.6613
  clock uncertainty                                                            -0.0700     1.5913
  library setup time                                          1.0000           -0.1767     1.4146
  data required time                                                                       1.4146
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.4146
  data arrival time                                                                       -1.4328
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0182


  Startpoint: wptr_full/wbin_reg_3_
               (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
               (rising edge-triggered flip-flop clocked by wclk)
  Last common pin: io_b_wclk/DOUT
  Path Group: wclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          0.0348                     0.0174 &   0.0174 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_wclk/DOUT (I1025_NS)                          0.3087   1.0000            0.4749 &   0.4923 r
  io_b_wclk_net (net)         52 148.2486 
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_LVT)
                                            0.0058   0.2263   1.0000   0.0045  -0.0043 &   0.4879 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_LVT)             0.0664   1.0000            0.3170 &   0.8050 r
  wptr_full/n214 (net)         2   2.4041 
  wptr_full/ZBUF_57_inst_1836/A (NBUFFX2_LVT)
                                            0.0000   0.0664   1.0000   0.0000   0.0000 &   0.8050 r
  wptr_full/ZBUF_57_inst_1836/Y (NBUFFX2_LVT)        0.0445   1.0000            0.0711 &   0.8761 r
  wptr_full/ZBUF_57_0 (net)    4   3.8184 
  wptr_full/ctmTdsLR_2_1977/A1 (AND2X1_LVT)
                                            0.0016   0.0445   1.0000   0.0011   0.0011 &   0.8772 r
  wptr_full/ctmTdsLR_2_1977/Y (AND2X1_LVT)           0.0387   1.0000            0.0583 &   0.9355 r
  wptr_full/copt_net_214 (net)
                               1   0.9341 
  wptr_full/ctmTdsLR_2_1979/A2 (NAND4X0_LVT)
                                            0.0025   0.0387   1.0000   0.0017   0.0018 &   0.9373 r
  wptr_full/ctmTdsLR_2_1979/Y (NAND4X0_LVT)          0.0712   1.0000            0.0580 &   0.9953 f
  wptr_full/copt_net_215 (net)
                               1   0.7333 
  wptr_full/ctmTdsLR_1_2078/A1 (OR2X2_LVT)
                                            0.0000   0.0712   1.0000   0.0000   0.0000 &   0.9953 f
  wptr_full/ctmTdsLR_1_2078/Y (OR2X2_LVT)            0.0543   1.0000            0.1185 &   1.1137 f
  wptr_full/n39 (net)          6   7.2074 
  wptr_full/U136/S0 (MUX21X2_LVT)           0.0016   0.0543   1.0000   0.0011   0.0015 &   1.1152 f
  wptr_full/U136/Y (MUX21X2_LVT)                     0.0586   1.0000            0.1259 &   1.2411 f
  wptr_full/n276 (net)         2   2.4226 
  wptr_full/ZBUF_2_inst_2116/A (NBUFFX2_LVT)
                                            0.0033   0.0586   1.0000   0.0023   0.0023 &   1.2434 f
  wptr_full/ZBUF_2_inst_2116/Y (NBUFFX2_LVT)         0.0303   1.0000            0.0682 &   1.3117 f
  wptr_full/ZBUF_2_17 (net)    1   1.6120 
  wptr_full/ctmTdsLR_1_404/S0 (MUX21X2_LVT)
                                            0.0015   0.0303   1.0000   0.0011   0.0011 &   1.3127 f
  wptr_full/ctmTdsLR_1_404/Y (MUX21X2_LVT)           0.0518   1.0000            0.1074 &   1.4202 f
  wptr_full/n126 (net)         1   1.4896 
  wptr_full/wptr_reg_7_/D (SDFFARX1_LVT)    0.0047   0.0518   1.0000   0.0033   0.0033 &   1.4234 f
  data arrival time                                                                        1.4234

  clock wclk (rise edge)                                                        1.1800     1.1800
  clock source latency                                                          0.0000     1.1800
  wclk (in)                                          0.0348                     0.0174 &   1.1974 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   1.1974 r
  io_b_wclk/DOUT (I1025_NS)                          0.3021   1.0000            0.4717 &   1.6690 r
  io_b_wclk_net (net)         52 139.7315 
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_LVT)
                                           -0.0060   0.2213   1.0000  -0.0010  -0.0120 &   1.6570 r
  clock reconvergence pessimism                                                 0.0032     1.6602
  clock uncertainty                                                            -0.0700     1.5902
  library setup time                                          1.0000           -0.1781     1.4122
  data required time                                                                       1.4122
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.4122
  data arrival time                                                                       -1.4234
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0113


  Startpoint: wptr_full/wbin_reg_0_
               (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
               (rising edge-triggered flip-flop clocked by wclk)
  Last common pin: io_b_wclk/DOUT
  Path Group: wclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          0.0348                     0.0174 &   0.0174 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_wclk/DOUT (I1025_NS)                          0.3087   1.0000            0.4749 &   0.4923 r
  io_b_wclk_net (net)         52 148.2486 
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_LVT)
                                            0.0058   0.2259   1.0000   0.0045  -0.0047 &   0.4876 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_LVT)             0.0985   1.0000            0.3321 &   0.8196 f
  wptr_full/n133 (net)         6   7.1432 
  wptr_full/U157/A1 (AND2X2_LVT)            0.0000   0.0985   1.0000   0.0000   0.0004 &   0.8201 f
  wptr_full/U157/Y (AND2X2_LVT)                      0.0558   1.0000            0.1221 &   0.9422 f
  wptr_full/n293 (net)         5   5.0284 
  wptr_full/ctmTdsLR_1_353/A1 (AND3X1_LVT)
                                            0.0000   0.0558   1.0000   0.0000   0.0000 &   0.9422 f
  wptr_full/ctmTdsLR_1_353/Y (AND3X1_LVT)            0.0474   1.0000            0.0947 &   1.0369 f
  wptr_full/n282 (net)         2   1.8019 
  wptr_full/U160/A1 (AO21X1_LVT)            0.0057   0.0474   1.0000   0.0040   0.0040 &   1.0409 f
  wptr_full/U160/Y (AO21X1_LVT)                      0.0452   1.0000            0.1044 &   1.1453 f
  wptr_full/n295 (net)         2   2.2046 
  wptr_full/U159/A2 (AND2X2_LVT)            0.0060   0.0452   1.0000   0.0042   0.0042 &   1.1495 f
  wptr_full/U159/Y (AND2X2_LVT)                      0.0519   1.0000            0.0976 &   1.2471 f
  wptr_full/n103 (net)         3   4.2339 
  wptr_full/ZBUF_2_inst_1919/A (NBUFFX2_LVT)
                                            0.0032   0.0519   1.0000   0.0022   0.0023 &   1.2494 f
  wptr_full/ZBUF_2_inst_1919/Y (NBUFFX2_LVT)         0.0288   1.0000            0.0642 &   1.3135 f
  wptr_full/ZBUF_2_14 (net)    1   1.4108 
  wptr_full/U31/S0 (MUX21X2_LVT)            0.0000   0.0288   1.0000   0.0000   0.0000 &   1.3135 f
  wptr_full/U31/Y (MUX21X2_LVT)                      0.0506   1.0000            0.1048 &   1.4184 f
  wptr_full/n123 (net)         1   1.2399 
  wptr_full/wptr_reg_4_/D (SDFFARX1_LVT)    0.0057   0.0506   1.0000   0.0040   0.0040 &   1.4223 f
  data arrival time                                                                        1.4223

  clock wclk (rise edge)                                                        1.1800     1.1800
  clock source latency                                                          0.0000     1.1800
  wclk (in)                                          0.0348                     0.0174 &   1.1974 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   1.1974 r
  io_b_wclk/DOUT (I1025_NS)                          0.3021   1.0000            0.4717 &   1.6690 r
  io_b_wclk_net (net)         52 139.7315 
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_LVT)
                                           -0.0060   0.2217   1.0000  -0.0010  -0.0110 &   1.6580 r
  clock reconvergence pessimism                                                 0.0032     1.6612
  clock uncertainty                                                            -0.0700     1.5912
  library setup time                                          1.0000           -0.1776     1.4136
  data required time                                                                       1.4136
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.4136
  data arrival time                                                                       -1.4223
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0087


  Startpoint: wptr_full/wbin_reg_1_
               (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
               (rising edge-triggered flip-flop clocked by wclk)
  Last common pin: io_b_wclk/DOUT
  Path Group: wclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          0.0348                     0.0174 &   0.0174 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_wclk/DOUT (I1025_NS)                          0.3087   1.0000            0.4749 &   0.4923 r
  io_b_wclk_net (net)         52 148.2486 
  wptr_full/wbin_reg_1_/CLK (SDFFARX2_LVT)
                                            0.0058   0.2260   1.0000   0.0045  -0.0052 &   0.4870 r
  wptr_full/wbin_reg_1_/Q (SDFFARX2_LVT)             0.0649   1.0000            0.3462 &   0.8332 r
  wptr_full/n301 (net)         2   3.7290 
  wptr_full/HFSBUF_627_25/A (NBUFFX16_LVT)
                                            0.0059   0.0649   1.0000   0.0041   0.0041 &   0.8373 r
  wptr_full/HFSBUF_627_25/Y (NBUFFX16_LVT)           0.0422   1.0000            0.0835 &   0.9208 r
  wptr_full/waddr_1_ (net)    14  17.6917 
  wptr_full/U63/A3 (AND3X1_LVT)             0.0000   0.0423   1.0000   0.0000   0.0010 &   0.9218 r
  wptr_full/U63/Y (AND3X1_LVT)                       0.0447   1.0000            0.0767 &   0.9985 r
  wptr_full/n9 (net)           1   0.9446 
  wptr_full/U37/A1 (AND2X1_LVT)             0.0039   0.0447   1.0000   0.0027   0.0027 &   1.0012 r
  wptr_full/U37/Y (AND2X1_LVT)                       0.0334   1.0000            0.0592 &   1.0604 r
  wptr_full/n278 (net)         1   1.0262 
  wptr_full/U105/A1 (NAND2X2_LVT)           0.0010   0.0334   1.0000   0.0007   0.0007 &   1.0611 r
  wptr_full/U105/Y (NAND2X2_LVT)                     0.0305   1.0000            0.0831 &   1.1443 f
  wptr_full/n287 (net)         3   2.3739 
  wptr_full/ctmTdsLR_2_1942/A2 (AND2X1_LVT)
                                            0.0000   0.0305   1.0000   0.0000   0.0000 &   1.1443 f
  wptr_full/ctmTdsLR_2_1942/Y (AND2X1_LVT)           0.0288   1.0000            0.0635 &   1.2078 f
  wptr_full/copt_net_190 (net)
                               1   0.8009 
  wptr_full/ctmTdsLR_1_1941/A2 (MUX21X2_LVT)
                                            0.0018   0.0288   1.0000   0.0012   0.0012 &   1.2090 f
  wptr_full/ctmTdsLR_1_1941/Y (MUX21X2_LVT)          0.0728   1.0000            0.1202 &   1.3292 f
  wptr_full/n121 (net)         2   5.9644 
  wptr_full/U26/A (NBUFFX2_LVT)             0.0142   0.0728   1.0000   0.0102   0.0104 &   1.3396 f
  wptr_full/U26/Y (NBUFFX2_LVT)                      0.0373   1.0000            0.0796 &   1.4192 f
  wptr_full/n269 (net)         1   3.0253 
  wptr_full/wptr_reg_2_/D (SDFFARX1_LVT)    0.0010   0.0373   1.0000   0.0007   0.0008 &   1.4199 f
  data arrival time                                                                        1.4199

  clock wclk (rise edge)                                                        1.1800     1.1800
  clock source latency                                                          0.0000     1.1800
  wclk (in)                                          0.0348                     0.0174 &   1.1974 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   1.1974 r
  io_b_wclk/DOUT (I1025_NS)                          0.3021   1.0000            0.4717 &   1.6690 r
  io_b_wclk_net (net)         52 139.7315 
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_LVT)
                                           -0.0063   0.2204   1.0000  -0.0010  -0.0156 &   1.6534 r
  clock reconvergence pessimism                                                 0.0032     1.6566
  clock uncertainty                                                            -0.0700     1.5866
  library setup time                                          1.0000           -0.1732     1.4134
  data required time                                                                       1.4134
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.4134
  data arrival time                                                                       -1.4199
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0065


  Startpoint: wptr_full/wbin_reg_3_
               (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
               (rising edge-triggered flip-flop clocked by wclk)
  Last common pin: io_b_wclk/DOUT
  Path Group: wclk
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          0.0348                     0.0174 &   0.0174 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   0.0174 r
  io_b_wclk/DOUT (I1025_NS)                          0.3087   1.0000            0.4749 &   0.4923 r
  io_b_wclk_net (net)         52 148.2486 
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_LVT)
                                            0.0058   0.2263   1.0000   0.0045  -0.0043 &   0.4879 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_LVT)             0.0554   1.0000            0.2956 &   0.7836 f
  wptr_full/n214 (net)         2   2.3880 
  wptr_full/ZBUF_57_inst_1836/A (NBUFFX2_LVT)
                                            0.0000   0.0554   1.0000   0.0000   0.0000 &   0.7836 f
  wptr_full/ZBUF_57_inst_1836/Y (NBUFFX2_LVT)        0.0371   1.0000            0.0748 &   0.8584 f
  wptr_full/ZBUF_57_0 (net)    4   3.7355 
  wptr_full/ctmTdsLR_2_176/A1 (AND2X1_LVT)
                                            0.0013   0.0371   1.0000   0.0009   0.0009 &   0.8593 f
  wptr_full/ctmTdsLR_2_176/Y (AND2X1_LVT)            0.0413   1.0000            0.0631 &   0.9224 f
  wptr_full/popt_net_46 (net)
                               1   0.8539 
  wptr_full/ctmTdsLR_1_175/A2 (AND3X1_LVT)
                                            0.0025   0.0413   1.0000   0.0017   0.0017 &   0.9241 f
  wptr_full/ctmTdsLR_1_175/Y (AND3X1_LVT)            0.0488   1.0000            0.0948 &   1.0190 f
  wptr_full/n43 (net)          2   1.8585 
  wptr_full/ctmTdsLR_1_405/A2 (AND4X1_LVT)
                                            0.0037   0.0488   1.0000   0.0025   0.0025 &   1.0215 f
  wptr_full/ctmTdsLR_1_405/Y (AND4X1_LVT)            0.0731   1.0000            0.1307 &   1.1522 f
  wptr_full/n37 (net)          3   2.9344 
  wptr_full/U28/A4 (OAI22X2_LVT)            0.0033   0.0731   1.0000   0.0023   0.0023 &   1.1545 f
  wptr_full/U28/Y (OAI22X2_LVT)                      0.0538   1.0000            0.1344 &   1.2889 r
  wptr_full/n262 (net)         1   6.0797 
  wptr_full/ZINV_72_inst_148/A (INVX8_LVT)
                                            0.0000   0.0538   1.0000   0.0000   0.0001 &   1.2890 r
  wptr_full/ZINV_72_inst_148/Y (INVX8_LVT)           0.0335   1.0000            0.0220 &   1.3110 f
  wptr_full/ZINV_72_13 (net)   5   9.7511 
  wptr_full/ctmTdsLR_1_1933/S0 (MUX21X2_LVT)
                                            0.0000   0.0335   1.0000   0.0000   0.0002 &   1.3111 f
  wptr_full/ctmTdsLR_1_1933/Y (MUX21X2_LVT)          0.0490   1.0000            0.1054 &   1.4165 f
  wptr_full/n116 (net)         1   0.9661 
  wptr_full/wptr_reg_8_/D (SDFFARX1_LVT)    0.0040   0.0490   1.0000   0.0028   0.0028 &   1.4193 f
  data arrival time                                                                        1.4193

  clock wclk (rise edge)                                                        1.1800     1.1800
  clock source latency                                                          0.0000     1.1800
  wclk (in)                                          0.0348                     0.0174 &   1.1974 r
  wclk (net)                   1 2505.9136 
  io_b_wclk/PADIO (I1025_NS)                0.0000   0.0348   1.0000   0.0000   0.0000 &   1.1974 r
  io_b_wclk/DOUT (I1025_NS)                          0.3021   1.0000            0.4717 &   1.6690 r
  io_b_wclk_net (net)         52 139.7315 
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_LVT)
                                           -0.0060   0.2217   1.0000  -0.0010  -0.0110 &   1.6581 r
  clock reconvergence pessimism                                                 0.0032     1.6613
  clock uncertainty                                                            -0.0700     1.5913
  library setup time                                          1.0000           -0.1771     1.4142
  data required time                                                                       1.4142
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.4142
  data arrival time                                                                       -1.4193
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0050


1
