<def f='llvm/llvm/include/llvm/DebugInfo/CodeView/CodeView.h' l='521' ll='529'/>
<size>4</size>
<doc f='llvm/llvm/include/llvm/DebugInfo/CodeView/CodeView.h' l='519'>// Register Ids are shared between architectures in CodeView. CPUType is needed
// to map register Id to name.</doc>
<fun r='_ZN4llvm8codeview11CPURegisterC1Ev'/>
<fun r='_ZN4llvm8codeview11CPURegisterC1ENS0_7CPUTypeENS0_10RegisterIdE'/>
<mbr r='llvm::codeview::CPURegister::Cpu' o='0' t='llvm::codeview::CPUType'/>
<mbr r='llvm::codeview::CPURegister::Reg' o='16' t='llvm::codeview::RegisterId'/>
