<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>bxq.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>xil_isp_lite</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>raw</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_raw</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_href</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>yuv</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_yuv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_href</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>yuv_aux1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_yuv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_href</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.yuv_aux1" xilinx:dependency="$YUV_AUX_NUM >= 1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>yuv_aux2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_yuv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_href</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.yuv_aux2" xilinx:dependency="$YUV_AUX_NUM >= 2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>yuv_aux3</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_yuv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_href</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.yuv_aux3" xilinx:dependency="$YUV_AUX_NUM >= 3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">16384</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>xil_isp_lite_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>137a7789</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>xil_isp_lite_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>137a7789</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5d7af607</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a5fe61ec</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_href</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_raw</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.IO_BITS&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_href</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_yuv</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.IO_BITS&apos;)) * 3) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>IO_BITS</spirit:name>
        <spirit:displayName>Io Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IO_BITS">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>EXT_BITS</spirit:name>
        <spirit:displayName>Ext Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.EXT_BITS">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WIDTH</spirit:name>
        <spirit:displayName>Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH">1280</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HEIGHT</spirit:name>
        <spirit:displayName>Height</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HEIGHT">960</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BAYER</spirit:name>
        <spirit:displayName>Bayer</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BAYER">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FEATURE_FULL</spirit:name>
        <spirit:displayName>Feature Full</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FEATURE_FULL">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">14</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_2dnr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_blc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_bnr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_ccm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_csc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_demosaic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_dgain.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_dpc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_ee.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_gamma.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_stat_ae.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_stat_awb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_utils.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_wb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xil_isp_lite_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xil_isp_lite_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9623475d</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_2dnr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_blc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_bnr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_ccm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_csc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_demosaic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_dgain.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_dpc.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_ee.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_gamma.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_stat_ae.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_stat_awb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_utils.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/isp_lite/isp_wb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xil_isp_lite_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xil_isp_lite_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/xil_isp_lite_v1_0/data/xil_isp_lite.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/xil_isp_lite_v1_0/data/xil_isp_lite.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/xil_isp_lite_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/xil_isp_lite_v1_0/src/xil_isp_lite.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/xil_isp_lite_v1_0/src/xil_isp_lite.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/xil_isp_lite_v1_0/src/xil_isp_lite_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/xil_isp_lite_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a5fe61ec</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ISP Lite IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">xil_isp_lite_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>YUV_AUX_NUM</spirit:name>
      <spirit:displayName>Yuv Aux Num</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.YUV_AUX_NUM" spirit:minimum="0" spirit:maximum="3" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IO_BITS</spirit:name>
      <spirit:displayName>Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IO_BITS" spirit:minimum="8" spirit:maximum="12" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>EXT_BITS</spirit:name>
      <spirit:displayName>Ext Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.EXT_BITS" spirit:minimum="0" spirit:maximum="4" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH</spirit:name>
      <spirit:displayName>Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH" spirit:minimum="128" spirit:maximum="4096" spirit:rangeType="long">1280</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HEIGHT</spirit:name>
      <spirit:displayName>Height</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HEIGHT" spirit:minimum="128" spirit:maximum="4096" spirit:rangeType="long">960</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BAYER</spirit:name>
      <spirit:displayName>Bayer</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BAYER" spirit:minimum="0" spirit:maximum="3" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FEATURE_FULL</spirit:name>
      <spirit:displayName>Feature Full</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.FEATURE_FULL">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">14</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>xil_isp_lite_v1.0</xilinx:displayName>
      <xilinx:vendorDisplayName>bxq</xilinx:vendorDisplayName>
      <xilinx:coreRevision>68</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:xil_isp_lite:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>example.com:user:xil_isp_lite:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-05-28T09:53:53Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77801be6_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a175332_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd54b51_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7aaf0f_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b22d6bb_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73adcf8c_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124c222d_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e0090f_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32672e90_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3286d7_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52253c29_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ab382a_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27667af6_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322c1301_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2b8f5b_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408f5098_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd34342_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d13e68e_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136ece00_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee7128e_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49332464_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e8426e0_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231ebea1_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb8788c_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ed3fc_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7a52ab_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5364c2dd_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42666028_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427d392_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca471d7_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7ad3d8_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2292cfaf_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ee3744_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1caf9a03_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdb8e41_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb6d601_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f260ec_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696ad47f_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef7fbd1_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4502979e_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e13ac8b_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9d7eb5_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d7e469a_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc01e7d_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa434b6_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5faa84a8_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7eb88c_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0f1fba_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bf481f_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a75fda1_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c2e188_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a01aaf9_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f23bc81_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3c44d_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7f0378_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4908f9_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763ad30e_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351e7384_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf938b7_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6d5b51_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183b6329_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498c3c81_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c3e452_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be34fc4_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d082b27_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11adfcb7_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ef9a67_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48194fae_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a53f4be_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0d45b4_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a97287_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9b8064_ARCHIVE_LOCATION">d:/Work/fpga/ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687966aa_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1b297_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505faada_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515211ff_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50575d34_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2a139c_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42db50f5_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b991c4_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5543600f_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e37ab24_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f83d860_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e8c83b_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d465d09_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df25439_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df2047d_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e16f1c7_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3577a3f7_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f736808_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762ffe26_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538c39d1_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706103a_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ae16ce_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3b403e_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7737deba_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75579c3d_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7245c85_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33164bd0_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c71d8a1_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f421ae0_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4018ff5f_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e27613c_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601f058_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c45ca6d_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29249f6f_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a35755f_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2e543b_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e455392_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae2599_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144bd209_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18db6a52_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67aa537c_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2106366_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c68bb89_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211944be_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37970dfe_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70aadb45_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29abd40f_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f5cfe0_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b61a030_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161b34a_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348abc76_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b41391_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b02491_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47359433_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68bbf5c1_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566aa718_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67fa73d2_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313baf67_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7164fa3_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56622d87_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e02bf8_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26db00ba_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503fe993_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7a459c_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a27072_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e85eeab_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310ce47b_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607db398_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65542a51_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291aa1e4_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c530a88_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c93ff1_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14063de4_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333b66d2_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2431db22_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c6de3_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455ab22e_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afceb8a_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3c4196_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6669b2bd_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1925ea25_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9fd7caa_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7642e45f_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504da341_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6833fa_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3ef3af_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520c299b_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490dc90_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5480be96_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbacff8_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f9a65f2_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4264e678_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0d8752_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5661c9a5_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e0560f_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27802b01_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d254f0e_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5126cb40_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cf2200_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de07e9e_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e920664_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494cf057_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e699a12_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e208494_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f948aa5_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3bac98_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7802312d_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d05cbc5_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549d1672_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3f1db9_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1755b6b5_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b11adc5_ARCHIVE_LOCATION">d:/Work/fpga/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b904062_ARCHIVE_LOCATION">d:/Work/fpga/ov5640_isp_lcd_v1/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ca6dec_ARCHIVE_LOCATION">d:/Work/fpga/ov5640_isp_lcd_v1/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4a576b_ARCHIVE_LOCATION">d:/Work/fpga/ov5640_isp_lcd_v1/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1013c612_ARCHIVE_LOCATION">d:/Work/fpga/ov5640_isp_lcd_v1/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160ae526_ARCHIVE_LOCATION">d:/Work/fpga/ov5640_isp_lcd_v1/ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b71157c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7347dcb2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e9d633_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448fcbf5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280dfe50_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d871328_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8ebc10_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@662a9f1e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd3c48c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ffafe54_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13dc3b20_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5629ea6d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397418c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f4203b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21edbe90_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b9a0e1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fd683e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705aaf80_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd25d3b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11330393_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7eff86_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc7cb1c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a281d2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5b7d86_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e322ce_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c032204_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242cb7c9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f34b90d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56570b53_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264230a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae7b6f3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48dfb912_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ca26af_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a097e4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e94280e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b4974e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75da677e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff17060_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff5c6f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b3d3d6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4354ba95_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247104cc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14eedf5e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1748e094_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d188009_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b95e17b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b56e877_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299d53e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63bf5460_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4129ba73_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be58fe4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@937736f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a30774b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b036137_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359101fe_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54688c8a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df0ff2e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49aab7fd_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d347f80_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21100488_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487660e4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c909ae_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bafcb7d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7210c9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec2e192_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b530654_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7c8a61_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50967ef_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f4e161_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7ede5b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9f68af_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63dd79d8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7651fd09_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f9546c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44866b52_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5679f6f8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e53ec7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d43a280_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7029ee0c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4d42c2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a172b8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f776f8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ed49fa_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b92c91_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54706907_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f787eaa_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2178ba6c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f3815e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393b05d1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f26d35_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d14e33f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf6d2c5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fc90d6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53cfcb45_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48cc4dba_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eda96ea_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b170e2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292b7247_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772c053b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46bcff65_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706f5765_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd9a62b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65eebdec_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a85288_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1e7620_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e48a5d6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4857e615_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76092a86_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b87cab8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d22f6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec2360b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ecf5d29_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626c5fcf_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c88b341_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71551dc0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69755f44_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423d83de_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a15c08d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367eb8c0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60835c3d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663c13be_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a028ab4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3bb089_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c030693_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce95f46_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d126e4a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eaee36e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12838924_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2b13ef_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc1dfcb_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7824eef6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e0622a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3c19ee_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37896455_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35333bac_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f2e387_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f608f2a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66dcc046_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ebff32b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194e645c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@712419c1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bae042a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3809a97d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d498bc0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@949beb7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5304bdda_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b184775_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb8062c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6dfb6d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739747cf_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8276696_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b0591e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb81892_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b181a4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d1b515_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3385847e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c9fb54_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46cbe5d3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2d1c5d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da1c3ce_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36be21f2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2644df1d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c76968_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40cad52b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c146bfe_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2919b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6567440d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415f8919_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d4bf76_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9593fe0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77278c1a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de9d371_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201485ca_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473142be_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de214e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f894243_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@adf44f1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc2f3ff_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fdccb88_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c41bdc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4a9496_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0bfaf_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eface45_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6543178e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24aaba91_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc4fc9e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8afa36_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b84e538_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72046fde_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665c73e2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f67f565_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@589c279b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b95008b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10dcad9f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8c94e3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df057e6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220c508e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d3c434_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b6e289_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188a5d97_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363b565e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4c0520_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45bcfa3b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e19b02_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea67444_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c97c118_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd1843d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424c9893_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cc6759_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4519003b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a50e12_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b89b93b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e18815_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4c29fb_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15bc4cc2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d4baa4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782b9dd8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627829bd_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b141c2a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4c45a6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15802d80_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23eb74be_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b57f29_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a192e76_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad0ed82_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65cec344_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcf4e29_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a9aabc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ca9f58_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd09b95_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334d012b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2045bc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2227c1a8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383339d5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0d0a3e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aeb3514_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a36747_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2556a93d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8f7cb9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93818db_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7e4361_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b8e968_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d922db9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7730b636_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f250ed7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ff487f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcf5f0b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d96580_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb22ce8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6f1cbc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18844e26_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f414213_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191fd98_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63124602_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d233c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f48011d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4232a389_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ec7a48_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd35e05_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64fe4645_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321c7d63_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbda98f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56706622_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2757f8b9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25612493_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fea4e2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1d932a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd98250_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc978b3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb566ab_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3938f512_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f60d9f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0c1225_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6621ccbc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33261757_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cab59b6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a67cca_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43106e4a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b48560_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e1f12d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572c53a3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b81ef1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da5b901_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199a395f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6adca2f3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613833c9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bc05f2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129f8a06_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e99396f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6038c2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c1de15_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9c9c92_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6bbacc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c049c32_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b16c96_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12448e52_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b1e5a7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6831b0a3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa05d39_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c70cb9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e53e38_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2fa031_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b56543_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536fc6a2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5210f1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633a8f6f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a992577_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8ed50a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75912b9a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22925733_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c34a7d1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221b7794_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c13fdef_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158f8ca7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ab96cd_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e746a3d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616b8d00_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32dcb3fe_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440d49fe_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e058277_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464afbfb_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e81659_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5322028a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddf02f0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521091cc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50594f5e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec1f93d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64452ae2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a06ed1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b95f40b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b188c2b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1474c5f5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5a7ab_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52058fec_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ce639e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fef88a3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342dec6d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780d4cd7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529cb84b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393afcbe_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e231055_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e9dab4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4d0b6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e58509_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d02542_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f48ad0e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4432a4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@287adad_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8649c45_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2908e6e5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34041368_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3abde3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122ff33f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af19cf3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58575c02_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f28792d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4d4014_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ddb8d2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358cc310_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec5158b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1836336_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a00add9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6849398c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f65cdfa_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a34e794_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e11d6b3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7415f324_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ebfd9c1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d59c474_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6f83ad_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb9d6c7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62759b11_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fba4956_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64df0f02_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57afbe53_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47bcf425_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138532c0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b49598_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e2dea3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d32dcd_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274c598c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247e8d26_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16010c01_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce80587_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d02a0f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ecb6807_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142c3929_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a8c04c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bd504_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed9f7ae_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@414c6e67_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142fd111_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c05fef_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c54b7be_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306385fd_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1266983b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f168d6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4221b355_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1543ec_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289d0c8e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c3699d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b19d8c7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c4c87d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3088f3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd_offline/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@898b902_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd_offline/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1295e235_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd_offline/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b802811_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd_offline/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171655bb_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd_offline/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3684e1ff_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f733d2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3cc86b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c532bff_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1266ee77_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf841ea_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3ce311_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3f91_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316417b2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fc4c79_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680633ad_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85a6f39_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6166c8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f7cf9d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2408d329_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d2db52_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11adc106_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1b9786_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ebdaa4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4852596_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1036cdfc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185a2f68_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2faf393f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657506d8_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42dd29a4_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30faf2af_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438fac4e_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc03e7b_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a743255_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46907fea_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a440b6c_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3a8ee6_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cba7add_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbfc5fc_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d744cf0_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c404f45_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178f3542_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c664be4_ARCHIVE_LOCATION">d:/fpga/zynq_camera_vdma_lcd_new/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@700e5c44_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a980062_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1809c2de_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e33ebcf_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bda5f72_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2516f1e8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3874c4b3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6e7062_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1d4599_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6182f45f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ebb0fa_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fc3e7f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9a19de_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384e06f2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13243c62_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376d68b8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1ed607_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1ae05d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337bed62_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7c994_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132261d0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bbd135_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ccdd76b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b679d67_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376c9b1a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1f7c8b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792181e3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42895685_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6196632a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268b163_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3c638f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521af7a7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4b92b6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b50a852_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4203132e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e557a27_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@892fe84_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc9d0a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a49a92_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@712de66a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5053d4e6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bbbbe2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349f8e51_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd7e974_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7faa4d27_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43bb1258_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317a585d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ffc357_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41757c9c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5533b168_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acf5747_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794aa30_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1dbe5b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e44d29_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43294c3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520bbcc2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c58e23_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac3d532_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa5a830_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e20dd6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b48e61_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69fbbefc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93c3ac9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661317f6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2f93a7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e876c8d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f971f85_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231f640d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b9f4e0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f233f07_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2623f1a1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23020ef3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e66e72c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfc0112_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e89bc2b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127a45b9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b8844f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472ec6c7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3c56bc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d8553c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a73ac59_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45588169_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434cfe1c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1419e1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200f4e58_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338edb6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bfed81_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@949d586_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52deddc2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b008f6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48bbee49_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf3299e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a8cb2f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ece5f90_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1beee8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762cae44_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3d47ff_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12221310_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd71809_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1734fec7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b4bbb5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3555b614_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39481dd2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe83b59_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39aa9923_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a2b3b3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18751f0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383a72cc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4396f4f5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e2b44a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be80970_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b843a8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55aa7b15_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b139fc8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3b553d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67906057_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f767f98_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@baa4db4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560b340_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505d754_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e52fe38_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f1edca_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655baac8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592a59b3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8df9e3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274cf083_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d07141d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61da90d1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0af986_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a12e1ec_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26049e8b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295a90ff_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668448e6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db9173a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c903974_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f573cd1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342e69_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cb6db4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad24ae9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c61fe1b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181516f2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360dcd8d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6b84e7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40019d9c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12667d44_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b3e01f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e42c3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac653e5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c68b3cf_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2d2e21_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7921065a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a28d6ef_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3adbba_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdf0b23_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1d683d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d9af75_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b5a21c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53df7bfa_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c125a7c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7285545_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311454c4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f441b7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38852326_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce91402_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b8db1f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e808f7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40834fd5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3ab4f6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d3c28c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6509941d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3de25_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263aa03e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b30e303_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f74f8a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa0f10d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa95766_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b24af7c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3208026d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb5f474_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cf9982_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbb7815_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559ae237_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2819f4b1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b7c88_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b98830b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8934f4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df263dc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a12c23_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183718b6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52020ea8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f25b75_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766b1c83_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ea796d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1dfbd3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569b25d5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbb050c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e017928_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bfd0512_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad35a10_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed146a5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f701fef_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788bb6ed_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72bd672a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4273abf0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3307d30f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38db8b7f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b4e8d6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152d31f4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c532795_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10bb2905_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed2fcfe_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c37065b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7015be84_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d03f147_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5181554_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501f4144_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6e3a45_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21311a9e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f68bd96_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd3c019_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a10824d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29274afe_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b99366b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c9c484c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35463ddf_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8ca58e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@deb6ea9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd7372c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30654fd3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c25720f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76464b1f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc23339_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453eb19b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446ff33c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b67c78_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52fbb044_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d044fdd_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c312fd1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ce2a1c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5efcb030_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3093212_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0e1c0d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673b69d5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26aff5dd_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2aee92_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9fe49f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c472b06_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502e083f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7d959a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5887be9d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9eb078c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4089212e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3e81d5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f38d45_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8a291e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e83e9cb_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de84cd5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402d35be_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cface53_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71db5da6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102afeb8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da564ff_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e42c170_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9d432b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7a16eb_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29afbcc9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a8dd5bd_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47eb1f2c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c839c86_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b41cad9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548d338f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d159388_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bccae43_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d994ff7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e433021_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6680994e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ace31dc_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e808ee_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58db6bd7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4015859b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a380a4a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2235ffe1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@217fb74a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db7598e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7783cb12_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6834cd6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ae7752_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d74052_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dbe3f2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c87318_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc0331b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed33553_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aafdddd_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b479d02_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0e0676_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c55d44a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467f6a1a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2b895_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43945ca0_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba4a1af_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be52025_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bd5bdf_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2547991b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411f5ed_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10437374_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb20e0a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad696a4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c677ec_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3589d857_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506cece2_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c8523_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75860646_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5234547d_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7501d254_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c2dc02_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dcef5e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106f7695_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13dc69da_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1effbeee_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc0fd65_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a32bf40_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c54ffb8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0e6fbe_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c60c6f_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7723c049_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51cc2978_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f14d161_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba8ed88_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f3a9aa_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39112586_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223164d1_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0f2cb8_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759dd53c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c909b21_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636fadde_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dba1214_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705693c5_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64bf91a7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4c5236_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c70b1a3_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30926934_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7550df6e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2119f2c6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434a3afb_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9a083a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17152549_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e67d393_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbfc241_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f2d55c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18abfed6_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6025e2ce_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb9618b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eaa0632_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f91ee7b_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1abf8429_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c06ab_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf958b9_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9d7e7_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61933bf_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b272d76_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d704684_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a87e65_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1483bf_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536f72df_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb26631_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647d188a_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5c0bc4_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f4bee1e_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558af997_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a592cf_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7e84c_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4714c033_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a46f9cd_ARCHIVE_LOCATION">d:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo/xil_isp_lite_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d5017443"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="233ead04"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6c814163"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="124e8231"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="828887a3"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="70f2627b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
