Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -capacitance
Design : s9234
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:49 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_169/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_27/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s9234              8000                  saed32rvt_ss0p95v25c

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                               0.00       0.00
  clock network delay (ideal)                                  0.40       0.40
  DFF_169/q_reg/CLK (DFFX1_RVT)                      0.10      0.00       0.40 r
  DFF_169/q_reg/Q (DFFX1_RVT)                        0.03      0.19       0.59 f
  DFF_169/q (net)                1         0.68                0.00       0.59 f
  DFF_169/q (dff_41)                                           0.00       0.59 f
  g658 (net)                               0.68                0.00       0.59 f
  U981/A (INVX1_RVT)                                 0.03      0.02       0.60 f
  U981/Y (INVX1_RVT)                                 0.03      0.03       0.64 r
  n811 (net)                     3         2.11                0.00       0.64 r
  U1037/A (INVX1_RVT)                                0.03      0.19       0.83 r
  U1037/Y (INVX1_RVT)                                0.04      0.04       0.86 f
  n813 (net)                     6         3.81                0.00       0.86 f
  U1355/A (INVX0_RVT)                                0.04      0.82       1.69 f
  U1355/Y (INVX0_RVT)                                0.05      0.05       1.74 r
  n1397 (net)                    6         2.83                0.00       1.74 r
  U1310/A4 (NAND4X1_RVT)                             0.05      0.61       2.36 r
  U1310/Y (NAND4X1_RVT)                              0.03      0.13       2.49 f
  n857 (net)                     2         0.99                0.00       2.49 f
  U1356/A3 (AO21X1_RVT)                              0.03      0.05       2.54 f
  U1356/Y (AO21X1_RVT)                               0.03      0.05       2.60 f
  n850 (net)                     2         1.07                0.00       2.60 f
  U1279/A (INVX0_RVT)                                0.03      0.06       2.66 f
  U1279/Y (INVX0_RVT)                                0.03      0.03       2.69 r
  n865 (net)                     3         1.38                0.00       2.69 r
  U1117/A2 (AND4X1_RVT)                              0.03      0.12       2.81 r
  U1117/Y (AND4X1_RVT)                               0.04      0.09       2.91 r
  n759 (net)                     2         0.94                0.00       2.91 r
  U1358/A3 (NAND3X0_RVT)                             0.04      0.05       2.96 r
  U1358/Y (NAND3X0_RVT)                              0.08      0.07       3.03 f
  n948 (net)                     3         1.51                0.00       3.03 f
  U1028/A (INVX0_RVT)                                0.08      0.13       3.17 f
  U1028/Y (INVX0_RVT)                                0.07      0.08       3.24 r
  n971 (net)                     7         3.21                0.00       3.24 r
  U1487/A4 (AOI222X1_RVT)                            0.07      0.86       4.11 r
  U1487/Y (AOI222X1_RVT)                             0.03      0.14       4.25 f
  n980 (net)                     1         0.50                0.00       4.25 f
  U1491/A2 (NAND4X0_RVT)                             0.03      0.01       4.26 f
  U1491/Y (NAND4X0_RVT)                              0.04      0.04       4.30 r
  g6481 (net)                    1         0.50                0.00       4.30 r
  DFF_27/d (dff_183)                                           0.00       4.30 r
  DFF_27/d (net)                           0.50                0.00       4.30 r
  DFF_27/q_reg/D (DFFX1_RVT)                         0.04      0.01       4.32 r
  data arrival time                                                       4.32

  clock ideal_clock1 (rise edge)                               2.00       2.00
  clock network delay (ideal)                                  0.40       2.40
  clock uncertainty                                           -0.05       2.35
  DFF_27/q_reg/CLK (DFFX1_RVT)                                 0.00       2.35 r
  library setup time                                          -0.05       2.30
  data required time                                                      2.30
  -------------------------------------------------------------------------------
  data required time                                                      2.30
  data arrival time                                                      -4.32
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                       -2.02


1
