
*** Running vivado
    with args -log PTS.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PTS.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PTS.tcl -notrace
Command: link_design -top PTS -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Tai Lieu/2020.1/VIVADO/FILE/Parallel_to_Serial/Parallel_to_Serial.srcs/constrs_1/new/PTS_IO.xdc]
Finished Parsing XDC File [E:/Tai Lieu/2020.1/VIVADO/FILE/Parallel_to_Serial/Parallel_to_Serial.srcs/constrs_1/new/PTS_IO.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 640.582 ; gain = 335.445
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 654.277 ; gain = 13.695
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ce332918

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1210.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ce332918

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1210.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 180dc3d06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1210.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 180dc3d06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1210.184 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 180dc3d06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1210.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 180dc3d06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1210.184 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1210.184 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 180dc3d06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1210.184 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19da9c387

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1210.184 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1210.184 ; gain = 569.602
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1210.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Tai Lieu/2020.1/VIVADO/FILE/Parallel_to_Serial/Parallel_to_Serial.runs/impl_1/PTS_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PTS_drc_opted.rpt -pb PTS_drc_opted.pb -rpx PTS_drc_opted.rpx
Command: report_drc -file PTS_drc_opted.rpt -pb PTS_drc_opted.pb -rpx PTS_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Tai Lieu/2020.1/VIVADO/FILE/Parallel_to_Serial/Parallel_to_Serial.runs/impl_1/PTS_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1210.184 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1210.184 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b4f20c40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1210.184 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1220.168 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 138bc1e35

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21405d083

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21405d083

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1220.488 ; gain = 10.305
Phase 1 Placer Initialization | Checksum: 21405d083

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1bd2d5a4c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bd2d5a4c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13b40c450

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1382dce32

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1382dce32

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24b0ac178

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24b0ac178

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24b0ac178

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305
Phase 3 Detail Placement | Checksum: 24b0ac178

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 24b0ac178

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24b0ac178

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24b0ac178

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1cfcb7d96

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cfcb7d96

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305
Ending Placer Task | Checksum: 1449bb12e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1220.488 ; gain = 10.305
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1223.734 ; gain = 3.246
INFO: [Common 17-1381] The checkpoint 'E:/Tai Lieu/2020.1/VIVADO/FILE/Parallel_to_Serial/Parallel_to_Serial.runs/impl_1/PTS_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file PTS_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1227.273 ; gain = 0.195
INFO: [runtcl-4] Executing : report_utilization -file PTS_utilization_placed.rpt -pb PTS_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1227.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file PTS_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1227.273 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e0487db3 ConstDB: 0 ShapeSum: 6453337b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f1bd212e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1363.066 ; gain = 135.098
Post Restoration Checksum: NetGraph: 7af74939 NumContArr: 76c5d7f5 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f1bd212e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1370.059 ; gain = 142.090

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f1bd212e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1370.059 ; gain = 142.090
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 76c2fef2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1380.539 ; gain = 152.570

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: eb9eb305

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1380.539 ; gain = 152.570

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: a423ab93

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1380.539 ; gain = 152.570
Phase 4 Rip-up And Reroute | Checksum: a423ab93

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1380.539 ; gain = 152.570

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: a423ab93

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1380.539 ; gain = 152.570

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: a423ab93

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1380.539 ; gain = 152.570
Phase 6 Post Hold Fix | Checksum: a423ab93

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1380.539 ; gain = 152.570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0254737 %
  Global Horizontal Routing Utilization  = 0.00980392 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 12.6126%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 9.00901%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: a423ab93

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 1380.539 ; gain = 152.570

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a423ab93

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 1380.539 ; gain = 152.570

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 593f0d88

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 1380.539 ; gain = 152.570
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 1380.539 ; gain = 152.570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1380.539 ; gain = 153.266
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.306 . Memory (MB): peak = 1380.539 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Tai Lieu/2020.1/VIVADO/FILE/Parallel_to_Serial/Parallel_to_Serial.runs/impl_1/PTS_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PTS_drc_routed.rpt -pb PTS_drc_routed.pb -rpx PTS_drc_routed.rpx
Command: report_drc -file PTS_drc_routed.rpt -pb PTS_drc_routed.pb -rpx PTS_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Tai Lieu/2020.1/VIVADO/FILE/Parallel_to_Serial/Parallel_to_Serial.runs/impl_1/PTS_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file PTS_methodology_drc_routed.rpt -pb PTS_methodology_drc_routed.pb -rpx PTS_methodology_drc_routed.rpx
Command: report_methodology -file PTS_methodology_drc_routed.rpt -pb PTS_methodology_drc_routed.pb -rpx PTS_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Tai Lieu/2020.1/VIVADO/FILE/Parallel_to_Serial/Parallel_to_Serial.runs/impl_1/PTS_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file PTS_power_routed.rpt -pb PTS_power_summary_routed.pb -rpx PTS_power_routed.rpx
Command: report_power -file PTS_power_routed.rpt -pb PTS_power_summary_routed.pb -rpx PTS_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file PTS_route_status.rpt -pb PTS_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file PTS_timing_summary_routed.rpt -pb PTS_timing_summary_routed.pb -rpx PTS_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file PTS_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file PTS_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force PTS.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PTS.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
Access is denied.
Access is denied.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1829.691 ; gain = 422.316
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 14:33:03 2020...
