Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.76 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.76 secs
 
--> Reading design: B2BCD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "B2BCD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "B2BCD"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : B2BCD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Gllamas/Documents/ECE424L/Calculator/B2BCD.vhd" in Library work.
Entity <b2bcd> compiled.
Entity <B2BCD> (Architecture <B2BCDA>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <B2BCD> in library <work> (architecture <B2BCDA>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <B2BCD> in library <work> (Architecture <B2BCDA>).
Entity <B2BCD> analyzed. Unit <B2BCD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <B2BCD>.
    Related source file is "C:/Users/Gllamas/Documents/ECE424L/Calculator/B2BCD.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <PD2>.
    Found 4-bit register for signal <PD1>.
    Found 4-bit register for signal <PD0>.
    Found 4-bit register for signal <QD1>.
    Found 4-bit register for signal <QD0>.
    Found 4-bit register for signal <RD1>.
    Found 4-bit register for signal <RD0>.
    Found 8-bit register for signal <A>.
    Found 8-bit subtractor for signal <A_3$sub0000> created at line 66.
    Found 8-bit subtractor for signal <A_7$sub0000> created at line 63.
    Found 4-bit register for signal <D1>.
    Found 4-bit adder for signal <D1$share0000> created at line 61.
    Found 4-bit register for signal <D2>.
    Found 4-bit adder for signal <D2$addsub0000> created at line 64.
    Found 8-bit comparator greater for signal <state$cmp_gt0000> created at line 63.
    Found 8-bit comparator greater for signal <state$cmp_gt0001> created at line 65.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  44 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <B2BCD> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 2
 8-bit subtractor                                      : 2
# Registers                                            : 17
 1-bit register                                        : 8
 4-bit register                                        : 9
# Comparators                                          : 2
 8-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 11
 s3    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 2
 8-bit subtractor                                      : 2
# Registers                                            : 44
 Flip-Flops                                            : 44
# Comparators                                          : 2
 8-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <B2BCD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block B2BCD, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : B2BCD.ngr
Top Level Output File Name         : B2BCD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 46

Cell Usage :
# BELS                             : 90
#      LUT2                        : 7
#      LUT2_L                      : 1
#      LUT3                        : 16
#      LUT3_D                      : 2
#      LUT3_L                      : 5
#      LUT4                        : 41
#      LUT4_D                      : 6
#      LUT4_L                      : 11
#      MUXF5                       : 1
# FlipFlops/Latches                : 46
#      FD                          : 9
#      FDE                         : 28
#      FDS                         : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 45
#      IBUF                        : 17
#      OBUF                        : 28
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       47  out of   4656     1%  
 Number of Slice Flip Flops:             46  out of   9312     0%  
 Number of 4 input LUTs:                 89  out of   9312     0%  
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of    232    19%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.957ns (Maximum Frequency: 167.882MHz)
   Minimum input arrival time before clock: 5.504ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.957ns (frequency: 167.882MHz)
  Total number of paths / destination ports: 877 / 83
-------------------------------------------------------------------------
Delay:               5.957ns (Levels of Logic = 4)
  Source:            A_5 (FF)
  Destination:       D1_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: A_5 to D1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             10   0.514   0.902  A_5 (A_5)
     LUT4_D:I0->O          5   0.612   0.568  state_cmp_gt00011_SW1 (N13)
     LUT4:I2->O           12   0.612   0.847  RD0_not00011 (RD0_not0001)
     LUT4_D:I2->O          2   0.612   0.410  A_1_mux000121 (N11)
     LUT4:I2->O            1   0.612   0.000  D1_mux0001<2>1 (D1_mux0001<2>)
     FD:D                      0.268          D1_1
    ----------------------------------------
    Total                      5.957ns (3.230ns logic, 2.727ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Offset:              5.504ns (Levels of Logic = 5)
  Source:            R<1> (PAD)
  Destination:       A_1 (FF)
  Destination Clock: clk rising

  Data Path: R<1> to A_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.603  R_1_IBUF (R_1_IBUF)
     LUT4:I0->O            1   0.612   0.000  state_cmp_gt00001_SW4_F (N59)
     MUXF5:I0->O           1   0.278   0.360  state_cmp_gt00001_SW4 (N44)
     LUT4_L:I3->LO         1   0.612   0.169  A_1_mux000137_SW0 (N15)
     LUT4:I1->O            1   0.612   0.357  A_1_mux000137 (A_1_mux000137)
     FDS:S                     0.795          A_1
    ----------------------------------------
    Total                      5.504ns (4.015ns logic, 1.489ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            PD0_3 (FF)
  Destination:       PD0<3> (PAD)
  Source Clock:      clk rising

  Data Path: PD0_3 to PD0<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  PD0_3 (PD0_3)
     OBUF:I->O                 3.169          PD0_3_OBUF (PD0<3>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.01 secs
 
--> 

Total memory usage is 263928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

