../../tb/ant_symbol_buffer.sv

../../src/tsv/cpri_prb_comb_gen.v
../../src/tsv/rom_65536x64_L0/sim/rom_65536x64_L0.v
../../src/tsv/rom_65536x64_L0/rom_1port_2020/sim/*.v
../../src/tsv/rom_65536x64_L1/sim/rom_65536x64_L1.v
../../src/tsv/rom_65536x64_L1/rom_1port_2020/sim/*.v
../../src/tsv/rom_65536x64_L2/sim/rom_65536x64_L2.v
../../src/tsv/rom_65536x64_L2/rom_1port_2020/sim/*.v
../../src/tsv/rom_65536x64_L3/sim/rom_65536x64_L3.v
../../src/tsv/rom_65536x64_L3/rom_1port_2020/sim/*.v
../../src/tsv/rom_65536x64_L4/sim/rom_65536x64_L4.v
../../src/tsv/rom_65536x64_L4/rom_1port_2020/sim/*.v
../../src/tsv/rom_65536x64_L5/sim/rom_65536x64_L5.v
../../src/tsv/rom_65536x64_L5/rom_1port_2020/sim/*.v
../../src/tsv/rom_65536x64_L6/sim/rom_65536x64_L6.v
../../src/tsv/rom_65536x64_L6/rom_1port_2020/sim/*.v
../../src/tsv/rom_65536x64_L7/sim/rom_65536x64_L7.v
../../src/tsv/rom_65536x64_L7/rom_1port_2020/sim/*.v

../../src/pusch_dr/alt_reset_synchronizer.v
../../src/pusch_dr/altera_std_synchronizer_nocut.v
../../src/pusch_dr/agc_unpack.sv
../../src/pusch_dr/decompress_bit.v
../../src/pusch_dr/cpri_rxdata_top.sv
../../src/pusch_dr/cpri_txdata_top.sv
../../src/pusch_dr/cpri_tx_lane.sv
../../src/pusch_dr/txdata_queue.sv
../../src/pusch_dr/lp_buffer_syn.sv
../../src/pusch_dr/code_word_rev.sv
../../src/pusch_dr/compress_matrix.sv
../../src/pusch_dr/search_max.sv
../../src/pusch_dr/compress_shift.sv
../../src/pusch_dr/beam_buffer.sv
../../src/pusch_dr/beam_power_calc.sv
../../src/pusch_dr/mem_streams.sv
../../src/pusch_dr/mem_streams_ram.sv
../../src/pusch_dr/beams_mem_pick.sv
../../src/pusch_dr/beams_pick_top.sv
../../src/pusch_dr/beam_sort.sv
../../src/pusch_dr/par_compare.sv
../../src/pusch_dr/mac_beams.sv
../../src/pusch_dr/mac_ants.sv
../../src/pusch_dr/pusch_dr_core.sv
../../src/pusch_dr/pusch_dr_top.sv
../../src/pusch_dr/cpri_rxdata_unpack.sv
../../src/pusch_dr/cpri_rx_buffer.sv
../../src/pusch_dr/ant_data_buffer.sv
../../src/pusch_dr/cpri_rx_gen.sv
../../src/pusch_dr/compress_bit.v
../../src/pusch_dr/ul_package_data.v
../../src/pusch_dr/ul_compress_data.sv
../../src/pusch_dr/register_shift.sv
../../src/pusch_dr/cpri_tx_gen.v

../../src/pusch_dr/ip/cmpy_mult_s16xs16/sim/cmpy_mult_s16xs16.v
../../src/pusch_dr/ip/cmpy_mult_s16xs16/altmult_complex_1910/sim/cmpy_mult_s16xs16_altmult_complex_1910*.v
../../src/pusch_dr/ip/rom_codeword_even/sim/rom_codeword_even.v
../../src/pusch_dr/ip/rom_codeword_odd/sim/rom_codeword_odd.v
../../src/pusch_dr/ip/rom_codeword_even/rom_1port_2020/sim/rom_codeword_even_rom_1port_2020*.v
../../src/pusch_dr/ip/rom_codeword_odd/rom_1port_2020/sim/rom_codeword_odd_rom_1port_2020*.v

../../src/intel_xpm/loop_buffer_sync_intel.v
../../src/intel_xpm/loop_buffer_async_intel.v
../../src/intel_xpm/FIFO_SYNC_XPM_intel.v
../../src/intel_xpm/FIFO_ASYNC_XPM_intel.v
../../src/intel_xpm/Simple_Dual_Port_BRAM_XPM_intel.v
../../src/intel_xpm/ASYNC_Dual_Port_BRAM_XPM_intel.v

../../src/dl_symb_cmpr/dl_package_data.sv
../../src/cpri_package_tx_zyl/dl_sym_if.v
../../src/cpri_package_tx_zyl/dl_data_gen.sv
../../src/cpri_package_tx_zyl/compress_data.v

