vendor_name = ModelSim
source_file = 1, H:/CEG3156_Lab_1_FPAdder/threeBitCounter.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/fourBitCounter.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/twosComp8Bit.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/onebitcomparator.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/mux2to1_1bit.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/enardFF_2.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/eightBitShiftRegister.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/nineBitShiftRegister.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/CEG3156_Lab1_FPAdder.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/FPAdder_Control.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/sevenBitAdder.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/twosComp7Bit.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/Exponent_diff_test.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/mux2to1_8bit.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/Exponent_Sign.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/expo_diff_negative.vwf
source_file = 1, gen_RightShiftRegister.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/Nine_shift_reg_test.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/nineBitAdder.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/nineBitAdderTest.vwf
source_file = 1, mux2to1_Nbit.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/sevenBitRegister.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/eightBitAdder.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/Complement_with_enable.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/mux2to1_7bit.vhd
source_file = 1, twosComp10bit.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/mux2to1_10bit.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/Complement_10bit.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/tenBitAdder.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/twosComp10bit_A.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/Comp_test.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/twosComp10bit_B.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/tenAdderTest.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/downCount.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/sevenBitComparator.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/sevenBitComparator.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/fourBitDownCounter.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/threeBitDownCounter.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/threeBitDownCount.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/7bitdowncounter.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/sevenBitUpCounter.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/threebitcounterTest.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/fourbitcounterTest.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/sevenBitCounter.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd
source_file = 1, H:/CEG3156_Lab_1_FPAdder/TopLevelTest.vwf
source_file = 1, H:/CEG3156_Lab_1_FPAdder/db/CEG3156_Lab1_FPAdder.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = FPAdder_Top
instance = comp, \SignOut~output , SignOut~output, FPAdder_Top, 1
instance = comp, \ExponentOut[0]~output , ExponentOut[0]~output, FPAdder_Top, 1
instance = comp, \ExponentOut[1]~output , ExponentOut[1]~output, FPAdder_Top, 1
instance = comp, \ExponentOut[2]~output , ExponentOut[2]~output, FPAdder_Top, 1
instance = comp, \ExponentOut[3]~output , ExponentOut[3]~output, FPAdder_Top, 1
instance = comp, \ExponentOut[4]~output , ExponentOut[4]~output, FPAdder_Top, 1
instance = comp, \ExponentOut[5]~output , ExponentOut[5]~output, FPAdder_Top, 1
instance = comp, \ExponentOut[6]~output , ExponentOut[6]~output, FPAdder_Top, 1
instance = comp, \MantissaOut[0]~output , MantissaOut[0]~output, FPAdder_Top, 1
instance = comp, \MantissaOut[1]~output , MantissaOut[1]~output, FPAdder_Top, 1
instance = comp, \MantissaOut[2]~output , MantissaOut[2]~output, FPAdder_Top, 1
instance = comp, \MantissaOut[3]~output , MantissaOut[3]~output, FPAdder_Top, 1
instance = comp, \MantissaOut[4]~output , MantissaOut[4]~output, FPAdder_Top, 1
instance = comp, \MantissaOut[5]~output , MantissaOut[5]~output, FPAdder_Top, 1
instance = comp, \MantissaOut[6]~output , MantissaOut[6]~output, FPAdder_Top, 1
instance = comp, \MantissaOut[7]~output , MantissaOut[7]~output, FPAdder_Top, 1
instance = comp, \SignB~input , SignB~input, FPAdder_Top, 1
instance = comp, \SignA~input , SignA~input, FPAdder_Top, 1
instance = comp, \SignOut~0 , SignOut~0, FPAdder_Top, 1
instance = comp, \GClock~input , GClock~input, FPAdder_Top, 1
instance = comp, \GClock~inputclkctrl , GClock~inputclkctrl, FPAdder_Top, 1
instance = comp, \Datapath|sevenUpCount|MSBfour|dff0|int_q~0 , Datapath|sevenUpCount|MSBfour|dff0|int_q~0, FPAdder_Top, 1
instance = comp, \GReset~input , GReset~input, FPAdder_Top, 1
instance = comp, \GReset~inputclkctrl , GReset~inputclkctrl, FPAdder_Top, 1
instance = comp, \Datapath|sevenUpCount|MSBfour|dff0|int_q , Datapath|sevenUpCount|MSBfour|dff0|int_q, FPAdder_Top, 1
instance = comp, \Datapath|sevenUpCount|MSBfour|dff1|int_q~0 , Datapath|sevenUpCount|MSBfour|dff1|int_q~0, FPAdder_Top, 1
instance = comp, \Datapath|sevenUpCount|MSBfour|dff1|int_q , Datapath|sevenUpCount|MSBfour|dff1|int_q, FPAdder_Top, 1
instance = comp, \Datapath|sevenUpCount|MSBfour|dff2|int_q~0 , Datapath|sevenUpCount|MSBfour|dff2|int_q~0, FPAdder_Top, 1
instance = comp, \Datapath|sevenUpCount|MSBfour|dff2|int_q , Datapath|sevenUpCount|MSBfour|dff2|int_q, FPAdder_Top, 1
instance = comp, \Datapath|sevenUpCount|MSBfour|dff3|int_q~0 , Datapath|sevenUpCount|MSBfour|dff3|int_q~0, FPAdder_Top, 1
instance = comp, \Datapath|sevenUpCount|MSBfour|dff3|int_q , Datapath|sevenUpCount|MSBfour|dff3|int_q, FPAdder_Top, 1
instance = comp, \ExponentA[0]~input , ExponentA[0]~input, FPAdder_Top, 1
instance = comp, \ExponentA[1]~input , ExponentA[1]~input, FPAdder_Top, 1
instance = comp, \ExponentA[2]~input , ExponentA[2]~input, FPAdder_Top, 1
instance = comp, \ExponentA[3]~input , ExponentA[3]~input, FPAdder_Top, 1
instance = comp, \ExponentA[4]~input , ExponentA[4]~input, FPAdder_Top, 1
instance = comp, \ExponentA[5]~input , ExponentA[5]~input, FPAdder_Top, 1
instance = comp, \ExponentA[6]~input , ExponentA[6]~input, FPAdder_Top, 1
instance = comp, \ExponentB[0]~input , ExponentB[0]~input, FPAdder_Top, 1
instance = comp, \ExponentB[1]~input , ExponentB[1]~input, FPAdder_Top, 1
instance = comp, \ExponentB[2]~input , ExponentB[2]~input, FPAdder_Top, 1
instance = comp, \ExponentB[3]~input , ExponentB[3]~input, FPAdder_Top, 1
instance = comp, \ExponentB[4]~input , ExponentB[4]~input, FPAdder_Top, 1
instance = comp, \ExponentB[5]~input , ExponentB[5]~input, FPAdder_Top, 1
instance = comp, \ExponentB[6]~input , ExponentB[6]~input, FPAdder_Top, 1
instance = comp, \MantissaA[0]~input , MantissaA[0]~input, FPAdder_Top, 1
instance = comp, \MantissaA[1]~input , MantissaA[1]~input, FPAdder_Top, 1
instance = comp, \MantissaA[2]~input , MantissaA[2]~input, FPAdder_Top, 1
instance = comp, \MantissaA[3]~input , MantissaA[3]~input, FPAdder_Top, 1
instance = comp, \MantissaA[4]~input , MantissaA[4]~input, FPAdder_Top, 1
instance = comp, \MantissaA[5]~input , MantissaA[5]~input, FPAdder_Top, 1
instance = comp, \MantissaA[6]~input , MantissaA[6]~input, FPAdder_Top, 1
instance = comp, \MantissaA[7]~input , MantissaA[7]~input, FPAdder_Top, 1
instance = comp, \MantissaB[0]~input , MantissaB[0]~input, FPAdder_Top, 1
instance = comp, \MantissaB[1]~input , MantissaB[1]~input, FPAdder_Top, 1
instance = comp, \MantissaB[2]~input , MantissaB[2]~input, FPAdder_Top, 1
instance = comp, \MantissaB[3]~input , MantissaB[3]~input, FPAdder_Top, 1
instance = comp, \MantissaB[4]~input , MantissaB[4]~input, FPAdder_Top, 1
instance = comp, \MantissaB[5]~input , MantissaB[5]~input, FPAdder_Top, 1
instance = comp, \MantissaB[6]~input , MantissaB[6]~input, FPAdder_Top, 1
instance = comp, \MantissaB[7]~input , MantissaB[7]~input, FPAdder_Top, 1
