{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx",
   "board_id": "u250",
   "name": "gen3x16_xdma_4_1",
   "version_major": "202210",
   "version_minor": "1",
   "description": "\nThis platform targets the Alveo U250 Data Center Accelerator Card. This high-performance acceleration platform features up to four channels of DDR4-2400 SDRAM which are instantiated as required by the user kernels for high fabric resource availability, and Xilinx DMA Subsystem for PCI Express with PCIe Gen3 x16 connectivity.\n    ",
   "generated_by": {
    "name": "Vivado",
    "version": "2022.1",
    "cl": "3510589",
    "time_stamp": "Thu Mar 31 09:04:14 2022"
   },
   "board": {
    "name": "xilinx.com:au250:1.4",
    "vendor": "xilinx.com",
    "part": "xcu250-figd2104-2L-e",
    "board_part": "xilinx.com:au250:part0:1.4"
   },
   "available_resources": {
    "LUT": "1728000",
    "REG": "2976240",
    "BRAM": "2688",
    "DSP": "12288",
    "URAM": ""
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Ddr4",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "bank0",
     "slr": "SLR0",
     "spTag": "DDR[0]"
    },
    {
     "id": "1",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "bank1",
     "slr": "SLR1",
     "spTag": "DDR[1]"
    },
    {
     "id": "2",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "bank2",
     "slr": "SLR2",
     "spTag": "DDR[2]"
    },
    {
     "id": "3",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "bank3",
     "slr": "SLR3",
     "spTag": "DDR[3]"
    },
    {
     "id": "4",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "PLRAM[0]",
     "slr": "SLR0",
     "spTag": "PLRAM[0]"
    },
    {
     "id": "5",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "PLRAM[1]",
     "slr": "SLR1",
     "spTag": "PLRAM[1]"
    },
    {
     "id": "6",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "PLRAM[2]",
     "slr": "SLR2",
     "spTag": "PLRAM[2]"
    },
    {
     "id": "7",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "PLRAM[3]",
     "slr": "SLR3",
     "spTag": "PLRAM[3]"
    },
    {
     "id": "8",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HOST[0]",
     "slr": "SLR2",
     "spTag": "HOST[0]"
    }
   ],
   "design_intent": [
    "dataCenter",
    "externalHost",
    "serverManaged"
   ],
   "clocks": [
    {
     "name": "CPU",
     "orig_name": "CPU",
     "id": -1,
     "default": false,
     "type": "RESERVED",
     "spec_frequency": 1,
     "spec_period": 1000,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 2",
     "orig_name": "ii_level1_wire_ulp_m_aclk_ctrl_00",
     "id": 2,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 50,
     "spec_period": 20,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 3",
     "orig_name": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
     "id": 3,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 250,
     "spec_period": 4,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 4",
     "orig_name": "ii_level1_wire_ulp_m_aclk_freerun_ref_00",
     "id": 4,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 100,
     "spec_period": 10,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 0",
     "orig_name": "ss_ucs_aclk_kernel_00",
     "id": 0,
     "default": false,
     "type": "SCALABLE",
     "spec_frequency": 300,
     "spec_period": 3.333333,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 1",
     "orig_name": "ss_ucs_aclk_kernel_01",
     "id": 1,
     "default": false,
     "type": "SCALABLE",
     "spec_frequency": 500,
     "spec_period": 2,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    }
   ]
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2022.2",
    "cl": "3671529",
    "time_stamp": "2022-10-13-17:52:11",
    "options": "/media/pablo1318/hddLinux/XILINX/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ --target hw_emu --link --config binary_container_1-link.cfg -obinary_container_1.xclbin ../../proyecto_kernels/Emulation-HW/build/krnl_vadd.xo ",
    "xclbin_name": "binary_container_1",
    "uuid": "46e450b0-69f4-4620-a433-426bae07e8c5",
    "link_uuid": "46e450b0-69f4-4620-a433-426bae07e8c5",
    "package_uuid": "",
    "system_compile_flow": false
   },
   "user_regions": [
    {
     "name": "OCL_REGION_0",
     "type": "clc_region",
     "instance_path": "level0_i/level1/level1_i/ulp",
     "available_resources": {
      "LUT": "1488120",
      "REG": "2976240",
      "BRAM": "2384",
      "DSP": "10634",
      "by_SLR": [
       {
        "name": "SLR1",
        "LUT": "213120",
        "REG": "426240",
        "BRAM": "384",
        "DSP": "1536",
        "URAM": "128"
       },
       {
        "name": "SLR0",
        "LUT": "423840",
        "REG": "847680",
        "BRAM": "668",
        "DSP": "3032",
        "URAM": "312"
       },
       {
        "name": "SLR3",
        "LUT": "432000",
        "REG": "864000",
        "BRAM": "672",
        "DSP": "3072",
        "URAM": "320"
       },
       {
        "name": "SLR2",
        "LUT": "419160",
        "REG": "838320",
        "BRAM": "660",
        "DSP": "2994",
        "URAM": "308"
       }
      ],
      "URAM": ""
     },
     "kernels": [
      {
       "name": "krnl_vadd",
       "estimated_resources": {
        "LUT": "37",
        "REG": "3",
        "BRAM": "",
        "DSP": "",
        "URAM": ""
       },
       "ports": [
        {
         "name": "M_AXI_GMEM0",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x30",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "in1",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM0",
         "size": "0x8",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "out",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM0",
         "size": "0x8",
         "offset": "0x1C",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "size",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x28",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": []
      }
     ],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "krnl_vadd",
       "cu_name": "krnl_vadd_1",
       "base_address": "",
       "actual_resources": [],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "ap_clk",
         "id": "0",
         "requested_frequency": 0,
         "achieved_frequency": 0
        }
       ],
       "reset_port_names": [],
       "slr_resources": []
      }
     ],
     "connectivity": [
      {
       "id": "0",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "0",
        "arg_name": "in1",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "1",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1",
        "arg_name": "out",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      }
     ]
    }
   ]
  }
 }
}

