// Seed: 2546816441
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    input id_7,
    input id_8,
    output logic id_9
    , id_12,
    input id_10,
    input logic id_11
);
  logic id_13 = id_11, id_14;
  assign id_9 = 1;
  assign id_2 = 1'h0 | id_0 == {1'b0};
  logic id_15;
  assign id_2 = 1;
  logic id_16;
  initial begin
    id_12 <= #id_11 id_12;
  end
  logic id_17;
  type_1 id_18 (
      .id_0(),
      .id_1()
  );
  logic id_19;
endmodule
