CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim - Generating component instance 'addsb_11_0_e48e31d556a35f15' of
   'xilinx.com:ip:c_addsub:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   addsub_v11_0/component.xml'.
Resolving generics for 'addsb_11_0_e48e31d556a35f15'...
Applying external generics to 'addsb_11_0_e48e31d556a35f15'...
Delivering associated files for 'addsb_11_0_e48e31d556a35f15'...
Generating implementation netlist for 'addsb_11_0_e48e31d556a35f15'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_e48e31d556a35f15'...
Running synthesis for 'addsb_11_0_e48e31d556a35f15'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_e48e31d556a35f15'...
Writing VHDL behavioral simulation model for 'addsb_11_0_e48e31d556a35f15'...
Writing VHDL behavioral simulation model for 'addsb_11_0_e48e31d556a35f15'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/addsb_11_0_e48e31d556a35f15
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'asr_11_0_baa2205482699974' of
   'xilinx.com:ip:c_shift_ram:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   shift_ram_v11_0/component.xml'.
Resolving generics for 'asr_11_0_baa2205482699974'...
Applying external generics to 'asr_11_0_baa2205482699974'...
Delivering associated files for 'asr_11_0_baa2205482699974'...
Generating implementation netlist for 'asr_11_0_baa2205482699974'...
INFO:sim - Pre-processing HDL files for 'asr_11_0_baa2205482699974'...
Running synthesis for 'asr_11_0_baa2205482699974'
Running ngcbuild...
Writing VHO instantiation template for 'asr_11_0_baa2205482699974'...
Writing VHDL behavioral simulation model for 'asr_11_0_baa2205482699974'...
Writing VHDL behavioral simulation model for 'asr_11_0_baa2205482699974'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/asr_11_0_baa2205482699974
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_45150160fbf326f2' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_45150160fbf326f2'...
Applying external generics to 'bmg_62_45150160fbf326f2'...
Delivering associated files for 'bmg_62_45150160fbf326f2'...
Delivering EJava files for 'bmg_62_45150160fbf326f2'...
Generating implementation netlist for 'bmg_62_45150160fbf326f2'...
INFO:sim - Pre-processing HDL files for 'bmg_62_45150160fbf326f2'...
Running synthesis for 'bmg_62_45150160fbf326f2'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_45150160fbf326f2'...
Writing VHDL behavioral simulation model for 'bmg_62_45150160fbf326f2'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_4780518c6f20c162' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_4780518c6f20c162'...
Applying external generics to 'bmg_62_4780518c6f20c162'...
Delivering associated files for 'bmg_62_4780518c6f20c162'...
Delivering EJava files for 'bmg_62_4780518c6f20c162'...
Generating implementation netlist for 'bmg_62_4780518c6f20c162'...
INFO:sim - Pre-processing HDL files for 'bmg_62_4780518c6f20c162'...
Running synthesis for 'bmg_62_4780518c6f20c162'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_4780518c6f20c162'...
Writing VHDL behavioral simulation model for 'bmg_62_4780518c6f20c162'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_61722a40b5652b33' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_61722a40b5652b33'...
Applying external generics to 'bmg_62_61722a40b5652b33'...
Delivering associated files for 'bmg_62_61722a40b5652b33'...
Delivering EJava files for 'bmg_62_61722a40b5652b33'...
Generating implementation netlist for 'bmg_62_61722a40b5652b33'...
INFO:sim - Pre-processing HDL files for 'bmg_62_61722a40b5652b33'...
Running synthesis for 'bmg_62_61722a40b5652b33'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_61722a40b5652b33'...
Writing VHDL behavioral simulation model for 'bmg_62_61722a40b5652b33'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_73edef83fb7839d9' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_73edef83fb7839d9'...
Applying external generics to 'bmg_62_73edef83fb7839d9'...
Delivering associated files for 'bmg_62_73edef83fb7839d9'...
Delivering EJava files for 'bmg_62_73edef83fb7839d9'...
Generating implementation netlist for 'bmg_62_73edef83fb7839d9'...
INFO:sim - Pre-processing HDL files for 'bmg_62_73edef83fb7839d9'...
Running synthesis for 'bmg_62_73edef83fb7839d9'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_73edef83fb7839d9'...
Writing VHDL behavioral simulation model for 'bmg_62_73edef83fb7839d9'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_8b6902f70206a636' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_8b6902f70206a636'...
Applying external generics to 'bmg_62_8b6902f70206a636'...
Delivering associated files for 'bmg_62_8b6902f70206a636'...
Delivering EJava files for 'bmg_62_8b6902f70206a636'...
Generating implementation netlist for 'bmg_62_8b6902f70206a636'...
INFO:sim - Pre-processing HDL files for 'bmg_62_8b6902f70206a636'...
Running synthesis for 'bmg_62_8b6902f70206a636'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_8b6902f70206a636'...
Writing VHDL behavioral simulation model for 'bmg_62_8b6902f70206a636'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_a60cf5549354b619' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_a60cf5549354b619'...
Applying external generics to 'bmg_62_a60cf5549354b619'...
Delivering associated files for 'bmg_62_a60cf5549354b619'...
Delivering EJava files for 'bmg_62_a60cf5549354b619'...
Generating implementation netlist for 'bmg_62_a60cf5549354b619'...
INFO:sim - Pre-processing HDL files for 'bmg_62_a60cf5549354b619'...
Running synthesis for 'bmg_62_a60cf5549354b619'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_a60cf5549354b619'...
Writing VHDL behavioral simulation model for 'bmg_62_a60cf5549354b619'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_bd93aafb66935d25' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_bd93aafb66935d25'...
Applying external generics to 'bmg_62_bd93aafb66935d25'...
Delivering associated files for 'bmg_62_bd93aafb66935d25'...
Delivering EJava files for 'bmg_62_bd93aafb66935d25'...
Generating implementation netlist for 'bmg_62_bd93aafb66935d25'...
INFO:sim - Pre-processing HDL files for 'bmg_62_bd93aafb66935d25'...
Running synthesis for 'bmg_62_bd93aafb66935d25'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_bd93aafb66935d25'...
Writing VHDL behavioral simulation model for 'bmg_62_bd93aafb66935d25'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_bf3d90b03236aeec' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_bf3d90b03236aeec'...
Applying external generics to 'bmg_62_bf3d90b03236aeec'...
Delivering associated files for 'bmg_62_bf3d90b03236aeec'...
Delivering EJava files for 'bmg_62_bf3d90b03236aeec'...
Generating implementation netlist for 'bmg_62_bf3d90b03236aeec'...
INFO:sim - Pre-processing HDL files for 'bmg_62_bf3d90b03236aeec'...
Running synthesis for 'bmg_62_bf3d90b03236aeec'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_bf3d90b03236aeec'...
Writing VHDL behavioral simulation model for 'bmg_62_bf3d90b03236aeec'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_06789a19cedc7671' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_06789a19cedc7671'...
Applying external generics to 'cntr_11_0_06789a19cedc7671'...
Delivering associated files for 'cntr_11_0_06789a19cedc7671'...
Generating implementation netlist for 'cntr_11_0_06789a19cedc7671'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_06789a19cedc7671'...
Running synthesis for 'cntr_11_0_06789a19cedc7671'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_06789a19cedc7671'...
Writing VHDL behavioral simulation model for 'cntr_11_0_06789a19cedc7671'...
Writing VHDL behavioral simulation model for 'cntr_11_0_06789a19cedc7671'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_06789a19cedc7671
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_0c416b7970c344c3' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_0c416b7970c344c3'...
Applying external generics to 'cntr_11_0_0c416b7970c344c3'...
Delivering associated files for 'cntr_11_0_0c416b7970c344c3'...
Generating implementation netlist for 'cntr_11_0_0c416b7970c344c3'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_0c416b7970c344c3'...
Running synthesis for 'cntr_11_0_0c416b7970c344c3'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_0c416b7970c344c3'...
Writing VHDL behavioral simulation model for 'cntr_11_0_0c416b7970c344c3'...
Writing VHDL behavioral simulation model for 'cntr_11_0_0c416b7970c344c3'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_0c416b7970c344c3
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_2b657e2d1d4c21af' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_2b657e2d1d4c21af'...
Applying external generics to 'cntr_11_0_2b657e2d1d4c21af'...
Delivering associated files for 'cntr_11_0_2b657e2d1d4c21af'...
Generating implementation netlist for 'cntr_11_0_2b657e2d1d4c21af'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_2b657e2d1d4c21af'...
Running synthesis for 'cntr_11_0_2b657e2d1d4c21af'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_2b657e2d1d4c21af'...
Writing VHDL behavioral simulation model for 'cntr_11_0_2b657e2d1d4c21af'...
Writing VHDL behavioral simulation model for 'cntr_11_0_2b657e2d1d4c21af'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_2b657e2d1d4c21af
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_2f4d5faecc7b9ee5' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_2f4d5faecc7b9ee5'...
Applying external generics to 'cntr_11_0_2f4d5faecc7b9ee5'...
Delivering associated files for 'cntr_11_0_2f4d5faecc7b9ee5'...
Generating implementation netlist for 'cntr_11_0_2f4d5faecc7b9ee5'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_2f4d5faecc7b9ee5'...
Running synthesis for 'cntr_11_0_2f4d5faecc7b9ee5'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_2f4d5faecc7b9ee5'...
Writing VHDL behavioral simulation model for 'cntr_11_0_2f4d5faecc7b9ee5'...
Writing VHDL behavioral simulation model for 'cntr_11_0_2f4d5faecc7b9ee5'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_2f4d5faecc7b9ee5
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_30c19e6310bb8df4' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_30c19e6310bb8df4'...
Applying external generics to 'cntr_11_0_30c19e6310bb8df4'...
Delivering associated files for 'cntr_11_0_30c19e6310bb8df4'...
Generating implementation netlist for 'cntr_11_0_30c19e6310bb8df4'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_30c19e6310bb8df4'...
Running synthesis for 'cntr_11_0_30c19e6310bb8df4'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_30c19e6310bb8df4'...
Writing VHDL behavioral simulation model for 'cntr_11_0_30c19e6310bb8df4'...
Writing VHDL behavioral simulation model for 'cntr_11_0_30c19e6310bb8df4'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_30c19e6310bb8df4
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_3867c5e9d5e6e2ed' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_3867c5e9d5e6e2ed'...
Applying external generics to 'cntr_11_0_3867c5e9d5e6e2ed'...
Delivering associated files for 'cntr_11_0_3867c5e9d5e6e2ed'...
Generating implementation netlist for 'cntr_11_0_3867c5e9d5e6e2ed'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_3867c5e9d5e6e2ed'...
Running synthesis for 'cntr_11_0_3867c5e9d5e6e2ed'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_3867c5e9d5e6e2ed'...
Writing VHDL behavioral simulation model for 'cntr_11_0_3867c5e9d5e6e2ed'...
Writing VHDL behavioral simulation model for 'cntr_11_0_3867c5e9d5e6e2ed'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_3867c5e9d5e6e2ed
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_38c9cb0851a20d91' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_38c9cb0851a20d91'...
Applying external generics to 'cntr_11_0_38c9cb0851a20d91'...
Delivering associated files for 'cntr_11_0_38c9cb0851a20d91'...
Generating implementation netlist for 'cntr_11_0_38c9cb0851a20d91'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_38c9cb0851a20d91'...
Running synthesis for 'cntr_11_0_38c9cb0851a20d91'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_38c9cb0851a20d91'...
Writing VHDL behavioral simulation model for 'cntr_11_0_38c9cb0851a20d91'...
Writing VHDL behavioral simulation model for 'cntr_11_0_38c9cb0851a20d91'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_38c9cb0851a20d91
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_49c9a47affa95a54' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_49c9a47affa95a54'...
Applying external generics to 'cntr_11_0_49c9a47affa95a54'...
Delivering associated files for 'cntr_11_0_49c9a47affa95a54'...
Generating implementation netlist for 'cntr_11_0_49c9a47affa95a54'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_49c9a47affa95a54'...
Running synthesis for 'cntr_11_0_49c9a47affa95a54'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_49c9a47affa95a54'...
Writing VHDL behavioral simulation model for 'cntr_11_0_49c9a47affa95a54'...
Writing VHDL behavioral simulation model for 'cntr_11_0_49c9a47affa95a54'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_49c9a47affa95a54
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_511daee48ac62764' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_511daee48ac62764'...
Applying external generics to 'cntr_11_0_511daee48ac62764'...
Delivering associated files for 'cntr_11_0_511daee48ac62764'...
Generating implementation netlist for 'cntr_11_0_511daee48ac62764'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_511daee48ac62764'...
Running synthesis for 'cntr_11_0_511daee48ac62764'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_511daee48ac62764'...
Writing VHDL behavioral simulation model for 'cntr_11_0_511daee48ac62764'...
Writing VHDL behavioral simulation model for 'cntr_11_0_511daee48ac62764'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_511daee48ac62764
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_520b146027c1d89b' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_520b146027c1d89b'...
Applying external generics to 'cntr_11_0_520b146027c1d89b'...
Delivering associated files for 'cntr_11_0_520b146027c1d89b'...
Generating implementation netlist for 'cntr_11_0_520b146027c1d89b'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_520b146027c1d89b'...
Running synthesis for 'cntr_11_0_520b146027c1d89b'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_520b146027c1d89b'...
Writing VHDL behavioral simulation model for 'cntr_11_0_520b146027c1d89b'...
Writing VHDL behavioral simulation model for 'cntr_11_0_520b146027c1d89b'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_520b146027c1d89b
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_56cea93c32f2afe9' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_56cea93c32f2afe9'...
Applying external generics to 'cntr_11_0_56cea93c32f2afe9'...
Delivering associated files for 'cntr_11_0_56cea93c32f2afe9'...
Generating implementation netlist for 'cntr_11_0_56cea93c32f2afe9'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_56cea93c32f2afe9'...
Running synthesis for 'cntr_11_0_56cea93c32f2afe9'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_56cea93c32f2afe9'...
Writing VHDL behavioral simulation model for 'cntr_11_0_56cea93c32f2afe9'...
Writing VHDL behavioral simulation model for 'cntr_11_0_56cea93c32f2afe9'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_56cea93c32f2afe9
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_59da7a7e9e683c63' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_59da7a7e9e683c63'...
Applying external generics to 'cntr_11_0_59da7a7e9e683c63'...
Delivering associated files for 'cntr_11_0_59da7a7e9e683c63'...
Generating implementation netlist for 'cntr_11_0_59da7a7e9e683c63'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_59da7a7e9e683c63'...
Running synthesis for 'cntr_11_0_59da7a7e9e683c63'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_59da7a7e9e683c63'...
Writing VHDL behavioral simulation model for 'cntr_11_0_59da7a7e9e683c63'...
Writing VHDL behavioral simulation model for 'cntr_11_0_59da7a7e9e683c63'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_59da7a7e9e683c63
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_7310fc5156c4342e' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_7310fc5156c4342e'...
Applying external generics to 'cntr_11_0_7310fc5156c4342e'...
Delivering associated files for 'cntr_11_0_7310fc5156c4342e'...
Generating implementation netlist for 'cntr_11_0_7310fc5156c4342e'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_7310fc5156c4342e'...
Running synthesis for 'cntr_11_0_7310fc5156c4342e'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_7310fc5156c4342e'...
Writing VHDL behavioral simulation model for 'cntr_11_0_7310fc5156c4342e'...
Writing VHDL behavioral simulation model for 'cntr_11_0_7310fc5156c4342e'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_7310fc5156c4342e
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_75f1adc66a6c6121' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_75f1adc66a6c6121'...
Applying external generics to 'cntr_11_0_75f1adc66a6c6121'...
Delivering associated files for 'cntr_11_0_75f1adc66a6c6121'...
Generating implementation netlist for 'cntr_11_0_75f1adc66a6c6121'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_75f1adc66a6c6121'...
Running synthesis for 'cntr_11_0_75f1adc66a6c6121'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_75f1adc66a6c6121'...
Writing VHDL behavioral simulation model for 'cntr_11_0_75f1adc66a6c6121'...
Writing VHDL behavioral simulation model for 'cntr_11_0_75f1adc66a6c6121'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_75f1adc66a6c6121
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_7ca694f8efe8d963' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_7ca694f8efe8d963'...
Applying external generics to 'cntr_11_0_7ca694f8efe8d963'...
Delivering associated files for 'cntr_11_0_7ca694f8efe8d963'...
Generating implementation netlist for 'cntr_11_0_7ca694f8efe8d963'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_7ca694f8efe8d963'...
Running synthesis for 'cntr_11_0_7ca694f8efe8d963'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_7ca694f8efe8d963'...
Writing VHDL behavioral simulation model for 'cntr_11_0_7ca694f8efe8d963'...
Writing VHDL behavioral simulation model for 'cntr_11_0_7ca694f8efe8d963'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_7ca694f8efe8d963
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_813142b9460b2f27' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_813142b9460b2f27'...
Applying external generics to 'cntr_11_0_813142b9460b2f27'...
Delivering associated files for 'cntr_11_0_813142b9460b2f27'...
Generating implementation netlist for 'cntr_11_0_813142b9460b2f27'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_813142b9460b2f27'...
Running synthesis for 'cntr_11_0_813142b9460b2f27'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_813142b9460b2f27'...
Writing VHDL behavioral simulation model for 'cntr_11_0_813142b9460b2f27'...
Writing VHDL behavioral simulation model for 'cntr_11_0_813142b9460b2f27'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_813142b9460b2f27
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_92cf1c8e61537910' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_92cf1c8e61537910'...
Applying external generics to 'cntr_11_0_92cf1c8e61537910'...
Delivering associated files for 'cntr_11_0_92cf1c8e61537910'...
Generating implementation netlist for 'cntr_11_0_92cf1c8e61537910'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_92cf1c8e61537910'...
Running synthesis for 'cntr_11_0_92cf1c8e61537910'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_92cf1c8e61537910'...
Writing VHDL behavioral simulation model for 'cntr_11_0_92cf1c8e61537910'...
Writing VHDL behavioral simulation model for 'cntr_11_0_92cf1c8e61537910'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_92cf1c8e61537910
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_9d1193ca144fd60c' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_9d1193ca144fd60c'...
Applying external generics to 'cntr_11_0_9d1193ca144fd60c'...
Delivering associated files for 'cntr_11_0_9d1193ca144fd60c'...
Generating implementation netlist for 'cntr_11_0_9d1193ca144fd60c'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_9d1193ca144fd60c'...
Running synthesis for 'cntr_11_0_9d1193ca144fd60c'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_9d1193ca144fd60c'...
Writing VHDL behavioral simulation model for 'cntr_11_0_9d1193ca144fd60c'...
Writing VHDL behavioral simulation model for 'cntr_11_0_9d1193ca144fd60c'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_9d1193ca144fd60c
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_aecd98f86e85228c' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_aecd98f86e85228c'...
Applying external generics to 'cntr_11_0_aecd98f86e85228c'...
Delivering associated files for 'cntr_11_0_aecd98f86e85228c'...
Generating implementation netlist for 'cntr_11_0_aecd98f86e85228c'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_aecd98f86e85228c'...
Running synthesis for 'cntr_11_0_aecd98f86e85228c'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_aecd98f86e85228c'...
Writing VHDL behavioral simulation model for 'cntr_11_0_aecd98f86e85228c'...
Writing VHDL behavioral simulation model for 'cntr_11_0_aecd98f86e85228c'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_aecd98f86e85228c
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_b9730cea34623a8b' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_b9730cea34623a8b'...
Applying external generics to 'cntr_11_0_b9730cea34623a8b'...
Delivering associated files for 'cntr_11_0_b9730cea34623a8b'...
Generating implementation netlist for 'cntr_11_0_b9730cea34623a8b'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_b9730cea34623a8b'...
Running synthesis for 'cntr_11_0_b9730cea34623a8b'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_b9730cea34623a8b'...
Writing VHDL behavioral simulation model for 'cntr_11_0_b9730cea34623a8b'...
Writing VHDL behavioral simulation model for 'cntr_11_0_b9730cea34623a8b'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_b9730cea34623a8b
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_cbdd499775f6d0d5' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_cbdd499775f6d0d5'...
Applying external generics to 'cntr_11_0_cbdd499775f6d0d5'...
Delivering associated files for 'cntr_11_0_cbdd499775f6d0d5'...
Generating implementation netlist for 'cntr_11_0_cbdd499775f6d0d5'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_cbdd499775f6d0d5'...
Running synthesis for 'cntr_11_0_cbdd499775f6d0d5'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_cbdd499775f6d0d5'...
Writing VHDL behavioral simulation model for 'cntr_11_0_cbdd499775f6d0d5'...
Writing VHDL behavioral simulation model for 'cntr_11_0_cbdd499775f6d0d5'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_cbdd499775f6d0d5
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_df2bb90b8fe02ecf' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_df2bb90b8fe02ecf'...
Applying external generics to 'cntr_11_0_df2bb90b8fe02ecf'...
Delivering associated files for 'cntr_11_0_df2bb90b8fe02ecf'...
Generating implementation netlist for 'cntr_11_0_df2bb90b8fe02ecf'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_df2bb90b8fe02ecf'...
Running synthesis for 'cntr_11_0_df2bb90b8fe02ecf'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_df2bb90b8fe02ecf'...
Writing VHDL behavioral simulation model for 'cntr_11_0_df2bb90b8fe02ecf'...
Writing VHDL behavioral simulation model for 'cntr_11_0_df2bb90b8fe02ecf'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_df2bb90b8fe02ecf
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_e94528e03054f4e0' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_e94528e03054f4e0'...
Applying external generics to 'cntr_11_0_e94528e03054f4e0'...
Delivering associated files for 'cntr_11_0_e94528e03054f4e0'...
Generating implementation netlist for 'cntr_11_0_e94528e03054f4e0'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_e94528e03054f4e0'...
Running synthesis for 'cntr_11_0_e94528e03054f4e0'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_e94528e03054f4e0'...
Writing VHDL behavioral simulation model for 'cntr_11_0_e94528e03054f4e0'...
Writing VHDL behavioral simulation model for 'cntr_11_0_e94528e03054f4e0'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_e94528e03054f4e0
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_e9eaaa5672e4be4d' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_e9eaaa5672e4be4d'...
Applying external generics to 'cntr_11_0_e9eaaa5672e4be4d'...
Delivering associated files for 'cntr_11_0_e9eaaa5672e4be4d'...
Generating implementation netlist for 'cntr_11_0_e9eaaa5672e4be4d'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_e9eaaa5672e4be4d'...
Running synthesis for 'cntr_11_0_e9eaaa5672e4be4d'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_e9eaaa5672e4be4d'...
Writing VHDL behavioral simulation model for 'cntr_11_0_e9eaaa5672e4be4d'...
Writing VHDL behavioral simulation model for 'cntr_11_0_e9eaaa5672e4be4d'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_e9eaaa5672e4be4d
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_ef4fa43970ed82d0' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_ef4fa43970ed82d0'...
Applying external generics to 'cntr_11_0_ef4fa43970ed82d0'...
Delivering associated files for 'cntr_11_0_ef4fa43970ed82d0'...
Generating implementation netlist for 'cntr_11_0_ef4fa43970ed82d0'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_ef4fa43970ed82d0'...
Running synthesis for 'cntr_11_0_ef4fa43970ed82d0'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_ef4fa43970ed82d0'...
Writing VHDL behavioral simulation model for 'cntr_11_0_ef4fa43970ed82d0'...
Writing VHDL behavioral simulation model for 'cntr_11_0_ef4fa43970ed82d0'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/cntr_11_0_ef4fa43970ed82d0
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'dmg_62_0a86efc0bb6fa1ec' of
   'xilinx.com:ip:dist_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/di
   st_mem_gen_v6_2/component.xml'.
Resolving generics for 'dmg_62_0a86efc0bb6fa1ec'...
Applying external generics to 'dmg_62_0a86efc0bb6fa1ec'...
Delivering associated files for 'dmg_62_0a86efc0bb6fa1ec'...
Delivering EJava files for 'dmg_62_0a86efc0bb6fa1ec'...
Generating implementation netlist for 'dmg_62_0a86efc0bb6fa1ec'...
INFO:sim - Pre-processing HDL files for 'dmg_62_0a86efc0bb6fa1ec'...
Running synthesis for 'dmg_62_0a86efc0bb6fa1ec'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_62_0a86efc0bb6fa1ec'...
Writing VHDL behavioral simulation model for 'dmg_62_0a86efc0bb6fa1ec'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'dmg_62_29a7fd57730c35e5' of
   'xilinx.com:ip:dist_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/di
   st_mem_gen_v6_2/component.xml'.
Resolving generics for 'dmg_62_29a7fd57730c35e5'...
Applying external generics to 'dmg_62_29a7fd57730c35e5'...
Delivering associated files for 'dmg_62_29a7fd57730c35e5'...
Delivering EJava files for 'dmg_62_29a7fd57730c35e5'...
Generating implementation netlist for 'dmg_62_29a7fd57730c35e5'...
INFO:sim - Pre-processing HDL files for 'dmg_62_29a7fd57730c35e5'...
Running synthesis for 'dmg_62_29a7fd57730c35e5'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_62_29a7fd57730c35e5'...
Writing VHDL behavioral simulation model for 'dmg_62_29a7fd57730c35e5'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'dmg_62_d4b1790d74a4992a' of
   'xilinx.com:ip:dist_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/di
   st_mem_gen_v6_2/component.xml'.
Resolving generics for 'dmg_62_d4b1790d74a4992a'...
Applying external generics to 'dmg_62_d4b1790d74a4992a'...
Delivering associated files for 'dmg_62_d4b1790d74a4992a'...
Delivering EJava files for 'dmg_62_d4b1790d74a4992a'...
Generating implementation netlist for 'dmg_62_d4b1790d74a4992a'...
INFO:sim - Pre-processing HDL files for 'dmg_62_d4b1790d74a4992a'...
Running synthesis for 'dmg_62_d4b1790d74a4992a'
Running ngcbuild...
Writing VHO instantiation template for 'dmg_62_d4b1790d74a4992a'...
Writing VHDL behavioral simulation model for 'dmg_62_d4b1790d74a4992a'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'mult_11_2_d745d7ddd0aa234d' of
   'xilinx.com:ip:mult_gen:11.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/dsp/com/xilinx/ip/mult_g
   en_v11_2/component.xml'.
Resolving generics for 'mult_11_2_d745d7ddd0aa234d'...
Applying external generics to 'mult_11_2_d745d7ddd0aa234d'...
Delivering associated files for 'mult_11_2_d745d7ddd0aa234d'...
Generating implementation netlist for 'mult_11_2_d745d7ddd0aa234d'...
INFO:sim - Pre-processing HDL files for 'mult_11_2_d745d7ddd0aa234d'...
Running synthesis for 'mult_11_2_d745d7ddd0aa234d'
Running ngcbuild...
Writing VHO instantiation template for 'mult_11_2_d745d7ddd0aa234d'...
Writing VHDL behavioral simulation model for 'mult_11_2_d745d7ddd0aa234d'...
Writing VHDL behavioral simulation model for 'mult_11_2_d745d7ddd0aa234d'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c02775a832794db46/tmp/_cg/mult_11_2_d745d7ddd0aa234d
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
