<?xml version="1.0" encoding="UTF-8" standalone="no" ?><entity name="StateMachineEditor1_import"><interface bustype="wire" clock="clock" direction="end" name="reset"><port direction="Input" name="reset" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clock" direction="end" name="col_select"><port direction="Input" name="col_select" role="wire" vhdl-type="STD_LOGIC_VECTOR" width="3"/></interface><interface bustype="wire" clock="clock" direction="end" name="data_en"><port direction="Input" name="data_en" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clock" direction="start" name="data"><port direction="Output" name="data" role="wire" vhdl-type="STD_LOGIC_VECTOR" width="24"/></interface><hdl><native hdl-name="StateMachineEditor1" language="VHDL"/></hdl></entity>