#check device status and detected parity error to be set
rd hqm_pf_cfg_i.device_status 0x0010

#check aer_cap_uncorr_err_status  and expect unsupporte request and poison TLP
rd hqm_pf_cfg_i.aer_cap_uncorr_err_status 0x00000000



#check ERror status
rd hqm_pf_cfg_i.pcie_cap_device_status 0x0000


#[HSD-ES][server][bugeco][SDG HQM Agent Core to Core 1.5][1209851260][3-medium][repo_modified] HQM: (hqm_system). VF Function Level Reset Requirements
#Checks added for VF_FLR
#If a VF function level reset is triggered, the bit in the HQM_FUNC_VF_BAR_DISABLE register for that VF will be set to a 1. 
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[0] 0x1
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[1] 0x1
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[2] 0x1
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[3] 0x1
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[4] 0x1
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[5] 0x1
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[6] 0x1
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[7] 0x1
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[8] 0x1
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[9] 0x1
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[10] 0x1
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[11] 0x1
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[12] 0x0
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[13] 0x0
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[14] 0x0
rd hqm_system_csr.HQM_FUNC_VF_BAR_DISABLE[15] 0x0 

 #Adding a VF_TO_PF_FLR_ISR register with a bit per VF.
 #These bits behave exactly like the VF_TO_PF_MAILBOX_ISR bits except that they are set by the deassertion of the VF FLR instead of by a direct VF CFG write.
rd hqm_func_pf_per_vf[0].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[1].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[2].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[3].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[4].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[5].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[6].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[7].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[8].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[9].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[10].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[11].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[12].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[13].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[14].vf_to_pf_flr_isr 0x0FFF
rd hqm_func_pf_per_vf[14].vf_to_pf_flr_isr 0x0FFF
