
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2023.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2023 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xgpio.h"

/*
* The configuration table for devices
*/

XGpio_Config XGpio_ConfigTable[XPAR_XGPIO_NUM_INSTANCES] =
{
	{
		XPAR_ARDUINO_ARDUINO_INTR_EN_PINS_2_3_DEVICE_ID,
		XPAR_ARDUINO_ARDUINO_INTR_EN_PINS_2_3_BASEADDR,
		XPAR_ARDUINO_ARDUINO_INTR_EN_PINS_2_3_INTERRUPT_PRESENT,
		XPAR_ARDUINO_ARDUINO_INTR_EN_PINS_2_3_IS_DUAL
	},
	{
		XPAR_ARDUINO_ARDUINO_NO_INTR_PINS_DEVICE_ID,
		XPAR_ARDUINO_ARDUINO_NO_INTR_PINS_BASEADDR,
		XPAR_ARDUINO_ARDUINO_NO_INTR_PINS_INTERRUPT_PRESENT,
		XPAR_ARDUINO_ARDUINO_NO_INTR_PINS_IS_DUAL
	},
	{
		XPAR_USER_BTNS_GPIO_DEVICE_ID,
		XPAR_USER_BTNS_GPIO_BASEADDR,
		XPAR_USER_BTNS_GPIO_INTERRUPT_PRESENT,
		XPAR_USER_BTNS_GPIO_IS_DUAL
	},
	{
		XPAR_USER_LEDS_GPIO_DEVICE_ID,
		XPAR_USER_LEDS_GPIO_BASEADDR,
		XPAR_USER_LEDS_GPIO_INTERRUPT_PRESENT,
		XPAR_USER_LEDS_GPIO_IS_DUAL
	},
	{
		XPAR_USER_RGBLEDS_GPIO_DEVICE_ID,
		XPAR_USER_RGBLEDS_GPIO_BASEADDR,
		XPAR_USER_RGBLEDS_GPIO_INTERRUPT_PRESENT,
		XPAR_USER_RGBLEDS_GPIO_IS_DUAL
	},
	{
		XPAR_USER_SWITCHES_GPIO_DEVICE_ID,
		XPAR_USER_SWITCHES_GPIO_BASEADDR,
		XPAR_USER_SWITCHES_GPIO_INTERRUPT_PRESENT,
		XPAR_USER_SWITCHES_GPIO_IS_DUAL
	},
	{
		XPAR_VIDEO_HDMI_OUT_HPD_VIDEO_DEVICE_ID,
		XPAR_VIDEO_HDMI_OUT_HPD_VIDEO_BASEADDR,
		XPAR_VIDEO_HDMI_OUT_HPD_VIDEO_INTERRUPT_PRESENT,
		XPAR_VIDEO_HDMI_OUT_HPD_VIDEO_IS_DUAL
	}
};


