

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_112_1'
================================================================
* Date:           Tue Sep  5 09:33:57 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       28|       28|  0.280 us|  0.280 us|   17|   17|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                    |                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |              Instance              |          Module         |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_init_block_AB_proc30_fu_204     |init_block_AB_proc30     |       16|       16|   0.160 us|   0.160 us|   16|   16|        no|
        |grp_systolic_array_k_12_fu_243      |systolic_array_k_12      |       23|       23|   0.230 us|   0.230 us|   17|   17|  dataflow|
        |grp_VITIS_LOOP_132_4_proc_fu_259    |VITIS_LOOP_132_4_proc    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|        no|
        |grp_VITIS_LOOP_132_4_proc31_fu_268  |VITIS_LOOP_132_4_proc31  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|        no|
        |grp_VITIS_LOOP_132_4_proc32_fu_277  |VITIS_LOOP_132_4_proc32  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|        no|
        |grp_VITIS_LOOP_132_4_proc33_fu_286  |VITIS_LOOP_132_4_proc33  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|        no|
        +------------------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%jj_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %jj"   --->   Operation 7 'read' 'jj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii"   --->   Operation 8 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = trunc i5 %jj_read"   --->   Operation 9 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%jj_c6 = alloca i64 1" [gemm_systolic_array.cpp:114]   --->   Operation 10 'alloca' 'jj_c6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%jj_c5 = alloca i64 1" [gemm_systolic_array.cpp:114]   --->   Operation 11 'alloca' 'jj_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%jj_c4 = alloca i64 1" [gemm_systolic_array.cpp:114]   --->   Operation 12 'alloca' 'jj_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%jj_c = alloca i64 1" [gemm_systolic_array.cpp:114]   --->   Operation 13 'alloca' 'jj_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ii_c3 = alloca i64 1" [gemm_systolic_array.cpp:114]   --->   Operation 14 'alloca' 'ii_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ii_c2 = alloca i64 1" [gemm_systolic_array.cpp:114]   --->   Operation 15 'alloca' 'ii_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ii_c1 = alloca i64 1" [gemm_systolic_array.cpp:114]   --->   Operation 16 'alloca' 'ii_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ii_c = alloca i64 1" [gemm_systolic_array.cpp:114]   --->   Operation 17 'alloca' 'ii_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%block_A_loader_01 = alloca i64 1"   --->   Operation 18 'alloca' 'block_A_loader_01' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%block_A_loader_12 = alloca i64 1"   --->   Operation 19 'alloca' 'block_A_loader_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%block_A_loader_23 = alloca i64 1"   --->   Operation 20 'alloca' 'block_A_loader_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%block_A_loader_34 = alloca i64 1"   --->   Operation 21 'alloca' 'block_A_loader_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%block_B_loader_05 = alloca i64 1"   --->   Operation 22 'alloca' 'block_B_loader_05' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%block_B_loader_16 = alloca i64 1"   --->   Operation 23 'alloca' 'block_B_loader_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%block_B_loader_27 = alloca i64 1"   --->   Operation 24 'alloca' 'block_B_loader_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%block_B_loader_38 = alloca i64 1"   --->   Operation 25 'alloca' 'block_B_loader_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%block_C_drainer_09 = alloca i64 1"   --->   Operation 26 'alloca' 'block_C_drainer_09' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%block_C_drainer_110 = alloca i64 1"   --->   Operation 27 'alloca' 'block_C_drainer_110' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%block_C_drainer_211 = alloca i64 1"   --->   Operation 28 'alloca' 'block_C_drainer_211' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%block_C_drainer_312 = alloca i64 1"   --->   Operation 29 'alloca' 'block_C_drainer_312' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 30 [2/2] (7.26ns)   --->   "%call_ln114 = call void @init_block_AB_proc30, i24 %A_0, i2 %ii_read, i24 %block_A_loader_01, i24 %A_1, i24 %block_A_loader_12, i24 %A_2, i24 %block_A_loader_23, i24 %A_3, i24 %block_A_loader_34, i24 %B_0, i4 %empty, i24 %block_B_loader_05, i24 %B_1, i24 %block_B_loader_16, i24 %B_2, i24 %block_B_loader_27, i24 %B_3, i24 %block_B_loader_38, i2 %ii_c, i2 %ii_c1, i2 %ii_c2, i2 %ii_c3, i4 %jj_c, i4 %jj_c4, i4 %jj_c5, i4 %jj_c6" [gemm_systolic_array.cpp:114]   --->   Operation 30 'call' 'call_ln114' <Predicate = true> <Delay = 7.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln114 = call void @init_block_AB_proc30, i24 %A_0, i2 %ii_read, i24 %block_A_loader_01, i24 %A_1, i24 %block_A_loader_12, i24 %A_2, i24 %block_A_loader_23, i24 %A_3, i24 %block_A_loader_34, i24 %B_0, i4 %empty, i24 %block_B_loader_05, i24 %B_1, i24 %block_B_loader_16, i24 %B_2, i24 %block_B_loader_27, i24 %B_3, i24 %block_B_loader_38, i2 %ii_c, i2 %ii_c1, i2 %ii_c2, i2 %ii_c3, i4 %jj_c, i4 %jj_c4, i4 %jj_c5, i4 %jj_c6" [gemm_systolic_array.cpp:114]   --->   Operation 31 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln127 = call void @systolic_array_k_12, i24 %block_A_loader_01, i24 %block_A_loader_12, i24 %block_A_loader_23, i24 %block_A_loader_34, i24 %block_B_loader_05, i24 %block_B_loader_16, i24 %block_B_loader_27, i24 %block_B_loader_38, i24 %block_C_drainer_09, i24 %block_C_drainer_110, i24 %block_C_drainer_211, i24 %block_C_drainer_312" [gemm_systolic_array.cpp:127]   --->   Operation 32 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln127 = call void @systolic_array_k_12, i24 %block_A_loader_01, i24 %block_A_loader_12, i24 %block_A_loader_23, i24 %block_A_loader_34, i24 %block_B_loader_05, i24 %block_B_loader_16, i24 %block_B_loader_27, i24 %block_B_loader_38, i24 %block_C_drainer_09, i24 %block_C_drainer_110, i24 %block_C_drainer_211, i24 %block_C_drainer_312" [gemm_systolic_array.cpp:127]   --->   Operation 33 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln114 = call void @VITIS_LOOP_132_4_proc, i24 %C_0, i24 %block_C_drainer_09, i4 %jj_c6, i2 %ii_c3" [gemm_systolic_array.cpp:114]   --->   Operation 34 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln114 = call void @VITIS_LOOP_132_4_proc31, i24 %C_1, i24 %block_C_drainer_110, i4 %jj_c5, i2 %ii_c2" [gemm_systolic_array.cpp:114]   --->   Operation 35 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln114 = call void @VITIS_LOOP_132_4_proc32, i24 %C_2, i24 %block_C_drainer_211, i4 %jj_c4, i2 %ii_c1" [gemm_systolic_array.cpp:114]   --->   Operation 36 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln114 = call void @VITIS_LOOP_132_4_proc33, i24 %C_3, i24 %block_C_drainer_312, i4 %jj_c, i2 %ii_c" [gemm_systolic_array.cpp:114]   --->   Operation 37 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%empty_1814 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c6_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i4 %jj_c6, i4 %jj_c6" [gemm_systolic_array.cpp:114]   --->   Operation 38 'specchannel' 'empty_1814' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln114 = specinterface void @_ssdm_op_SpecInterface, i4 %jj_c6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:114]   --->   Operation 39 'specinterface' 'specinterface_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_1815 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c5_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i4 %jj_c5, i4 %jj_c5" [gemm_systolic_array.cpp:114]   --->   Operation 40 'specchannel' 'empty_1815' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln114 = specinterface void @_ssdm_op_SpecInterface, i4 %jj_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:114]   --->   Operation 41 'specinterface' 'specinterface_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%empty_1816 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c4_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i4 %jj_c4, i4 %jj_c4" [gemm_systolic_array.cpp:114]   --->   Operation 42 'specchannel' 'empty_1816' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln114 = specinterface void @_ssdm_op_SpecInterface, i4 %jj_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:114]   --->   Operation 43 'specinterface' 'specinterface_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%empty_1817 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i4 %jj_c, i4 %jj_c" [gemm_systolic_array.cpp:114]   --->   Operation 44 'specchannel' 'empty_1817' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln114 = specinterface void @_ssdm_op_SpecInterface, i4 %jj_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:114]   --->   Operation 45 'specinterface' 'specinterface_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty_1818 = specchannel i32 @_ssdm_op_SpecChannel, void @ii_c3_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %ii_c3, i2 %ii_c3" [gemm_systolic_array.cpp:114]   --->   Operation 46 'specchannel' 'empty_1818' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln114 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:114]   --->   Operation 47 'specinterface' 'specinterface_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%empty_1819 = specchannel i32 @_ssdm_op_SpecChannel, void @ii_c2_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %ii_c2, i2 %ii_c2" [gemm_systolic_array.cpp:114]   --->   Operation 48 'specchannel' 'empty_1819' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln114 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:114]   --->   Operation 49 'specinterface' 'specinterface_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_1820 = specchannel i32 @_ssdm_op_SpecChannel, void @ii_c1_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %ii_c1, i2 %ii_c1" [gemm_systolic_array.cpp:114]   --->   Operation 50 'specchannel' 'empty_1820' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln114 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:114]   --->   Operation 51 'specinterface' 'specinterface_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty_1821 = specchannel i32 @_ssdm_op_SpecChannel, void @ii_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %ii_c, i2 %ii_c" [gemm_systolic_array.cpp:114]   --->   Operation 52 'specchannel' 'empty_1821' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln114 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:114]   --->   Operation 53 'specinterface' 'specinterface_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln114 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_39" [gemm_systolic_array.cpp:114]   --->   Operation 54 'specdataflowpipeline' 'specdataflowpipeline_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_1822 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_01, i24 %block_A_loader_01"   --->   Operation 55 'specchannel' 'empty_1822' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_1823 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_01, i24 %block_A_loader_01"   --->   Operation 56 'specchannel' 'empty_1823' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_01, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_1824 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_12, i24 %block_A_loader_12"   --->   Operation 58 'specchannel' 'empty_1824' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_1825 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_12, i24 %block_A_loader_12"   --->   Operation 59 'specchannel' 'empty_1825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_12, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_1826 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_23, i24 %block_A_loader_23"   --->   Operation 61 'specchannel' 'empty_1826' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty_1827 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_23, i24 %block_A_loader_23"   --->   Operation 62 'specchannel' 'empty_1827' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_23, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%empty_1828 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_34, i24 %block_A_loader_34"   --->   Operation 64 'specchannel' 'empty_1828' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%empty_1829 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_A_loader_34, i24 %block_A_loader_34"   --->   Operation 65 'specchannel' 'empty_1829' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_A_loader_34, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_1830 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_05, i24 %block_B_loader_05"   --->   Operation 67 'specchannel' 'empty_1830' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_1831 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_05, i24 %block_B_loader_05"   --->   Operation 68 'specchannel' 'empty_1831' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_05, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_1832 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_16, i24 %block_B_loader_16"   --->   Operation 70 'specchannel' 'empty_1832' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty_1833 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_16, i24 %block_B_loader_16"   --->   Operation 71 'specchannel' 'empty_1833' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_16, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_1834 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_27, i24 %block_B_loader_27"   --->   Operation 73 'specchannel' 'empty_1834' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%empty_1835 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_27, i24 %block_B_loader_27"   --->   Operation 74 'specchannel' 'empty_1835' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_27, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_1836 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_38, i24 %block_B_loader_38"   --->   Operation 76 'specchannel' 'empty_1836' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_1837 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_B_loader_38, i24 %block_B_loader_38"   --->   Operation 77 'specchannel' 'empty_1837' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_B_loader_38, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_1838 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_09, i24 %block_C_drainer_09"   --->   Operation 79 'specchannel' 'empty_1838' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%empty_1839 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_09, i24 %block_C_drainer_09"   --->   Operation 80 'specchannel' 'empty_1839' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_09, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_1840 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_110, i24 %block_C_drainer_110"   --->   Operation 82 'specchannel' 'empty_1840' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_1841 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_110, i24 %block_C_drainer_110"   --->   Operation 83 'specchannel' 'empty_1841' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_110, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_1842 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_211, i24 %block_C_drainer_211"   --->   Operation 85 'specchannel' 'empty_1842' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty_1843 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_211, i24 %block_C_drainer_211"   --->   Operation 86 'specchannel' 'empty_1843' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_211, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty_1844 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_312, i24 %block_C_drainer_312"   --->   Operation 88 'specchannel' 'empty_1844' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_1845 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %block_C_drainer_312, i24 %block_C_drainer_312"   --->   Operation 89 'specchannel' 'empty_1845' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_312, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln114 = call void @VITIS_LOOP_132_4_proc, i24 %C_0, i24 %block_C_drainer_09, i4 %jj_c6, i2 %ii_c3" [gemm_systolic_array.cpp:114]   --->   Operation 91 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln114 = call void @VITIS_LOOP_132_4_proc31, i24 %C_1, i24 %block_C_drainer_110, i4 %jj_c5, i2 %ii_c2" [gemm_systolic_array.cpp:114]   --->   Operation 92 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln114 = call void @VITIS_LOOP_132_4_proc32, i24 %C_2, i24 %block_C_drainer_211, i4 %jj_c4, i2 %ii_c1" [gemm_systolic_array.cpp:114]   --->   Operation 93 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln114 = call void @VITIS_LOOP_132_4_proc33, i24 %C_3, i24 %block_C_drainer_312, i4 %jj_c, i2 %ii_c" [gemm_systolic_array.cpp:114]   --->   Operation 94 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ jj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read                    (read                ) [ 0000000]
ii_read                    (read                ) [ 0010000]
empty                      (trunc               ) [ 0010000]
jj_c6                      (alloca              ) [ 0111111]
jj_c5                      (alloca              ) [ 0111111]
jj_c4                      (alloca              ) [ 0111111]
jj_c                       (alloca              ) [ 0111111]
ii_c3                      (alloca              ) [ 0111111]
ii_c2                      (alloca              ) [ 0111111]
ii_c1                      (alloca              ) [ 0111111]
ii_c                       (alloca              ) [ 0111111]
block_A_loader_01          (alloca              ) [ 0111111]
block_A_loader_12          (alloca              ) [ 0111111]
block_A_loader_23          (alloca              ) [ 0111111]
block_A_loader_34          (alloca              ) [ 0111111]
block_B_loader_05          (alloca              ) [ 0111111]
block_B_loader_16          (alloca              ) [ 0111111]
block_B_loader_27          (alloca              ) [ 0111111]
block_B_loader_38          (alloca              ) [ 0111111]
block_C_drainer_09         (alloca              ) [ 0011111]
block_C_drainer_110        (alloca              ) [ 0011111]
block_C_drainer_211        (alloca              ) [ 0011111]
block_C_drainer_312        (alloca              ) [ 0011111]
call_ln114                 (call                ) [ 0000000]
call_ln127                 (call                ) [ 0000000]
empty_1814                 (specchannel         ) [ 0000000]
specinterface_ln114        (specinterface       ) [ 0000000]
empty_1815                 (specchannel         ) [ 0000000]
specinterface_ln114        (specinterface       ) [ 0000000]
empty_1816                 (specchannel         ) [ 0000000]
specinterface_ln114        (specinterface       ) [ 0000000]
empty_1817                 (specchannel         ) [ 0000000]
specinterface_ln114        (specinterface       ) [ 0000000]
empty_1818                 (specchannel         ) [ 0000000]
specinterface_ln114        (specinterface       ) [ 0000000]
empty_1819                 (specchannel         ) [ 0000000]
specinterface_ln114        (specinterface       ) [ 0000000]
empty_1820                 (specchannel         ) [ 0000000]
specinterface_ln114        (specinterface       ) [ 0000000]
empty_1821                 (specchannel         ) [ 0000000]
specinterface_ln114        (specinterface       ) [ 0000000]
specdataflowpipeline_ln114 (specdataflowpipeline) [ 0000000]
empty_1822                 (specchannel         ) [ 0000000]
empty_1823                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1824                 (specchannel         ) [ 0000000]
empty_1825                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1826                 (specchannel         ) [ 0000000]
empty_1827                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1828                 (specchannel         ) [ 0000000]
empty_1829                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1830                 (specchannel         ) [ 0000000]
empty_1831                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1832                 (specchannel         ) [ 0000000]
empty_1833                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1834                 (specchannel         ) [ 0000000]
empty_1835                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1836                 (specchannel         ) [ 0000000]
empty_1837                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1838                 (specchannel         ) [ 0000000]
empty_1839                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1840                 (specchannel         ) [ 0000000]
empty_1841                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1842                 (specchannel         ) [ 0000000]
empty_1843                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1844                 (specchannel         ) [ 0000000]
empty_1845                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
call_ln114                 (call                ) [ 0000000]
call_ln114                 (call                ) [ 0000000]
call_ln114                 (call                ) [ 0000000]
call_ln114                 (call                ) [ 0000000]
ret_ln0                    (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ii">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="jj">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_block_AB_proc30"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_array_k_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_132_4_proc"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_132_4_proc31"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_132_4_proc32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_132_4_proc33"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c6_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c5_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c4_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c3_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c2_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c1_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_0_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_2_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_3_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_0_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_2_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_3_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_0_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_1_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_2_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_3_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="jj_c6_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="jj_c5_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="jj_c4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="jj_c_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="ii_c3_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_c3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ii_c2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_c2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="ii_c1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_c1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="ii_c_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_c/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="block_A_loader_01_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_01/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="block_A_loader_12_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_12/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="block_A_loader_23_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_23/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="block_A_loader_34_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_34/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="block_B_loader_05_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_05/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="block_B_loader_16_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_16/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="block_B_loader_27_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_27/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="block_B_loader_38_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_38/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="block_C_drainer_09_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_09/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="block_C_drainer_110_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_110/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="block_C_drainer_211_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_211/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="block_C_drainer_312_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_312/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="jj_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="ii_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_init_block_AB_proc30_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="24" slack="0"/>
<pin id="207" dir="0" index="2" bw="2" slack="0"/>
<pin id="208" dir="0" index="3" bw="24" slack="0"/>
<pin id="209" dir="0" index="4" bw="24" slack="0"/>
<pin id="210" dir="0" index="5" bw="24" slack="0"/>
<pin id="211" dir="0" index="6" bw="24" slack="0"/>
<pin id="212" dir="0" index="7" bw="24" slack="0"/>
<pin id="213" dir="0" index="8" bw="24" slack="0"/>
<pin id="214" dir="0" index="9" bw="24" slack="0"/>
<pin id="215" dir="0" index="10" bw="24" slack="0"/>
<pin id="216" dir="0" index="11" bw="4" slack="0"/>
<pin id="217" dir="0" index="12" bw="24" slack="0"/>
<pin id="218" dir="0" index="13" bw="24" slack="0"/>
<pin id="219" dir="0" index="14" bw="24" slack="0"/>
<pin id="220" dir="0" index="15" bw="24" slack="0"/>
<pin id="221" dir="0" index="16" bw="24" slack="0"/>
<pin id="222" dir="0" index="17" bw="24" slack="0"/>
<pin id="223" dir="0" index="18" bw="24" slack="0"/>
<pin id="224" dir="0" index="19" bw="2" slack="0"/>
<pin id="225" dir="0" index="20" bw="2" slack="0"/>
<pin id="226" dir="0" index="21" bw="2" slack="0"/>
<pin id="227" dir="0" index="22" bw="2" slack="0"/>
<pin id="228" dir="0" index="23" bw="4" slack="0"/>
<pin id="229" dir="0" index="24" bw="4" slack="0"/>
<pin id="230" dir="0" index="25" bw="4" slack="0"/>
<pin id="231" dir="0" index="26" bw="4" slack="0"/>
<pin id="232" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_systolic_array_k_12_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="24" slack="2"/>
<pin id="246" dir="0" index="2" bw="24" slack="2"/>
<pin id="247" dir="0" index="3" bw="24" slack="2"/>
<pin id="248" dir="0" index="4" bw="24" slack="2"/>
<pin id="249" dir="0" index="5" bw="24" slack="2"/>
<pin id="250" dir="0" index="6" bw="24" slack="2"/>
<pin id="251" dir="0" index="7" bw="24" slack="2"/>
<pin id="252" dir="0" index="8" bw="24" slack="2"/>
<pin id="253" dir="0" index="9" bw="24" slack="2"/>
<pin id="254" dir="0" index="10" bw="24" slack="2"/>
<pin id="255" dir="0" index="11" bw="24" slack="2"/>
<pin id="256" dir="0" index="12" bw="24" slack="2"/>
<pin id="257" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln127/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_VITIS_LOOP_132_4_proc_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="24" slack="0"/>
<pin id="262" dir="0" index="2" bw="24" slack="4"/>
<pin id="263" dir="0" index="3" bw="4" slack="4"/>
<pin id="264" dir="0" index="4" bw="2" slack="4"/>
<pin id="265" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_VITIS_LOOP_132_4_proc31_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="24" slack="0"/>
<pin id="271" dir="0" index="2" bw="24" slack="4"/>
<pin id="272" dir="0" index="3" bw="4" slack="4"/>
<pin id="273" dir="0" index="4" bw="2" slack="4"/>
<pin id="274" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_VITIS_LOOP_132_4_proc32_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="24" slack="0"/>
<pin id="280" dir="0" index="2" bw="24" slack="4"/>
<pin id="281" dir="0" index="3" bw="4" slack="4"/>
<pin id="282" dir="0" index="4" bw="2" slack="4"/>
<pin id="283" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_VITIS_LOOP_132_4_proc33_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="24" slack="0"/>
<pin id="289" dir="0" index="2" bw="24" slack="4"/>
<pin id="290" dir="0" index="3" bw="4" slack="4"/>
<pin id="291" dir="0" index="4" bw="2" slack="4"/>
<pin id="292" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="empty_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="ii_read_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="1"/>
<pin id="302" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ii_read "/>
</bind>
</comp>

<comp id="305" class="1005" name="empty_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="1"/>
<pin id="307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="310" class="1005" name="jj_c6_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj_c6 "/>
</bind>
</comp>

<comp id="316" class="1005" name="jj_c5_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj_c5 "/>
</bind>
</comp>

<comp id="322" class="1005" name="jj_c4_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj_c4 "/>
</bind>
</comp>

<comp id="328" class="1005" name="jj_c_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj_c "/>
</bind>
</comp>

<comp id="334" class="1005" name="ii_c3_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ii_c3 "/>
</bind>
</comp>

<comp id="340" class="1005" name="ii_c2_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ii_c2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="ii_c1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ii_c1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="ii_c_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ii_c "/>
</bind>
</comp>

<comp id="358" class="1005" name="block_A_loader_01_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="24" slack="0"/>
<pin id="360" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_01 "/>
</bind>
</comp>

<comp id="364" class="1005" name="block_A_loader_12_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="24" slack="0"/>
<pin id="366" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_12 "/>
</bind>
</comp>

<comp id="370" class="1005" name="block_A_loader_23_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="24" slack="0"/>
<pin id="372" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_23 "/>
</bind>
</comp>

<comp id="376" class="1005" name="block_A_loader_34_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="24" slack="0"/>
<pin id="378" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_34 "/>
</bind>
</comp>

<comp id="382" class="1005" name="block_B_loader_05_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="24" slack="0"/>
<pin id="384" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_05 "/>
</bind>
</comp>

<comp id="388" class="1005" name="block_B_loader_16_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="24" slack="0"/>
<pin id="390" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_16 "/>
</bind>
</comp>

<comp id="394" class="1005" name="block_B_loader_27_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="24" slack="0"/>
<pin id="396" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_27 "/>
</bind>
</comp>

<comp id="400" class="1005" name="block_B_loader_38_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="24" slack="0"/>
<pin id="402" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_38 "/>
</bind>
</comp>

<comp id="406" class="1005" name="block_C_drainer_09_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="24" slack="2"/>
<pin id="408" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_09 "/>
</bind>
</comp>

<comp id="412" class="1005" name="block_C_drainer_110_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="24" slack="2"/>
<pin id="414" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_110 "/>
</bind>
</comp>

<comp id="418" class="1005" name="block_C_drainer_211_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="24" slack="2"/>
<pin id="420" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_211 "/>
</bind>
</comp>

<comp id="424" class="1005" name="block_C_drainer_312_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="24" slack="2"/>
<pin id="426" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_312 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="235"><net_src comp="198" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="204" pin=6"/></net>

<net id="238"><net_src comp="8" pin="0"/><net_sink comp="204" pin=8"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="204" pin=10"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="204" pin=13"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="204" pin=15"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="204" pin=17"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="192" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="204" pin=11"/></net>

<net id="303"><net_src comp="198" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="308"><net_src comp="295" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="204" pin=11"/></net>

<net id="313"><net_src comp="112" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="204" pin=26"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="259" pin=3"/></net>

<net id="319"><net_src comp="116" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="204" pin=25"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="325"><net_src comp="120" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="204" pin=24"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="277" pin=3"/></net>

<net id="331"><net_src comp="124" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="204" pin=23"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="286" pin=3"/></net>

<net id="337"><net_src comp="128" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="204" pin=22"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="259" pin=4"/></net>

<net id="343"><net_src comp="132" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="204" pin=21"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="268" pin=4"/></net>

<net id="349"><net_src comp="136" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="204" pin=20"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="355"><net_src comp="140" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="204" pin=19"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="361"><net_src comp="144" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="204" pin=3"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="367"><net_src comp="148" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="204" pin=5"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="373"><net_src comp="152" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="204" pin=7"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="243" pin=3"/></net>

<net id="379"><net_src comp="156" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="204" pin=9"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="385"><net_src comp="160" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="204" pin=12"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="243" pin=5"/></net>

<net id="391"><net_src comp="164" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="204" pin=14"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="243" pin=6"/></net>

<net id="397"><net_src comp="168" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="204" pin=16"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="243" pin=7"/></net>

<net id="403"><net_src comp="172" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="204" pin=18"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="243" pin=8"/></net>

<net id="409"><net_src comp="176" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="243" pin=9"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="415"><net_src comp="180" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="243" pin=10"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="421"><net_src comp="184" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="243" pin=11"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="427"><net_src comp="188" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="243" pin=12"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="286" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_3 | {5 6 }
	Port: C_2 | {5 6 }
	Port: C_1 | {5 6 }
	Port: C_0 | {5 6 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : A_0 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : ii | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : A_1 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : A_2 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : A_3 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : B_0 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : jj | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : B_1 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : B_2 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : B_3 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : C_3 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : C_2 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : C_1 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : C_0 | {5 6 }
  - Chain level:
	State 1
		call_ln114 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |   grp_init_block_AB_proc30_fu_204  |    0    |  14.292 |    72   |   131   |
|          |   grp_systolic_array_k_12_fu_243   |    16   |    0    |   3875  |   1855  |
|   call   |  grp_VITIS_LOOP_132_4_proc_fu_259  |    0    |  3.176  |    48   |    82   |
|          | grp_VITIS_LOOP_132_4_proc31_fu_268 |    0    |  3.176  |    48   |    82   |
|          | grp_VITIS_LOOP_132_4_proc32_fu_277 |    0    |  3.176  |    48   |    82   |
|          | grp_VITIS_LOOP_132_4_proc33_fu_286 |    0    |  3.176  |    48   |    82   |
|----------|------------------------------------|---------|---------|---------|---------|
|   read   |         jj_read_read_fu_192        |    0    |    0    |    0    |    0    |
|          |         ii_read_read_fu_198        |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   trunc  |            empty_fu_295            |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    16   |  26.996 |   4139  |   2314  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| block_A_loader_01_reg_358 |   24   |
| block_A_loader_12_reg_364 |   24   |
| block_A_loader_23_reg_370 |   24   |
| block_A_loader_34_reg_376 |   24   |
| block_B_loader_05_reg_382 |   24   |
| block_B_loader_16_reg_388 |   24   |
| block_B_loader_27_reg_394 |   24   |
| block_B_loader_38_reg_400 |   24   |
| block_C_drainer_09_reg_406|   24   |
|block_C_drainer_110_reg_412|   24   |
|block_C_drainer_211_reg_418|   24   |
|block_C_drainer_312_reg_424|   24   |
|       empty_reg_305       |    4   |
|       ii_c1_reg_346       |    2   |
|       ii_c2_reg_340       |    2   |
|       ii_c3_reg_334       |    2   |
|        ii_c_reg_352       |    2   |
|      ii_read_reg_300      |    2   |
|       jj_c4_reg_322       |    4   |
|       jj_c5_reg_316       |    4   |
|       jj_c6_reg_310       |    4   |
|        jj_c_reg_328       |    4   |
+---------------------------+--------+
|           Total           |   318  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_init_block_AB_proc30_fu_204 |  p2  |   2  |   2  |    4   ||    9    |
| grp_init_block_AB_proc30_fu_204 |  p11 |   2  |   4  |    8   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   12   ||  3.176  ||    18   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   26   |  4139  |  2314  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   318  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   30   |  4457  |  2332  |
+-----------+--------+--------+--------+--------+
