23:36:47 INFO  : Registering command handlers for SDK TCF services
23:36:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\temp_xsdb_launch_script.tcl
23:36:50 INFO  : XSCT server has started successfully.
23:36:50 INFO  : Successfully done setting XSCT server connection channel  
23:36:50 INFO  : Successfully done setting SDK workspace  
23:36:50 INFO  : Processing command line option -hwspec C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper.hdf.
23:57:04 INFO  : Registering command handlers for SDK TCF services
23:57:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\temp_xsdb_launch_script.tcl
23:57:07 INFO  : XSCT server has started successfully.
23:57:07 INFO  : Successfully done setting XSCT server connection channel  
23:57:07 INFO  : Successfully done setting SDK workspace  
23:57:07 INFO  : Processing command line option -hwspec C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper.hdf.
23:57:07 INFO  : Checking for hwspec changes in the project TOP_BLOCK_wrapper_hw_platform_0.
00:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:06:38 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/TOP_BLOCK_wrapper.bit"
00:07:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:07:37 INFO  : 'fpga -state' command is executed.
00:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:07:37 INFO  : 'jtag frequency' command is executed.
00:07:37 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:07:37 INFO  : Context for 'APU' is selected.
00:07:37 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:07:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:37 INFO  : Context for 'APU' is selected.
00:07:37 INFO  : 'stop' command is executed.
00:07:38 INFO  : 'ps7_init' command is executed.
00:07:38 INFO  : 'ps7_post_config' command is executed.
00:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:38 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:38 INFO  : Memory regions updated for context APU
00:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:38 INFO  : 'con' command is executed.
00:07:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:07:38 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_something.elf_on_local.tcl'
00:09:23 INFO  : Disconnected from the channel tcfchan#1.
00:14:20 INFO  : Registering command handlers for SDK TCF services
00:14:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\temp_xsdb_launch_script.tcl
00:14:22 INFO  : XSCT server has started successfully.
00:14:22 INFO  : Successfully done setting XSCT server connection channel  
00:14:22 INFO  : Successfully done setting SDK workspace  
00:14:22 INFO  : Processing command line option -hwspec C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper.hdf.
00:14:22 INFO  : Checking for hwspec changes in the project TOP_BLOCK_wrapper_hw_platform_0.
00:14:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537337521383,  Project:1537334958013
00:14:24 INFO  : The hardware specification for project 'TOP_BLOCK_wrapper_hw_platform_0' is different from C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper.hdf.
00:14:24 INFO  : Copied contents of C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper.hdf into \TOP_BLOCK_wrapper_hw_platform_0\system.hdf.
00:14:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:14:29 INFO  : 
00:14:29 INFO  : Updating hardware inferred compiler options for something.
00:14:29 INFO  : Clearing existing target manager status.
00:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:14:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/TOP_BLOCK_wrapper.bit"
00:15:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:15:06 INFO  : 'fpga -state' command is executed.
00:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:15:06 INFO  : 'jtag frequency' command is executed.
00:15:06 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:06 INFO  : Context for 'APU' is selected.
00:15:06 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:15:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:06 INFO  : Context for 'APU' is selected.
00:15:06 INFO  : 'stop' command is executed.
00:15:07 INFO  : 'ps7_init' command is executed.
00:15:07 INFO  : 'ps7_post_config' command is executed.
00:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:07 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:07 INFO  : Memory regions updated for context APU
00:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:07 INFO  : 'con' command is executed.
00:15:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:15:07 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_something.elf_on_local.tcl'
00:24:11 INFO  : Disconnected from the channel tcfchan#1.
00:24:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:24:12 INFO  : 'fpga -state' command is executed.
00:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:24:12 INFO  : 'jtag frequency' command is executed.
00:24:12 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:12 INFO  : Context for 'APU' is selected.
00:24:14 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:24:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:14 INFO  : Context for 'APU' is selected.
00:24:14 INFO  : 'stop' command is executed.
00:24:14 INFO  : 'ps7_init' command is executed.
00:24:14 INFO  : 'ps7_post_config' command is executed.
00:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:14 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:14 INFO  : Memory regions updated for context APU
00:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:14 INFO  : 'con' command is executed.
00:24:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:24:14 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_something.elf_on_local.tcl'
00:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:30:06 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/TOP_BLOCK_wrapper.bit"
00:30:15 INFO  : Disconnected from the channel tcfchan#2.
00:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:30:16 INFO  : 'fpga -state' command is executed.
00:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:16 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:30:16 INFO  : 'jtag frequency' command is executed.
00:30:16 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:16 INFO  : Context for 'APU' is selected.
00:30:16 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:30:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:16 INFO  : Context for 'APU' is selected.
00:30:16 INFO  : 'stop' command is executed.
00:30:17 INFO  : 'ps7_init' command is executed.
00:30:17 INFO  : 'ps7_post_config' command is executed.
00:30:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:17 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:17 INFO  : Memory regions updated for context APU
00:30:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:17 INFO  : 'con' command is executed.
00:30:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:30:17 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_something.elf_on_local.tcl'
00:32:03 INFO  : Disconnected from the channel tcfchan#3.
00:32:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:32:04 INFO  : 'fpga -state' command is executed.
00:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:32:04 INFO  : 'jtag frequency' command is executed.
00:32:04 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:04 INFO  : Context for 'APU' is selected.
00:32:04 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:32:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:04 INFO  : Context for 'APU' is selected.
00:32:04 INFO  : 'stop' command is executed.
00:32:04 INFO  : 'ps7_init' command is executed.
00:32:04 INFO  : 'ps7_post_config' command is executed.
00:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:04 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:04 INFO  : Memory regions updated for context APU
00:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:04 INFO  : 'con' command is executed.
00:32:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:32:04 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_helloworld.elf_on_local.tcl'
00:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:32:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/TOP_BLOCK_wrapper.bit"
00:32:37 INFO  : Disconnected from the channel tcfchan#4.
00:32:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:32:38 INFO  : 'fpga -state' command is executed.
00:32:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:32:38 INFO  : 'jtag frequency' command is executed.
00:32:38 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:38 INFO  : Context for 'APU' is selected.
00:32:38 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:32:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:38 INFO  : Context for 'APU' is selected.
00:32:38 INFO  : 'stop' command is executed.
00:32:38 INFO  : 'ps7_init' command is executed.
00:32:38 INFO  : 'ps7_post_config' command is executed.
00:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:38 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:39 INFO  : Memory regions updated for context APU
00:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:39 INFO  : 'con' command is executed.
00:32:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:32:39 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_helloworld.elf_on_local.tcl'
00:33:58 INFO  : Disconnected from the channel tcfchan#5.
00:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:34:00 INFO  : 'fpga -state' command is executed.
00:34:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:34:00 INFO  : 'jtag frequency' command is executed.
00:34:00 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:00 INFO  : Context for 'APU' is selected.
00:34:00 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:34:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:00 INFO  : Context for 'APU' is selected.
00:34:00 INFO  : 'stop' command is executed.
00:34:00 INFO  : 'ps7_init' command is executed.
00:34:00 INFO  : 'ps7_post_config' command is executed.
00:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:00 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:00 INFO  : Memory regions updated for context APU
00:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:00 INFO  : 'con' command is executed.
00:34:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:34:00 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_helloworld.elf_on_local.tcl'
00:34:26 INFO  : Disconnected from the channel tcfchan#6.
00:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:34:27 INFO  : 'fpga -state' command is executed.
00:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:34:27 INFO  : 'jtag frequency' command is executed.
00:34:27 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:27 INFO  : Context for 'APU' is selected.
00:34:27 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:34:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:27 INFO  : Context for 'APU' is selected.
00:34:27 INFO  : 'stop' command is executed.
00:34:27 INFO  : 'ps7_init' command is executed.
00:34:27 INFO  : 'ps7_post_config' command is executed.
00:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:27 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:27 INFO  : Memory regions updated for context APU
00:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:27 INFO  : 'con' command is executed.
00:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:34:27 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_helloworld.elf_on_local.tcl'
00:37:59 INFO  : Disconnected from the channel tcfchan#7.
00:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:38:00 INFO  : 'fpga -state' command is executed.
00:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:38:00 INFO  : 'jtag frequency' command is executed.
00:38:00 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:00 INFO  : Context for 'APU' is selected.
00:38:00 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:38:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:00 INFO  : Context for 'APU' is selected.
00:38:00 INFO  : 'stop' command is executed.
00:38:00 INFO  : 'ps7_init' command is executed.
00:38:00 INFO  : 'ps7_post_config' command is executed.
00:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:00 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:01 INFO  : Memory regions updated for context APU
00:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:01 INFO  : 'con' command is executed.
00:38:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:38:01 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_helloworld.elf_on_local.tcl'
00:38:11 INFO  : Disconnected from the channel tcfchan#8.
00:47:25 INFO  : Registering command handlers for SDK TCF services
00:47:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\temp_xsdb_launch_script.tcl
00:47:28 INFO  : XSCT server has started successfully.
00:47:28 INFO  : Successfully done setting XSCT server connection channel  
00:47:28 INFO  : Successfully done setting SDK workspace  
00:47:28 INFO  : Processing command line option -hwspec C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper.hdf.
00:47:28 INFO  : Checking for hwspec changes in the project TOP_BLOCK_wrapper_hw_platform_0.
00:47:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537339520028,  Project:1537337521383
00:47:30 INFO  : The hardware specification for project 'TOP_BLOCK_wrapper_hw_platform_0' is different from C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper.hdf.
00:47:30 INFO  : Copied contents of C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper.hdf into \TOP_BLOCK_wrapper_hw_platform_0\system.hdf.
00:47:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:47:35 INFO  : 
00:47:36 INFO  : 
00:47:37 INFO  : Updating hardware inferred compiler options for helloworld.
00:47:38 INFO  : Updating hardware inferred compiler options for something.
00:47:38 INFO  : Clearing existing target manager status.
00:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:48:30 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/TOP_BLOCK_wrapper.bit"
00:48:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:48:46 INFO  : 'fpga -state' command is executed.
00:48:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:48:46 INFO  : 'jtag frequency' command is executed.
00:48:46 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:48:46 INFO  : Context for 'APU' is selected.
00:48:46 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:48:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:48:46 INFO  : Context for 'APU' is selected.
00:48:46 INFO  : 'stop' command is executed.
00:48:47 INFO  : 'ps7_init' command is executed.
00:48:47 INFO  : 'ps7_post_config' command is executed.
00:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:47 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:48:47 INFO  : 'configparams force-mem-access 0' command is executed.
00:48:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:48:47 INFO  : Memory regions updated for context APU
00:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:47 INFO  : 'con' command is executed.
00:48:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:48:47 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_helloworld.elf_on_local.tcl'
00:50:16 INFO  : Disconnected from the channel tcfchan#1.
00:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:50:17 INFO  : 'fpga -state' command is executed.
00:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:50:17 INFO  : 'jtag frequency' command is executed.
00:50:17 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:50:17 INFO  : Context for 'APU' is selected.
00:50:19 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:19 INFO  : Context for 'APU' is selected.
00:50:19 INFO  : 'stop' command is executed.
00:50:19 INFO  : 'ps7_init' command is executed.
00:50:19 INFO  : 'ps7_post_config' command is executed.
00:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:19 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:50:19 INFO  : Memory regions updated for context APU
00:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:19 INFO  : 'con' command is executed.
00:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:50:19 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_helloworld.elf_on_local.tcl'
00:51:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:51:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/TOP_BLOCK_wrapper.bit"
00:51:41 INFO  : Disconnected from the channel tcfchan#2.
00:51:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:51:42 INFO  : 'fpga -state' command is executed.
00:51:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:42 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:51:42 INFO  : 'jtag frequency' command is executed.
00:51:42 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:43 INFO  : Context for 'APU' is selected.
00:51:43 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:51:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:43 INFO  : Context for 'APU' is selected.
00:51:43 INFO  : 'stop' command is executed.
00:51:43 INFO  : 'ps7_init' command is executed.
00:51:43 INFO  : 'ps7_post_config' command is executed.
00:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:43 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:43 INFO  : Memory regions updated for context APU
00:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:43 INFO  : 'con' command is executed.
00:51:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:51:43 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_helloworld.elf_on_local.tcl'
00:52:07 INFO  : Disconnected from the channel tcfchan#3.
00:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:52:08 INFO  : 'fpga -state' command is executed.
00:52:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:52:08 INFO  : 'jtag frequency' command is executed.
00:52:08 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:08 INFO  : Context for 'APU' is selected.
00:52:08 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:52:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:08 INFO  : Context for 'APU' is selected.
00:52:08 INFO  : 'stop' command is executed.
00:52:09 INFO  : 'ps7_init' command is executed.
00:52:09 INFO  : 'ps7_post_config' command is executed.
00:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:09 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:09 INFO  : Memory regions updated for context APU
00:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:09 INFO  : 'con' command is executed.
00:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:52:09 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_something.elf_on_local.tcl'
00:53:14 INFO  : Disconnected from the channel tcfchan#4.
00:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
00:53:15 INFO  : 'fpga -state' command is executed.
00:53:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:15 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
00:53:15 INFO  : 'jtag frequency' command is executed.
00:53:15 INFO  : Sourcing of 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:15 INFO  : Context for 'APU' is selected.
00:53:15 INFO  : Hardware design information is loaded from 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
00:53:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:15 INFO  : Context for 'APU' is selected.
00:53:15 INFO  : 'stop' command is executed.
00:53:16 INFO  : 'ps7_init' command is executed.
00:53:16 INFO  : 'ps7_post_config' command is executed.
00:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:16 INFO  : The application 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:16 INFO  : Memory regions updated for context APU
00:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:16 INFO  : 'con' command is executed.
00:53:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

00:53:16 INFO  : Launch script is exported to file 'C:\Users\Derek\Desktop\Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_something.elf_on_local.tcl'
01:09:35 INFO  : Disconnected from the channel tcfchan#5.
13:03:37 INFO  : Registering command handlers for SDK TCF services
13:03:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Uart_Testing\Uart_Testing.sdk\temp_xsdb_launch_script.tcl
13:03:43 INFO  : XSCT server has started successfully.
13:03:47 INFO  : Successfully done setting XSCT server connection channel  
13:03:47 INFO  : Processing command line option -hwspec C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper.hdf.
13:03:47 INFO  : Successfully done setting SDK workspace  
13:22:36 INFO  : Registering command handlers for SDK TCF services
13:22:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Uart_Testing\Uart_Testing.sdk\temp_xsdb_launch_script.tcl
13:22:44 INFO  : XSCT server has started successfully.
13:22:47 INFO  : Processing command line option -hwspec C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper.hdf.
13:22:47 INFO  : Successfully done setting XSCT server connection channel  
13:22:47 INFO  : Checking for hwspec changes in the project TOP_BLOCK_wrapper_hw_platform_1.
13:22:54 INFO  : Successfully done setting SDK workspace  
13:22:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541100040592,  Project:1537339522000
13:22:58 INFO  : The hardware specification for project 'TOP_BLOCK_wrapper_hw_platform_1' is different from C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper.hdf.
13:22:58 INFO  : Copied contents of C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper.hdf into \TOP_BLOCK_wrapper_hw_platform_1\system.hdf.
13:23:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:23:05 INFO  : Clearing existing target manager status.
13:23:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:23:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:26:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:27:00 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/TOP_BLOCK_wrapper.bit"
13:27:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:27:17 INFO  : 'fpga -state' command is executed.
13:27:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:27:17 INFO  : 'jtag frequency' command is executed.
13:27:18 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:18 INFO  : Context for 'APU' is selected.
13:27:18 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
13:27:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:27:18 INFO  : Context for 'APU' is selected.
13:27:18 INFO  : 'stop' command is executed.
13:27:18 INFO  : 'ps7_init' command is executed.
13:27:19 INFO  : 'ps7_post_config' command is executed.
13:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:19 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:27:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf
configparams force-mem-access 0
----------------End of Script----------------

13:27:19 INFO  : Memory regions updated for context APU
13:27:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:20 INFO  : 'con' command is executed.
13:27:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:27:20 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_something.elf_on_local.tcl'
13:33:28 INFO  : Disconnected from the channel tcfchan#1.
17:43:52 INFO  : Registering command handlers for SDK TCF services
17:43:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Uart_Testing\Uart_Testing.sdk\temp_xsdb_launch_script.tcl
17:43:59 INFO  : XSCT server has started successfully.
17:44:03 INFO  : Processing command line option -hwspec C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper.hdf.
17:44:03 INFO  : Successfully done setting XSCT server connection channel  
17:44:03 INFO  : Successfully done setting SDK workspace  
17:44:03 INFO  : Checking for hwspec changes in the project TOP_BLOCK_wrapper_hw_platform_1.
17:53:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:53:10 INFO  : 'fpga -state' command is executed.
17:53:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:10 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:53:10 INFO  : 'jtag frequency' command is executed.
17:53:10 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:10 INFO  : Context for 'APU' is selected.
17:53:10 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
17:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:10 INFO  : Context for 'APU' is selected.
17:53:11 INFO  : 'stop' command is executed.
17:53:11 INFO  : 'ps7_init' command is executed.
17:53:11 INFO  : 'ps7_post_config' command is executed.
17:53:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:12 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:12 INFO  : Memory regions updated for context APU
17:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:13 INFO  : 'con' command is executed.
17:53:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:53:13 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_something.elf_on_local.tcl'
17:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:54:23 INFO  : FPGA configured successfully with bitstream "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/TOP_BLOCK_wrapper.bit"
17:54:31 INFO  : Disconnected from the channel tcfchan#1.
17:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:54:32 INFO  : 'fpga -state' command is executed.
17:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:32 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:54:33 INFO  : 'jtag frequency' command is executed.
17:54:33 INFO  : Sourcing of 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:33 INFO  : Context for 'APU' is selected.
17:54:36 INFO  : Hardware design information is loaded from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf'.
17:54:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:36 INFO  : Context for 'APU' is selected.
17:54:36 INFO  : 'stop' command is executed.
17:54:37 INFO  : 'ps7_init' command is executed.
17:54:37 INFO  : 'ps7_post_config' command is executed.
17:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:38 INFO  : The application 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/TOP_BLOCK_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Uart_Testing/Uart_Testing.sdk/something/Debug/something.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:38 INFO  : Memory regions updated for context APU
17:54:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:38 INFO  : 'con' command is executed.
17:54:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:54:38 INFO  : Launch script is exported to file 'C:\Users\TaySm\OneDrive\Documents\GitHub\Senior-Project-Vivado\Uart_Testing\Uart_Testing.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_something.elf_on_local.tcl'
18:27:53 INFO  : Disconnected from the channel tcfchan#2.
