============================================================
   Tang Dynasty, V4.6.13941
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.1/bin/td.exe
   Built at =   17:07:14 Aug 27 2019
   Run by =     zhang
   Run Date =   Thu Oct 17 10:23:30 2019

   Run on =     DESKTOP-0KK6GHJ
============================================================
RUN-1002 : start command "open_project cam.al"
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db cam_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.13941.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db cam_pr.db" in  1.282617s wall, 1.203125s user + 0.140625s system = 1.343750s CPU (104.8%)

RUN-1004 : used memory is 203 MB, reserved memory is 186 MB, peak memory is 203 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.416561s wall, 1.359375s user + 0.046875s system = 1.406250s CPU (99.3%)

RUN-1004 : used memory is 376 MB, reserved memory is 350 MB, peak memory is 378 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.104463s wall, 0.093750s user + 0.109375s system = 0.203125s CPU (1.8%)

RUN-1004 : used memory is 401 MB, reserved memory is 376 MB, peak memory is 401 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.693332s wall, 1.546875s user + 0.250000s system = 1.796875s CPU (13.1%)

RUN-1004 : used memory is 259 MB, reserved memory is 229 MB, peak memory is 401 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\9_Cam_DVP\cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../9_Cam_DVP/cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../9_Cam_DVP/cam.bit" in  1.469307s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (101.0%)

RUN-1004 : used memory is 379 MB, reserved memory is 350 MB, peak memory is 401 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.026660s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (2.3%)

RUN-1004 : used memory is 387 MB, reserved memory is 377 MB, peak memory is 401 MB
RUN-1003 : finish command "download -bit ..\..\9_Cam_DVP\cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.665609s wall, 1.656250s user + 0.171875s system = 1.828125s CPU (13.4%)

RUN-1004 : used memory is 259 MB, reserved memory is 234 MB, peak memory is 401 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.377258s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (99.8%)

RUN-1004 : used memory is 376 MB, reserved memory is 353 MB, peak memory is 401 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.096459s wall, 3.218750s user + 0.296875s system = 3.515625s CPU (31.7%)

RUN-1004 : used memory is 399 MB, reserved memory is 378 MB, peak memory is 401 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.634703s wall, 4.687500s user + 0.343750s system = 5.031250s CPU (36.9%)

RUN-1004 : used memory is 259 MB, reserved memory is 234 MB, peak memory is 401 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=25,CLKC2_DIV=75,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=24,CLKC2_CPHASE=74,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(187)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4127/127 useful/useless nets, 3936/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 938 distributor mux.
SYN-1016 : Merged 3316 instances.
SYN-1015 : Optimize round 1, 4555 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4520/229 useful/useless nets, 4332/2139 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2220 better
SYN-1014 : Optimize round 3
SYN-1032 : 4519/0 useful/useless nets, 4331/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.048552s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (101.3%)

RUN-1004 : used memory is 232 MB, reserved memory is 198 MB, peak memory is 401 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3533
  #and               1931
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ             236
#MACRO_MULT             1
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3317   |215    |264    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5154/8 useful/useless nets, 4710/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4938/0 useful/useless nets, 4494/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7243/0 useful/useless nets, 6826/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5290/0 useful/useless nets, 4873/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 7599/12 useful/useless nets, 7182/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1506 (3.28), #lev = 29 (4.11)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6520 instances into 997 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2059/0 useful/useless nets, 1642/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2056/0 useful/useless nets, 1639/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 992 LUT to BLE ...
SYN-4008 : Packed 992 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 110 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (110 nodes)...
SYN-4004 : #1: Packed 36 SEQ (1156 nodes)...
SYN-4005 : Packed 36 SEQ with LUT/SLICE
SYN-4006 : 856 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1066/1309 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1254   out of  19600    6.40%
#reg                  218   out of  19600    1.11%
#le                  1328
  #lut only          1110   out of   1328   83.58%
  #reg only            74   out of   1328    5.57%
  #lut&reg            144   out of   1328   10.84%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1328  |1254  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.413557s wall, 5.218750s user + 0.062500s system = 5.281250s CPU (97.6%)

RUN-1004 : used memory is 272 MB, reserved memory is 233 MB, peak memory is 401 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (86 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 783 instances
RUN-1001 : 334 mslices, 334 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1770 nets
RUN-1001 : 1325 nets have 2 pins
RUN-1001 : 267 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 781 instances, 668 slices, 23 macros(131 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8270, tnet num: 1768, tinst num: 781, tnode num: 9015, tedge num: 13854.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1768 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 518 clock pins, and constraint 743 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160812s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 552642
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 422143, overlap = 139.5
PHY-3002 : Step(2): len = 349844, overlap = 139.5
PHY-3002 : Step(3): len = 326921, overlap = 137.25
PHY-3002 : Step(4): len = 279298, overlap = 139.5
PHY-3002 : Step(5): len = 247177, overlap = 139.5
PHY-3002 : Step(6): len = 231958, overlap = 139.5
PHY-3002 : Step(7): len = 215141, overlap = 137.25
PHY-3002 : Step(8): len = 210096, overlap = 137.25
PHY-3002 : Step(9): len = 202594, overlap = 135
PHY-3002 : Step(10): len = 194756, overlap = 137.25
PHY-3002 : Step(11): len = 190455, overlap = 135.25
PHY-3002 : Step(12): len = 157566, overlap = 145.25
PHY-3002 : Step(13): len = 142941, overlap = 150
PHY-3002 : Step(14): len = 136568, overlap = 147.75
PHY-3002 : Step(15): len = 133706, overlap = 151.5
PHY-3002 : Step(16): len = 123548, overlap = 151.75
PHY-3002 : Step(17): len = 119345, overlap = 154
PHY-3002 : Step(18): len = 116256, overlap = 152
PHY-3002 : Step(19): len = 110357, overlap = 156.25
PHY-3002 : Step(20): len = 105636, overlap = 154.75
PHY-3002 : Step(21): len = 102526, overlap = 157.5
PHY-3002 : Step(22): len = 98003.6, overlap = 155.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.86679e-06
PHY-3002 : Step(23): len = 97681.5, overlap = 158.25
PHY-3002 : Step(24): len = 98795, overlap = 149
PHY-3002 : Step(25): len = 97395.1, overlap = 151.25
PHY-3002 : Step(26): len = 96086.6, overlap = 146.25
PHY-3002 : Step(27): len = 94692.1, overlap = 148.75
PHY-3002 : Step(28): len = 93116.4, overlap = 147.5
PHY-3002 : Step(29): len = 89179.7, overlap = 155.75
PHY-3002 : Step(30): len = 85284.5, overlap = 157.75
PHY-3002 : Step(31): len = 82681.3, overlap = 154
PHY-3002 : Step(32): len = 79504.7, overlap = 152.25
PHY-3002 : Step(33): len = 75130.3, overlap = 155.5
PHY-3002 : Step(34): len = 72411.3, overlap = 154.5
PHY-3002 : Step(35): len = 70004.1, overlap = 156.75
PHY-3002 : Step(36): len = 65617.2, overlap = 158.25
PHY-3002 : Step(37): len = 62994.2, overlap = 163.5
PHY-3002 : Step(38): len = 60950.7, overlap = 162.75
PHY-3002 : Step(39): len = 56832.2, overlap = 164.75
PHY-3002 : Step(40): len = 53715, overlap = 164.25
PHY-3002 : Step(41): len = 52291.7, overlap = 170
PHY-3002 : Step(42): len = 50743.3, overlap = 171
PHY-3002 : Step(43): len = 48114.5, overlap = 174.75
PHY-3002 : Step(44): len = 46267.1, overlap = 172.25
PHY-3002 : Step(45): len = 44295.7, overlap = 176
PHY-3002 : Step(46): len = 43057.1, overlap = 176
PHY-3002 : Step(47): len = 41024.4, overlap = 173.75
PHY-3002 : Step(48): len = 40534.1, overlap = 173.25
PHY-3002 : Step(49): len = 39742.3, overlap = 171.5
PHY-3002 : Step(50): len = 39132.2, overlap = 171.5
PHY-3002 : Step(51): len = 38321.1, overlap = 170.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.73359e-06
PHY-3002 : Step(52): len = 41993.5, overlap = 170.5
PHY-3002 : Step(53): len = 43312.3, overlap = 168.5
PHY-3002 : Step(54): len = 45265.2, overlap = 169
PHY-3002 : Step(55): len = 45614.7, overlap = 171
PHY-3002 : Step(56): len = 46968.1, overlap = 174.5
PHY-3002 : Step(57): len = 48222.5, overlap = 175.5
PHY-3002 : Step(58): len = 47961.1, overlap = 175
PHY-3002 : Step(59): len = 47180.3, overlap = 175.25
PHY-3002 : Step(60): len = 46873.9, overlap = 175.5
PHY-3002 : Step(61): len = 46553.5, overlap = 175.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.14672e-05
PHY-3002 : Step(62): len = 53107.3, overlap = 171.25
PHY-3002 : Step(63): len = 53932.9, overlap = 170
PHY-3002 : Step(64): len = 54344.4, overlap = 169.5
PHY-3002 : Step(65): len = 53998, overlap = 162
PHY-3002 : Step(66): len = 53598.3, overlap = 157.25
PHY-3002 : Step(67): len = 54907.9, overlap = 154.5
PHY-3002 : Step(68): len = 55685.7, overlap = 156.75
PHY-3002 : Step(69): len = 55129.3, overlap = 156.5
PHY-3002 : Step(70): len = 54894.5, overlap = 147
PHY-3002 : Step(71): len = 55338, overlap = 152
PHY-3002 : Step(72): len = 55384.3, overlap = 152.5
PHY-3002 : Step(73): len = 55334.3, overlap = 152.75
PHY-3002 : Step(74): len = 54290.6, overlap = 152.25
PHY-3002 : Step(75): len = 54149.6, overlap = 147.75
PHY-3002 : Step(76): len = 54236.9, overlap = 147.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.29344e-05
PHY-3002 : Step(77): len = 59953.7, overlap = 163.5
PHY-3002 : Step(78): len = 60877.8, overlap = 168
PHY-3002 : Step(79): len = 62383.1, overlap = 161.25
PHY-3002 : Step(80): len = 63186.6, overlap = 163.5
PHY-3002 : Step(81): len = 63564.2, overlap = 161.25
PHY-3002 : Step(82): len = 63679.8, overlap = 159.25
PHY-3002 : Step(83): len = 63496.8, overlap = 159.5
PHY-3002 : Step(84): len = 63674.2, overlap = 166.25
PHY-3002 : Step(85): len = 63826.5, overlap = 165.5
PHY-3002 : Step(86): len = 63234.6, overlap = 164
PHY-3002 : Step(87): len = 62515.4, overlap = 159
PHY-3002 : Step(88): len = 62187.5, overlap = 158.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.58687e-05
PHY-3002 : Step(89): len = 65120.2, overlap = 158.5
PHY-3002 : Step(90): len = 66704.9, overlap = 140.5
PHY-3002 : Step(91): len = 69007.5, overlap = 149.5
PHY-3002 : Step(92): len = 70296.9, overlap = 147.5
PHY-3002 : Step(93): len = 71644.3, overlap = 140.5
PHY-3002 : Step(94): len = 70981.8, overlap = 142.25
PHY-3002 : Step(95): len = 70247.2, overlap = 152.75
PHY-3002 : Step(96): len = 70225, overlap = 153.25
PHY-3002 : Step(97): len = 70515.9, overlap = 147.75
PHY-3002 : Step(98): len = 70120.1, overlap = 143.25
PHY-3002 : Step(99): len = 69814.1, overlap = 137.25
PHY-3002 : Step(100): len = 69743.4, overlap = 126.75
PHY-3002 : Step(101): len = 69944, overlap = 121.75
PHY-3002 : Step(102): len = 70015.3, overlap = 117.5
PHY-3002 : Step(103): len = 69708.3, overlap = 119.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.17374e-05
PHY-3002 : Step(104): len = 72017.7, overlap = 119.75
PHY-3002 : Step(105): len = 73045.3, overlap = 115.25
PHY-3002 : Step(106): len = 75313.6, overlap = 115.25
PHY-3002 : Step(107): len = 77051.6, overlap = 122.5
PHY-3002 : Step(108): len = 77195.7, overlap = 131.5
PHY-3002 : Step(109): len = 77231.3, overlap = 131.5
PHY-3002 : Step(110): len = 77418.4, overlap = 133.75
PHY-3002 : Step(111): len = 78023.7, overlap = 128.75
PHY-3002 : Step(112): len = 78612.6, overlap = 124.25
PHY-3002 : Step(113): len = 78678, overlap = 124.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000183475
PHY-3002 : Step(114): len = 79650.1, overlap = 124.5
PHY-3002 : Step(115): len = 80609.4, overlap = 122
PHY-3002 : Step(116): len = 81425.8, overlap = 112.5
PHY-3002 : Step(117): len = 82377.1, overlap = 112.5
PHY-3002 : Step(118): len = 82994.8, overlap = 110.25
PHY-3002 : Step(119): len = 83520.5, overlap = 108.25
PHY-3002 : Step(120): len = 83703, overlap = 108.25
PHY-3002 : Step(121): len = 83894, overlap = 106
PHY-3002 : Step(122): len = 84264.3, overlap = 105.5
PHY-3002 : Step(123): len = 84403.5, overlap = 110
PHY-3002 : Step(124): len = 84575.1, overlap = 112.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00033211
PHY-3002 : Step(125): len = 85154.4, overlap = 108.25
PHY-3002 : Step(126): len = 85779.5, overlap = 108.25
PHY-3002 : Step(127): len = 86259.7, overlap = 104.25
PHY-3002 : Step(128): len = 86974.3, overlap = 101.75
PHY-3002 : Step(129): len = 87338, overlap = 98.5
PHY-3002 : Step(130): len = 87518.1, overlap = 94
PHY-3002 : Step(131): len = 87963.5, overlap = 93.5
PHY-3002 : Step(132): len = 88174.7, overlap = 93
PHY-3002 : Step(133): len = 88407.8, overlap = 93
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000584356
PHY-3002 : Step(134): len = 88838.7, overlap = 95.25
PHY-3002 : Step(135): len = 89314.1, overlap = 97
PHY-3002 : Step(136): len = 89803.7, overlap = 96.75
PHY-3002 : Step(137): len = 90269.7, overlap = 99
PHY-3002 : Step(138): len = 90528.3, overlap = 98.75
PHY-3002 : Step(139): len = 90877.5, overlap = 100.5
PHY-3002 : Step(140): len = 91436.9, overlap = 100.25
PHY-3002 : Step(141): len = 91652.5, overlap = 102.5
PHY-3002 : Step(142): len = 91746.4, overlap = 102.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000919975
PHY-3002 : Step(143): len = 91998.3, overlap = 105
PHY-3002 : Step(144): len = 92345.5, overlap = 105
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00104073
PHY-3002 : Step(145): len = 92424, overlap = 104.75
PHY-3002 : Step(146): len = 92881.8, overlap = 103.5
PHY-3002 : Step(147): len = 93356.9, overlap = 103
PHY-3002 : Step(148): len = 93405.7, overlap = 102.75
PHY-3002 : Step(149): len = 93542.3, overlap = 104.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011153s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.28613e-06
PHY-3002 : Step(150): len = 110381, overlap = 47.25
PHY-3002 : Step(151): len = 106785, overlap = 49.5
PHY-3002 : Step(152): len = 105244, overlap = 50
PHY-3002 : Step(153): len = 103476, overlap = 52
PHY-3002 : Step(154): len = 102888, overlap = 49.5
PHY-3002 : Step(155): len = 100645, overlap = 51.25
PHY-3002 : Step(156): len = 99306.1, overlap = 52
PHY-3002 : Step(157): len = 98127.6, overlap = 52
PHY-3002 : Step(158): len = 96793.9, overlap = 52.25
PHY-3002 : Step(159): len = 95616, overlap = 53
PHY-3002 : Step(160): len = 94857.2, overlap = 53
PHY-3002 : Step(161): len = 94172.2, overlap = 53.75
PHY-3002 : Step(162): len = 93529, overlap = 53.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.57225e-06
PHY-3002 : Step(163): len = 93084.8, overlap = 54
PHY-3002 : Step(164): len = 93047.3, overlap = 54.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.71445e-05
PHY-3002 : Step(165): len = 92989.6, overlap = 54
PHY-3002 : Step(166): len = 93267, overlap = 53.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.4289e-05
PHY-3002 : Step(167): len = 93428.3, overlap = 52.75
PHY-3002 : Step(168): len = 94988.4, overlap = 50.5
PHY-3002 : Step(169): len = 96533.4, overlap = 49.25
PHY-3002 : Step(170): len = 95969.5, overlap = 49.75
PHY-3002 : Step(171): len = 95528.2, overlap = 49.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.8578e-05
PHY-3002 : Step(172): len = 95682.8, overlap = 49.25
PHY-3002 : Step(173): len = 96517.7, overlap = 49.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000137156
PHY-3002 : Step(174): len = 97078.3, overlap = 48
PHY-3002 : Step(175): len = 99155.8, overlap = 45.5
PHY-3002 : Step(176): len = 102597, overlap = 42
PHY-3002 : Step(177): len = 102662, overlap = 38
PHY-3002 : Step(178): len = 102661, overlap = 34.25
PHY-3002 : Step(179): len = 103241, overlap = 33.75
PHY-3002 : Step(180): len = 103531, overlap = 33.5
PHY-3002 : Step(181): len = 103440, overlap = 32.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000274312
PHY-3002 : Step(182): len = 105178, overlap = 32.5
PHY-3002 : Step(183): len = 106298, overlap = 31.75
PHY-3002 : Step(184): len = 106951, overlap = 30.5
PHY-3002 : Step(185): len = 107092, overlap = 29.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000548624
PHY-3002 : Step(186): len = 107727, overlap = 30
PHY-3002 : Step(187): len = 107968, overlap = 29.5
PHY-3002 : Step(188): len = 108008, overlap = 27.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.99019e-05
PHY-3002 : Step(189): len = 107701, overlap = 47
PHY-3002 : Step(190): len = 107183, overlap = 43
PHY-3002 : Step(191): len = 106660, overlap = 39.5
PHY-3002 : Step(192): len = 106368, overlap = 34.5
PHY-3002 : Step(193): len = 105804, overlap = 36.5
PHY-3002 : Step(194): len = 105455, overlap = 35.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000139804
PHY-3002 : Step(195): len = 106888, overlap = 30
PHY-3002 : Step(196): len = 107472, overlap = 29
PHY-3002 : Step(197): len = 107946, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000279608
PHY-3002 : Step(198): len = 108891, overlap = 24.75
PHY-3002 : Step(199): len = 109750, overlap = 22.25
PHY-3002 : Step(200): len = 110023, overlap = 21.25
PHY-3002 : Step(201): len = 109781, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.161036s wall, 0.187500s user + 0.125000s system = 0.312500s CPU (194.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000471275
PHY-3002 : Step(202): len = 114102, overlap = 9.5
PHY-3002 : Step(203): len = 112635, overlap = 14.5
PHY-3002 : Step(204): len = 112152, overlap = 15.75
PHY-3002 : Step(205): len = 111836, overlap = 21.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000942549
PHY-3002 : Step(206): len = 112368, overlap = 20.5
PHY-3002 : Step(207): len = 112467, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0018851
PHY-3002 : Step(208): len = 112753, overlap = 19
PHY-3002 : Step(209): len = 112857, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008401s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 115770, Over = 0
PHY-3001 : Final: Len = 115770, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 417144, over cnt = 59(0%), over = 69, worst = 2
PHY-1002 : len = 417464, over cnt = 37(0%), over = 41, worst = 2
PHY-1002 : len = 414896, over cnt = 11(0%), over = 14, worst = 2
PHY-1002 : len = 414984, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 411232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.088733s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (176.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 719 has valid locations, 56 needs to be replaced
PHY-3001 : design contains 826 instances, 713 slices, 23 macros(131 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8552, tnet num: 1813, tinst num: 826, tnode num: 9477, tedge num: 14316.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 608 clock pins, and constraint 923 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166053s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (122.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 125995
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.956347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(210): len = 125630, overlap = 0
PHY-3002 : Step(211): len = 125628, overlap = 0
PHY-3002 : Step(212): len = 125539, overlap = 0
PHY-3002 : Step(213): len = 125333, overlap = 0
PHY-3002 : Step(214): len = 125333, overlap = 0
PHY-3002 : Step(215): len = 125162, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003720s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.10248e-05
PHY-3002 : Step(216): len = 125150, overlap = 3.5
PHY-3002 : Step(217): len = 125150, overlap = 3.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00012205
PHY-3002 : Step(218): len = 125135, overlap = 3.75
PHY-3002 : Step(219): len = 125135, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000244099
PHY-3002 : Step(220): len = 125148, overlap = 3.5
PHY-3002 : Step(221): len = 125148, overlap = 3.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.80223e-05
PHY-3002 : Step(222): len = 125133, overlap = 7.5
PHY-3002 : Step(223): len = 125142, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000136045
PHY-3002 : Step(224): len = 125149, overlap = 6.25
PHY-3002 : Step(225): len = 125149, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000246609
PHY-3002 : Step(226): len = 125210, overlap = 5
PHY-3002 : Step(227): len = 125210, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029790s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (472.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00060132
PHY-3002 : Step(228): len = 125407, overlap = 1.25
PHY-3002 : Step(229): len = 125404, overlap = 2.5
PHY-3002 : Step(230): len = 125393, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005815s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (537.4%)

PHY-3001 : Legalized: Len = 125551, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : 11 instances has been re-located, deltaX = 11, deltaY = 5.
PHY-3001 : Final: Len = 125799, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  6.697389s wall, 14.234375s user + 4.515625s system = 18.750000s CPU (280.0%)

RUN-1004 : used memory is 319 MB, reserved memory is 283 MB, peak memory is 401 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 600 to 444
PHY-1001 : Pin misalignment score is improved from 444 to 434
PHY-1001 : Pin misalignment score is improved from 434 to 434
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 828 instances
RUN-1001 : 361 mslices, 352 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1815 nets
RUN-1001 : 1304 nets have 2 pins
RUN-1001 : 279 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 395080, over cnt = 72(0%), over = 84, worst = 2
PHY-1002 : len = 395512, over cnt = 46(0%), over = 54, worst = 2
PHY-1002 : len = 395504, over cnt = 26(0%), over = 32, worst = 2
PHY-1002 : len = 395224, over cnt = 19(0%), over = 24, worst = 2
PHY-1002 : len = 378136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.095411s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (131.0%)

PHY-1001 : End global routing;  0.210760s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (111.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.522518s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (98.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 576896, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 7.109741s wall, 8.250000s user + 0.250000s system = 8.500000s CPU (119.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 574656, over cnt = 20(0%), over = 21, worst = 2
PHY-1001 : End DR Iter 1; 0.110203s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 574376, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.036874s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 574392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 574392
PHY-1001 : End DR Iter 3; 0.018526s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.046372s wall, 13.859375s user + 0.546875s system = 14.406250s CPU (110.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.461675s wall, 14.296875s user + 0.562500s system = 14.859375s CPU (110.4%)

RUN-1004 : used memory is 423 MB, reserved memory is 394 MB, peak memory is 832 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1302   out of  19600    6.64%
#reg                  263   out of  19600    1.34%
#le                  1397
  #lut only          1134   out of   1397   81.17%
  #reg only            95   out of   1397    6.80%
  #lut&reg            168   out of   1397   12.03%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 828
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1815, pip num: 27097
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1618 valid insts, and 67436 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.947108s wall, 23.890625s user + 0.078125s system = 23.968750s CPU (607.2%)

RUN-1004 : used memory is 417 MB, reserved memory is 386 MB, peak memory is 832 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.392181s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (99.9%)

RUN-1004 : used memory is 543 MB, reserved memory is 515 MB, peak memory is 832 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.282585s wall, 0.343750s user + 0.640625s system = 0.984375s CPU (8.7%)

RUN-1004 : used memory is 572 MB, reserved memory is 545 MB, peak memory is 832 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.851240s wall, 1.796875s user + 0.812500s system = 2.609375s CPU (18.8%)

RUN-1004 : used memory is 436 MB, reserved memory is 401 MB, peak memory is 832 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=25,CLKC2_DIV=75,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=24,CLKC2_CPHASE=74,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(187)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4127/127 useful/useless nets, 3936/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 938 distributor mux.
SYN-1016 : Merged 3316 instances.
SYN-1015 : Optimize round 1, 4555 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4520/229 useful/useless nets, 4332/2139 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2220 better
SYN-1014 : Optimize round 3
SYN-1032 : 4519/0 useful/useless nets, 4331/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.028417s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (98.8%)

RUN-1004 : used memory is 388 MB, reserved memory is 362 MB, peak memory is 832 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3533
  #and               1931
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ             236
#MACRO_MULT             1
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3317   |215    |264    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5154/8 useful/useless nets, 4710/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4938/0 useful/useless nets, 4494/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7243/0 useful/useless nets, 6826/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5290/0 useful/useless nets, 4873/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 7599/12 useful/useless nets, 7182/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1506 (3.28), #lev = 29 (4.11)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6520 instances into 997 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2059/0 useful/useless nets, 1642/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2056/0 useful/useless nets, 1639/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 992 LUT to BLE ...
SYN-4008 : Packed 992 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 110 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (110 nodes)...
SYN-4004 : #1: Packed 36 SEQ (1156 nodes)...
SYN-4005 : Packed 36 SEQ with LUT/SLICE
SYN-4006 : 856 single LUT's are left
SYN-4006 : 74 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1066/1309 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1254   out of  19600    6.40%
#reg                  218   out of  19600    1.11%
#le                  1328
  #lut only          1110   out of   1328   83.58%
  #reg only            74   out of   1328    5.57%
  #lut&reg            144   out of   1328   10.84%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1328  |1254  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.260173s wall, 5.187500s user + 0.109375s system = 5.296875s CPU (100.7%)

RUN-1004 : used memory is 408 MB, reserved memory is 379 MB, peak memory is 832 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (86 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 783 instances
RUN-1001 : 334 mslices, 334 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1770 nets
RUN-1001 : 1325 nets have 2 pins
RUN-1001 : 267 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 781 instances, 668 slices, 23 macros(131 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8270, tnet num: 1768, tinst num: 781, tnode num: 9015, tedge num: 13854.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1768 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 518 clock pins, and constraint 743 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.141083s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (110.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 550408
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(231): len = 400871, overlap = 137.25
PHY-3002 : Step(232): len = 327207, overlap = 139.5
PHY-3002 : Step(233): len = 305331, overlap = 137.25
PHY-3002 : Step(234): len = 270317, overlap = 139.5
PHY-3002 : Step(235): len = 248325, overlap = 139.5
PHY-3002 : Step(236): len = 226437, overlap = 137.25
PHY-3002 : Step(237): len = 206733, overlap = 137.25
PHY-3002 : Step(238): len = 197711, overlap = 135
PHY-3002 : Step(239): len = 178191, overlap = 142.5
PHY-3002 : Step(240): len = 159732, overlap = 148.5
PHY-3002 : Step(241): len = 153272, overlap = 149.5
PHY-3002 : Step(242): len = 149518, overlap = 150.25
PHY-3002 : Step(243): len = 141954, overlap = 150.25
PHY-3002 : Step(244): len = 137803, overlap = 153.5
PHY-3002 : Step(245): len = 133943, overlap = 153
PHY-3002 : Step(246): len = 127743, overlap = 155.25
PHY-3002 : Step(247): len = 123658, overlap = 153.25
PHY-3002 : Step(248): len = 119691, overlap = 156
PHY-3002 : Step(249): len = 114185, overlap = 154.75
PHY-3002 : Step(250): len = 109423, overlap = 159
PHY-3002 : Step(251): len = 105986, overlap = 157.25
PHY-3002 : Step(252): len = 102253, overlap = 162.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.14531e-06
PHY-3002 : Step(253): len = 101548, overlap = 162
PHY-3002 : Step(254): len = 99823.4, overlap = 152
PHY-3002 : Step(255): len = 99276.2, overlap = 154.5
PHY-3002 : Step(256): len = 98087, overlap = 149.25
PHY-3002 : Step(257): len = 96534.9, overlap = 152
PHY-3002 : Step(258): len = 94050.2, overlap = 154.75
PHY-3002 : Step(259): len = 91544.3, overlap = 158
PHY-3002 : Step(260): len = 89013.4, overlap = 159
PHY-3002 : Step(261): len = 85993.8, overlap = 164.25
PHY-3002 : Step(262): len = 82296.6, overlap = 163.75
PHY-3002 : Step(263): len = 78794.6, overlap = 161.25
PHY-3002 : Step(264): len = 75699.6, overlap = 162.5
PHY-3002 : Step(265): len = 72341.9, overlap = 167
PHY-3002 : Step(266): len = 68629.1, overlap = 165.75
PHY-3002 : Step(267): len = 66304.9, overlap = 168.5
PHY-3002 : Step(268): len = 63445, overlap = 167
PHY-3002 : Step(269): len = 58039.1, overlap = 167.5
PHY-3002 : Step(270): len = 55357.3, overlap = 167.5
PHY-3002 : Step(271): len = 54163.4, overlap = 169.75
PHY-3002 : Step(272): len = 47958.3, overlap = 174
PHY-3002 : Step(273): len = 46353.5, overlap = 175
PHY-3002 : Step(274): len = 45661.9, overlap = 170.25
PHY-3002 : Step(275): len = 44687.7, overlap = 173.5
PHY-3002 : Step(276): len = 43932.7, overlap = 174
PHY-3002 : Step(277): len = 43287.5, overlap = 171.25
PHY-3002 : Step(278): len = 41084.4, overlap = 175.75
PHY-3002 : Step(279): len = 40683.8, overlap = 176.5
PHY-3002 : Step(280): len = 40411.5, overlap = 178.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.29061e-06
PHY-3002 : Step(281): len = 43761.7, overlap = 171
PHY-3002 : Step(282): len = 45659.6, overlap = 173
PHY-3002 : Step(283): len = 49220.9, overlap = 180
PHY-3002 : Step(284): len = 49427.2, overlap = 178.75
PHY-3002 : Step(285): len = 48664.7, overlap = 179
PHY-3002 : Step(286): len = 47761.7, overlap = 179.25
PHY-3002 : Step(287): len = 47383, overlap = 178.75
PHY-3002 : Step(288): len = 47551.2, overlap = 177
PHY-3002 : Step(289): len = 47507.5, overlap = 178.25
PHY-3002 : Step(290): len = 46979.1, overlap = 175.5
PHY-3002 : Step(291): len = 46246.5, overlap = 177.75
PHY-3002 : Step(292): len = 45370.9, overlap = 175.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.25812e-05
PHY-3002 : Step(293): len = 51835.1, overlap = 171.5
PHY-3002 : Step(294): len = 52588.8, overlap = 162.5
PHY-3002 : Step(295): len = 53218.6, overlap = 159.5
PHY-3002 : Step(296): len = 54034.5, overlap = 166
PHY-3002 : Step(297): len = 54622.1, overlap = 172.25
PHY-3002 : Step(298): len = 54697, overlap = 165.25
PHY-3002 : Step(299): len = 54594.4, overlap = 165.25
PHY-3002 : Step(300): len = 55012.2, overlap = 158.5
PHY-3002 : Step(301): len = 55690.4, overlap = 150.75
PHY-3002 : Step(302): len = 55769, overlap = 153.25
PHY-3002 : Step(303): len = 55768.6, overlap = 151
PHY-3002 : Step(304): len = 55824.2, overlap = 148
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.51625e-05
PHY-3002 : Step(305): len = 59971.8, overlap = 154.5
PHY-3002 : Step(306): len = 61048.1, overlap = 160.25
PHY-3002 : Step(307): len = 62023.3, overlap = 162
PHY-3002 : Step(308): len = 62455.7, overlap = 164
PHY-3002 : Step(309): len = 62576, overlap = 163.75
PHY-3002 : Step(310): len = 62995.5, overlap = 153.25
PHY-3002 : Step(311): len = 63906.5, overlap = 159.25
PHY-3002 : Step(312): len = 63821.6, overlap = 157.25
PHY-3002 : Step(313): len = 63804.7, overlap = 159.25
PHY-3002 : Step(314): len = 63700.4, overlap = 159.25
PHY-3002 : Step(315): len = 63544.7, overlap = 159
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.03249e-05
PHY-3002 : Step(316): len = 66581.4, overlap = 154.75
PHY-3002 : Step(317): len = 68295.8, overlap = 150.25
PHY-3002 : Step(318): len = 70085.9, overlap = 143.5
PHY-3002 : Step(319): len = 70189, overlap = 150
PHY-3002 : Step(320): len = 70038, overlap = 147.25
PHY-3002 : Step(321): len = 70487, overlap = 142.75
PHY-3002 : Step(322): len = 71045.2, overlap = 147.25
PHY-3002 : Step(323): len = 71320.8, overlap = 151.75
PHY-3002 : Step(324): len = 71449.3, overlap = 152
PHY-3002 : Step(325): len = 71546.4, overlap = 152
PHY-3002 : Step(326): len = 71554, overlap = 151.75
PHY-3002 : Step(327): len = 71499.5, overlap = 151.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00010065
PHY-3002 : Step(328): len = 73601.2, overlap = 149.25
PHY-3002 : Step(329): len = 74479.9, overlap = 149.25
PHY-3002 : Step(330): len = 75612, overlap = 144.75
PHY-3002 : Step(331): len = 76684.5, overlap = 144.75
PHY-3002 : Step(332): len = 76992.3, overlap = 144.5
PHY-3002 : Step(333): len = 77021.3, overlap = 144.75
PHY-3002 : Step(334): len = 77153.2, overlap = 142.75
PHY-3002 : Step(335): len = 77229.4, overlap = 147.25
PHY-3002 : Step(336): len = 77402.4, overlap = 142.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0002013
PHY-3002 : Step(337): len = 78083.3, overlap = 147
PHY-3002 : Step(338): len = 78768, overlap = 146.75
PHY-3002 : Step(339): len = 79383.5, overlap = 146.5
PHY-3002 : Step(340): len = 79763.5, overlap = 144.5
PHY-3002 : Step(341): len = 80432.3, overlap = 142.5
PHY-3002 : Step(342): len = 80775.9, overlap = 144.75
PHY-3002 : Step(343): len = 81154.6, overlap = 144.75
PHY-3002 : Step(344): len = 81618.4, overlap = 147
PHY-3002 : Step(345): len = 82172.3, overlap = 147
PHY-3002 : Step(346): len = 82413.4, overlap = 142
PHY-3002 : Step(347): len = 82686.7, overlap = 142.25
PHY-3002 : Step(348): len = 83341.9, overlap = 146.25
PHY-3002 : Step(349): len = 83626, overlap = 134.75
PHY-3002 : Step(350): len = 83690.5, overlap = 134.5
PHY-3002 : Step(351): len = 83808.6, overlap = 134.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000348708
PHY-3002 : Step(352): len = 84101.1, overlap = 132.25
PHY-3002 : Step(353): len = 84658.8, overlap = 134.5
PHY-3002 : Step(354): len = 85301.1, overlap = 136.75
PHY-3002 : Step(355): len = 85712.9, overlap = 132
PHY-3002 : Step(356): len = 85981.9, overlap = 136.25
PHY-3002 : Step(357): len = 86239.6, overlap = 136.25
PHY-3002 : Step(358): len = 86433.1, overlap = 136.75
PHY-3002 : Step(359): len = 86564.1, overlap = 136.75
PHY-3002 : Step(360): len = 86865.6, overlap = 136.5
PHY-3002 : Step(361): len = 86996.8, overlap = 136.5
PHY-3002 : Step(362): len = 87195.1, overlap = 136.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000548005
PHY-3002 : Step(363): len = 87369.5, overlap = 136
PHY-3002 : Step(364): len = 88018.8, overlap = 136.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000726402
PHY-3002 : Step(365): len = 88135.3, overlap = 136.5
PHY-3002 : Step(366): len = 88925.6, overlap = 134
PHY-3002 : Step(367): len = 89792.2, overlap = 127.25
PHY-3002 : Step(368): len = 89974.3, overlap = 127
PHY-3002 : Step(369): len = 90074.6, overlap = 122.5
PHY-3002 : Step(370): len = 90268.6, overlap = 122.5
PHY-3002 : Step(371): len = 90548.3, overlap = 122.5
PHY-3002 : Step(372): len = 90922.8, overlap = 122
PHY-3002 : Step(373): len = 91112.5, overlap = 122
PHY-3002 : Step(374): len = 91392.4, overlap = 121.75
PHY-3002 : Step(375): len = 91581.4, overlap = 119.5
PHY-3002 : Step(376): len = 91818.6, overlap = 117
PHY-3002 : Step(377): len = 91967.6, overlap = 119
PHY-3002 : Step(378): len = 92142.9, overlap = 118.75
PHY-3002 : Step(379): len = 92204.2, overlap = 118.5
PHY-3002 : Step(380): len = 92414.3, overlap = 118
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00096929
PHY-3002 : Step(381): len = 92511, overlap = 117.75
PHY-3002 : Step(382): len = 92895.5, overlap = 117.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00120984
PHY-3002 : Step(383): len = 92968.4, overlap = 117.25
PHY-3002 : Step(384): len = 93457.3, overlap = 114.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017807s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (263.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.46518e-06
PHY-3002 : Step(385): len = 111266, overlap = 54
PHY-3002 : Step(386): len = 107209, overlap = 53.5
PHY-3002 : Step(387): len = 105486, overlap = 52.75
PHY-3002 : Step(388): len = 103406, overlap = 53.75
PHY-3002 : Step(389): len = 101620, overlap = 51.25
PHY-3002 : Step(390): len = 98754.3, overlap = 50.25
PHY-3002 : Step(391): len = 96657.2, overlap = 49.25
PHY-3002 : Step(392): len = 94941.1, overlap = 46.75
PHY-3002 : Step(393): len = 93561.7, overlap = 46.25
PHY-3002 : Step(394): len = 91625.2, overlap = 46.25
PHY-3002 : Step(395): len = 90470.4, overlap = 46.25
PHY-3002 : Step(396): len = 89777.6, overlap = 47.75
PHY-3002 : Step(397): len = 89285, overlap = 47.5
PHY-3002 : Step(398): len = 88720.5, overlap = 48.5
PHY-3002 : Step(399): len = 88240.6, overlap = 48.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.93035e-06
PHY-3002 : Step(400): len = 87952.8, overlap = 48
PHY-3002 : Step(401): len = 87920.6, overlap = 48
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.78607e-05
PHY-3002 : Step(402): len = 87847.7, overlap = 48.25
PHY-3002 : Step(403): len = 88234.2, overlap = 47.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.57214e-05
PHY-3002 : Step(404): len = 88388.7, overlap = 48.75
PHY-3002 : Step(405): len = 89190.2, overlap = 49
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.14428e-05
PHY-3002 : Step(406): len = 89569.2, overlap = 50
PHY-3002 : Step(407): len = 91142.2, overlap = 50.25
PHY-3002 : Step(408): len = 92178.6, overlap = 50
PHY-3002 : Step(409): len = 91860.7, overlap = 49.25
PHY-3002 : Step(410): len = 91762.1, overlap = 49
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000142886
PHY-3002 : Step(411): len = 92465.1, overlap = 48.75
PHY-3002 : Step(412): len = 95130.5, overlap = 45.75
PHY-3002 : Step(413): len = 96993.5, overlap = 42.25
PHY-3002 : Step(414): len = 96728.6, overlap = 41.25
PHY-3002 : Step(415): len = 96830.4, overlap = 40
PHY-3002 : Step(416): len = 97367.8, overlap = 38
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.07459e-05
PHY-3002 : Step(417): len = 97211.3, overlap = 54.75
PHY-3002 : Step(418): len = 97443.2, overlap = 49.75
PHY-3002 : Step(419): len = 97583.4, overlap = 46.75
PHY-3002 : Step(420): len = 97583.2, overlap = 45.25
PHY-3002 : Step(421): len = 97671.3, overlap = 42
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.14918e-05
PHY-3002 : Step(422): len = 98912.3, overlap = 39.75
PHY-3002 : Step(423): len = 99605.3, overlap = 36.5
PHY-3002 : Step(424): len = 99467.1, overlap = 36
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000122984
PHY-3002 : Step(425): len = 101121, overlap = 32.75
PHY-3002 : Step(426): len = 101630, overlap = 31
PHY-3002 : Step(427): len = 102056, overlap = 29
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000245967
PHY-3002 : Step(428): len = 103527, overlap = 25.25
PHY-3002 : Step(429): len = 104327, overlap = 23.25
PHY-3002 : Step(430): len = 104495, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.185693s wall, 0.265625s user + 0.109375s system = 0.375000s CPU (201.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00046515
PHY-3002 : Step(431): len = 109324, overlap = 11.5
PHY-3002 : Step(432): len = 108095, overlap = 15.75
PHY-3002 : Step(433): len = 107186, overlap = 18.75
PHY-3002 : Step(434): len = 106710, overlap = 20.25
PHY-3002 : Step(435): len = 106222, overlap = 21.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000930301
PHY-3002 : Step(436): len = 107018, overlap = 20
PHY-3002 : Step(437): len = 107131, overlap = 20.25
PHY-3002 : Step(438): len = 106789, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00170984
PHY-3002 : Step(439): len = 107240, overlap = 18.5
PHY-3002 : Step(440): len = 107425, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008013s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (195.0%)

PHY-3001 : Legalized: Len = 110757, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 6, deltaY = 1.
PHY-3001 : Final: Len = 110807, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 412288, over cnt = 43(0%), over = 56, worst = 3
PHY-1002 : len = 412560, over cnt = 27(0%), over = 35, worst = 2
PHY-1002 : len = 412552, over cnt = 23(0%), over = 30, worst = 2
PHY-1002 : len = 412584, over cnt = 18(0%), over = 25, worst = 2
PHY-1002 : len = 383488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.094601s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (115.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 719 has valid locations, 56 needs to be replaced
PHY-3001 : design contains 826 instances, 713 slices, 23 macros(131 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8552, tnet num: 1813, tinst num: 826, tnode num: 9477, tedge num: 14316.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 608 clock pins, and constraint 923 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.164417s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 120507
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.956347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(441): len = 119620, overlap = 0.5
PHY-3002 : Step(442): len = 119584, overlap = 1
PHY-3002 : Step(443): len = 119340, overlap = 0.5
PHY-3002 : Step(444): len = 119327, overlap = 0
PHY-3002 : Step(445): len = 119206, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003878s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (805.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.31329e-05
PHY-3002 : Step(446): len = 119163, overlap = 4.5
PHY-3002 : Step(447): len = 119163, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.62658e-05
PHY-3002 : Step(448): len = 119123, overlap = 3.5
PHY-3002 : Step(449): len = 119123, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000172532
PHY-3002 : Step(450): len = 119132, overlap = 3
PHY-3002 : Step(451): len = 119132, overlap = 3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.0864e-05
PHY-3002 : Step(452): len = 119097, overlap = 6
PHY-3002 : Step(453): len = 119097, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000133308
PHY-3002 : Step(454): len = 119156, overlap = 6
PHY-3002 : Step(455): len = 119156, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000266615
PHY-3002 : Step(456): len = 119196, overlap = 5.25
PHY-3002 : Step(457): len = 119219, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028672s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (163.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956347
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000611403
PHY-3002 : Step(458): len = 119523, overlap = 0.25
PHY-3002 : Step(459): len = 119504, overlap = 2.25
PHY-3002 : Step(460): len = 119501, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006020s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (259.6%)

PHY-3001 : Legalized: Len = 119699, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 119777, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  6.662660s wall, 13.765625s user + 3.875000s system = 17.640625s CPU (264.8%)

RUN-1004 : used memory is 455 MB, reserved memory is 423 MB, peak memory is 832 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 592 to 437
PHY-1001 : Pin misalignment score is improved from 437 to 431
PHY-1001 : Pin misalignment score is improved from 431 to 430
PHY-1001 : Pin misalignment score is improved from 430 to 430
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 828 instances
RUN-1001 : 361 mslices, 352 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1815 nets
RUN-1001 : 1304 nets have 2 pins
RUN-1001 : 279 nets have [3 - 5] pins
RUN-1001 : 97 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 84 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 390016, over cnt = 65(0%), over = 79, worst = 2
PHY-1002 : len = 390232, over cnt = 52(0%), over = 61, worst = 2
PHY-1002 : len = 388936, over cnt = 30(0%), over = 31, worst = 2
PHY-1002 : len = 389000, over cnt = 20(0%), over = 21, worst = 2
PHY-1002 : len = 379648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.088084s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (159.6%)

PHY-1001 : End global routing;  0.185949s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (126.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.465691s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (97.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 565512, over cnt = 59(0%), over = 59, worst = 1
PHY-1001 : End Routed; 6.413443s wall, 7.500000s user + 0.125000s system = 7.625000s CPU (118.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 563648, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.141262s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (132.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 563304, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.023567s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 563280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 563280
PHY-1001 : End DR Iter 3; 0.017902s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (261.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.927893s wall, 9.796875s user + 0.406250s system = 10.203125s CPU (114.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.346280s wall, 10.250000s user + 0.437500s system = 10.687500s CPU (114.4%)

RUN-1004 : used memory is 464 MB, reserved memory is 435 MB, peak memory is 860 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1302   out of  19600    6.64%
#reg                  263   out of  19600    1.34%
#le                  1397
  #lut only          1134   out of   1397   81.17%
  #reg only            95   out of   1397    6.80%
  #lut&reg            168   out of   1397   12.03%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 828
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1815, pip num: 26993
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1648 valid insts, and 67279 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.849894s wall, 23.562500s user + 0.015625s system = 23.578125s CPU (612.4%)

RUN-1004 : used memory is 475 MB, reserved memory is 448 MB, peak memory is 860 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.390321s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (101.1%)

RUN-1004 : used memory is 576 MB, reserved memory is 547 MB, peak memory is 860 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.303415s wall, 0.187500s user + 0.687500s system = 0.875000s CPU (7.7%)

RUN-1004 : used memory is 605 MB, reserved memory is 577 MB, peak memory is 860 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.889170s wall, 1.703125s user + 0.781250s system = 2.484375s CPU (17.9%)

RUN-1004 : used memory is 488 MB, reserved memory is 456 MB, peak memory is 860 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-8007 ERROR: syntax error near 'else' in ../RTL/test_camera.v(157)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in ../RTL/test_camera.v(157)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/test_camera.v(204)
HDL-1007 : Verilog file '../RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=25,CLKC2_DIV=75,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=24,CLKC2_CPHASE=74,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(194)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4144/127 useful/useless nets, 3953/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 954 distributor mux.
SYN-1016 : Merged 3347 instances.
SYN-1015 : Optimize round 1, 4603 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4521/230 useful/useless nets, 4333/2155 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2236 better
SYN-1014 : Optimize round 3
SYN-1032 : 4520/0 useful/useless nets, 4332/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.047893s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (98.4%)

RUN-1004 : used memory is 436 MB, reserved memory is 404 MB, peak memory is 860 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3534
  #and               1932
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ             236
#MACRO_MULT             1
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3318   |215    |264    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5155/8 useful/useless nets, 4711/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4939/0 useful/useless nets, 4495/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7244/0 useful/useless nets, 6827/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5291/0 useful/useless nets, 4874/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 7600/12 useful/useless nets, 7183/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1526 (3.24), #lev = 28 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6521 instances into 1001 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2063/0 useful/useless nets, 1646/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2060/0 useful/useless nets, 1643/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 996 LUT to BLE ...
SYN-4008 : Packed 996 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 110 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (110 nodes)...
SYN-4004 : #1: Packed 38 SEQ (1129 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 858 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1068/1311 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1258   out of  19600    6.42%
#reg                  218   out of  19600    1.11%
#le                  1330
  #lut only          1112   out of   1330   83.61%
  #reg only            72   out of   1330    5.41%
  #lut&reg            146   out of   1330   10.98%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1330  |1258  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.376462s wall, 5.390625s user + 0.046875s system = 5.437500s CPU (101.1%)

RUN-1004 : used memory is 454 MB, reserved memory is 424 MB, peak memory is 860 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (85 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 784 instances
RUN-1001 : 334 mslices, 335 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1775 nets
RUN-1001 : 1316 nets have 2 pins
RUN-1001 : 275 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 782 instances, 669 slices, 23 macros(131 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8247, tnet num: 1773, tinst num: 782, tnode num: 8989, tedge num: 13803.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1773 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 514 clock pins, and constraint 740 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.147097s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (106.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 537165
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(461): len = 409970, overlap = 139.5
PHY-3002 : Step(462): len = 335431, overlap = 139.5
PHY-3002 : Step(463): len = 312584, overlap = 137.25
PHY-3002 : Step(464): len = 268880, overlap = 139.5
PHY-3002 : Step(465): len = 241890, overlap = 137.25
PHY-3002 : Step(466): len = 232624, overlap = 139.5
PHY-3002 : Step(467): len = 225875, overlap = 137.25
PHY-3002 : Step(468): len = 201946, overlap = 138.25
PHY-3002 : Step(469): len = 183698, overlap = 141.5
PHY-3002 : Step(470): len = 177475, overlap = 139.75
PHY-3002 : Step(471): len = 173497, overlap = 142.75
PHY-3002 : Step(472): len = 166319, overlap = 149.25
PHY-3002 : Step(473): len = 159004, overlap = 151.25
PHY-3002 : Step(474): len = 155533, overlap = 150.75
PHY-3002 : Step(475): len = 150583, overlap = 153.5
PHY-3002 : Step(476): len = 142107, overlap = 153.5
PHY-3002 : Step(477): len = 138041, overlap = 153.75
PHY-3002 : Step(478): len = 134302, overlap = 154
PHY-3002 : Step(479): len = 126086, overlap = 157.75
PHY-3002 : Step(480): len = 120942, overlap = 155.75
PHY-3002 : Step(481): len = 118218, overlap = 156.75
PHY-3002 : Step(482): len = 111704, overlap = 159.25
PHY-3002 : Step(483): len = 103959, overlap = 161.25
PHY-3002 : Step(484): len = 100917, overlap = 159.5
PHY-3002 : Step(485): len = 97987, overlap = 160
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.44083e-06
PHY-3002 : Step(486): len = 96866.1, overlap = 162
PHY-3002 : Step(487): len = 93293.9, overlap = 151.5
PHY-3002 : Step(488): len = 92423.5, overlap = 151.5
PHY-3002 : Step(489): len = 91047.1, overlap = 155.5
PHY-3002 : Step(490): len = 88974.6, overlap = 152.25
PHY-3002 : Step(491): len = 86741.9, overlap = 152.25
PHY-3002 : Step(492): len = 83612.3, overlap = 149.5
PHY-3002 : Step(493): len = 81404.2, overlap = 152.25
PHY-3002 : Step(494): len = 78569.8, overlap = 156.25
PHY-3002 : Step(495): len = 75952.4, overlap = 159
PHY-3002 : Step(496): len = 73720.2, overlap = 160.25
PHY-3002 : Step(497): len = 70524.7, overlap = 160.5
PHY-3002 : Step(498): len = 66234, overlap = 161.25
PHY-3002 : Step(499): len = 63692.9, overlap = 163
PHY-3002 : Step(500): len = 61923.5, overlap = 163
PHY-3002 : Step(501): len = 58450.4, overlap = 168.25
PHY-3002 : Step(502): len = 55869.4, overlap = 175.75
PHY-3002 : Step(503): len = 54019.7, overlap = 179.25
PHY-3002 : Step(504): len = 51160.8, overlap = 180
PHY-3002 : Step(505): len = 48322.1, overlap = 179.25
PHY-3002 : Step(506): len = 46990.8, overlap = 182
PHY-3002 : Step(507): len = 45359.3, overlap = 184.5
PHY-3002 : Step(508): len = 44108.4, overlap = 184.5
PHY-3002 : Step(509): len = 42357.9, overlap = 185.5
PHY-3002 : Step(510): len = 40827.4, overlap = 186.25
PHY-3002 : Step(511): len = 40144.5, overlap = 186.5
PHY-3002 : Step(512): len = 39288.2, overlap = 186.25
PHY-3002 : Step(513): len = 38820.2, overlap = 186.25
PHY-3002 : Step(514): len = 38216.7, overlap = 186
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.88167e-06
PHY-3002 : Step(515): len = 40993.5, overlap = 186
PHY-3002 : Step(516): len = 41176.4, overlap = 186.25
PHY-3002 : Step(517): len = 41390.9, overlap = 186.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.76333e-06
PHY-3002 : Step(518): len = 47401.9, overlap = 181.75
PHY-3002 : Step(519): len = 53899.5, overlap = 181.5
PHY-3002 : Step(520): len = 53991, overlap = 178.75
PHY-3002 : Step(521): len = 53594.2, overlap = 169.5
PHY-3002 : Step(522): len = 53589.8, overlap = 163.75
PHY-3002 : Step(523): len = 54017.5, overlap = 163.25
PHY-3002 : Step(524): len = 54698, overlap = 164.75
PHY-3002 : Step(525): len = 55573.2, overlap = 159.75
PHY-3002 : Step(526): len = 54998.2, overlap = 161.75
PHY-3002 : Step(527): len = 54389.8, overlap = 161
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.95267e-05
PHY-3002 : Step(528): len = 59005.8, overlap = 153.5
PHY-3002 : Step(529): len = 60598.9, overlap = 158
PHY-3002 : Step(530): len = 63182.9, overlap = 155
PHY-3002 : Step(531): len = 63205.6, overlap = 160.25
PHY-3002 : Step(532): len = 63506.3, overlap = 162.25
PHY-3002 : Step(533): len = 63500.1, overlap = 159.75
PHY-3002 : Step(534): len = 63238.9, overlap = 158.75
PHY-3002 : Step(535): len = 63419.7, overlap = 153.75
PHY-3002 : Step(536): len = 63654.2, overlap = 160.5
PHY-3002 : Step(537): len = 63601.9, overlap = 160.25
PHY-3002 : Step(538): len = 63457.3, overlap = 157.75
PHY-3002 : Step(539): len = 63209.9, overlap = 157.75
PHY-3002 : Step(540): len = 63080.9, overlap = 157
PHY-3002 : Step(541): len = 63034.2, overlap = 154.25
PHY-3002 : Step(542): len = 62655.2, overlap = 154
PHY-3002 : Step(543): len = 61907.1, overlap = 152.5
PHY-3002 : Step(544): len = 61369.2, overlap = 153
PHY-3002 : Step(545): len = 61663.8, overlap = 151
PHY-3002 : Step(546): len = 61781.5, overlap = 150.75
PHY-3002 : Step(547): len = 61588.7, overlap = 151.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.90533e-05
PHY-3002 : Step(548): len = 64936, overlap = 149
PHY-3002 : Step(549): len = 66121, overlap = 149
PHY-3002 : Step(550): len = 67556.6, overlap = 151
PHY-3002 : Step(551): len = 69097.7, overlap = 150.75
PHY-3002 : Step(552): len = 69259.5, overlap = 150.75
PHY-3002 : Step(553): len = 69416.2, overlap = 151
PHY-3002 : Step(554): len = 69412.4, overlap = 150.75
PHY-3002 : Step(555): len = 69803.6, overlap = 148.5
PHY-3002 : Step(556): len = 70293.2, overlap = 133
PHY-3002 : Step(557): len = 70805.3, overlap = 135.75
PHY-3002 : Step(558): len = 70679.5, overlap = 134.5
PHY-3002 : Step(559): len = 70556.6, overlap = 134
PHY-3002 : Step(560): len = 69693, overlap = 137.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.81067e-05
PHY-3002 : Step(561): len = 72247.1, overlap = 137.5
PHY-3002 : Step(562): len = 73418.7, overlap = 130.75
PHY-3002 : Step(563): len = 74342.3, overlap = 132.75
PHY-3002 : Step(564): len = 75591.8, overlap = 135.25
PHY-3002 : Step(565): len = 76398.7, overlap = 135
PHY-3002 : Step(566): len = 76998.7, overlap = 132.75
PHY-3002 : Step(567): len = 77246.1, overlap = 127.75
PHY-3002 : Step(568): len = 77034.2, overlap = 130
PHY-3002 : Step(569): len = 76781.2, overlap = 132.25
PHY-3002 : Step(570): len = 76760.4, overlap = 134.5
PHY-3002 : Step(571): len = 77127.3, overlap = 131.75
PHY-3002 : Step(572): len = 77583.4, overlap = 132
PHY-3002 : Step(573): len = 77547.2, overlap = 131.5
PHY-3002 : Step(574): len = 77378, overlap = 131.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000156213
PHY-3002 : Step(575): len = 78977, overlap = 125
PHY-3002 : Step(576): len = 79813, overlap = 127.25
PHY-3002 : Step(577): len = 80418.7, overlap = 122.75
PHY-3002 : Step(578): len = 80751.8, overlap = 120.5
PHY-3002 : Step(579): len = 81168.5, overlap = 120.5
PHY-3002 : Step(580): len = 81379.2, overlap = 116
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00029334
PHY-3002 : Step(581): len = 82036.8, overlap = 115.75
PHY-3002 : Step(582): len = 82408.3, overlap = 118
PHY-3002 : Step(583): len = 82786.1, overlap = 118
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000447981
PHY-3002 : Step(584): len = 83004, overlap = 120.25
PHY-3002 : Step(585): len = 83563, overlap = 120.25
PHY-3002 : Step(586): len = 84298.3, overlap = 120.25
PHY-3002 : Step(587): len = 84506.3, overlap = 120.25
PHY-3002 : Step(588): len = 84647.6, overlap = 120.25
PHY-3002 : Step(589): len = 85100.7, overlap = 120
PHY-3002 : Step(590): len = 85464.4, overlap = 120
PHY-3002 : Step(591): len = 85721.1, overlap = 120
PHY-3002 : Step(592): len = 86296.8, overlap = 120.25
PHY-3002 : Step(593): len = 86882.9, overlap = 118
PHY-3002 : Step(594): len = 86985.9, overlap = 120.25
PHY-3002 : Step(595): len = 87092.5, overlap = 115.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000652923
PHY-3002 : Step(596): len = 87309.3, overlap = 115.75
PHY-3002 : Step(597): len = 87807.4, overlap = 115.75
PHY-3002 : Step(598): len = 88332.5, overlap = 115.25
PHY-3002 : Step(599): len = 88559.6, overlap = 115.25
PHY-3002 : Step(600): len = 88700.6, overlap = 115
PHY-3002 : Step(601): len = 89014.8, overlap = 112.75
PHY-3002 : Step(602): len = 89380.5, overlap = 110.25
PHY-3002 : Step(603): len = 89482.3, overlap = 112.5
PHY-3002 : Step(604): len = 89805.5, overlap = 112.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000798955
PHY-3002 : Step(605): len = 89901.6, overlap = 112.5
PHY-3002 : Step(606): len = 90420.8, overlap = 112.25
PHY-3002 : Step(607): len = 91005, overlap = 118.75
PHY-3002 : Step(608): len = 91108.9, overlap = 118.5
PHY-3002 : Step(609): len = 91194, overlap = 118.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00100598
PHY-3002 : Step(610): len = 91297.2, overlap = 118.25
PHY-3002 : Step(611): len = 91752.7, overlap = 118
PHY-3002 : Step(612): len = 92355.1, overlap = 118
PHY-3002 : Step(613): len = 92362.9, overlap = 118
PHY-3002 : Step(614): len = 92376.1, overlap = 117.75
PHY-3002 : Step(615): len = 92493.6, overlap = 117.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00111871
PHY-3002 : Step(616): len = 92579.8, overlap = 117.5
PHY-3002 : Step(617): len = 92916.6, overlap = 115.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00119864
PHY-3002 : Step(618): len = 92957.8, overlap = 115.25
PHY-3002 : Step(619): len = 93083.8, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015191s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (102.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.5076e-06
PHY-3002 : Step(620): len = 108968, overlap = 51
PHY-3002 : Step(621): len = 105441, overlap = 51.75
PHY-3002 : Step(622): len = 103090, overlap = 50.75
PHY-3002 : Step(623): len = 100763, overlap = 49.5
PHY-3002 : Step(624): len = 98597.5, overlap = 47
PHY-3002 : Step(625): len = 97314.3, overlap = 48.25
PHY-3002 : Step(626): len = 95517.1, overlap = 49
PHY-3002 : Step(627): len = 93646.1, overlap = 51.5
PHY-3002 : Step(628): len = 92254.4, overlap = 51
PHY-3002 : Step(629): len = 91464.7, overlap = 50.25
PHY-3002 : Step(630): len = 90678.8, overlap = 50.25
PHY-3002 : Step(631): len = 90150.1, overlap = 50
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10152e-05
PHY-3002 : Step(632): len = 89722.5, overlap = 50.25
PHY-3002 : Step(633): len = 89622.2, overlap = 50.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20304e-05
PHY-3002 : Step(634): len = 89604.5, overlap = 50.25
PHY-3002 : Step(635): len = 90439.9, overlap = 50
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40608e-05
PHY-3002 : Step(636): len = 90450.4, overlap = 50
PHY-3002 : Step(637): len = 91327.9, overlap = 49.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.81217e-05
PHY-3002 : Step(638): len = 92204.7, overlap = 49.5
PHY-3002 : Step(639): len = 93936.4, overlap = 48
PHY-3002 : Step(640): len = 94231.2, overlap = 48.75
PHY-3002 : Step(641): len = 94032.6, overlap = 48.75
PHY-3002 : Step(642): len = 93750.6, overlap = 48.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000176243
PHY-3002 : Step(643): len = 94749.3, overlap = 46.75
PHY-3002 : Step(644): len = 98298.5, overlap = 44
PHY-3002 : Step(645): len = 100310, overlap = 42.25
PHY-3002 : Step(646): len = 99911.4, overlap = 40
PHY-3002 : Step(647): len = 99769.2, overlap = 36.5
PHY-3002 : Step(648): len = 99898.6, overlap = 32.75
PHY-3002 : Step(649): len = 100423, overlap = 30.75
PHY-3002 : Step(650): len = 100293, overlap = 30.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000352487
PHY-3002 : Step(651): len = 101791, overlap = 25
PHY-3002 : Step(652): len = 102212, overlap = 24.25
PHY-3002 : Step(653): len = 102343, overlap = 20.25
PHY-3002 : Step(654): len = 102232, overlap = 20.75
PHY-3002 : Step(655): len = 101287, overlap = 22.25
PHY-3002 : Step(656): len = 100366, overlap = 21.25
PHY-3002 : Step(657): len = 99754.5, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000704973
PHY-3002 : Step(658): len = 100556, overlap = 21
PHY-3002 : Step(659): len = 100681, overlap = 21.5
PHY-3002 : Step(660): len = 100435, overlap = 20.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.78774e-05
PHY-3002 : Step(661): len = 100309, overlap = 46
PHY-3002 : Step(662): len = 100279, overlap = 43.25
PHY-3002 : Step(663): len = 100119, overlap = 42.25
PHY-3002 : Step(664): len = 99988.3, overlap = 42.5
PHY-3002 : Step(665): len = 99798.4, overlap = 40.5
PHY-3002 : Step(666): len = 99684, overlap = 39.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.57548e-05
PHY-3002 : Step(667): len = 101464, overlap = 35.75
PHY-3002 : Step(668): len = 102104, overlap = 34.75
PHY-3002 : Step(669): len = 102461, overlap = 32.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00019151
PHY-3002 : Step(670): len = 104232, overlap = 30.25
PHY-3002 : Step(671): len = 105140, overlap = 28.25
PHY-3002 : Step(672): len = 105346, overlap = 26
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.171394s wall, 0.265625s user + 0.109375s system = 0.375000s CPU (218.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000472213
PHY-3002 : Step(673): len = 111126, overlap = 10.75
PHY-3002 : Step(674): len = 109704, overlap = 15.5
PHY-3002 : Step(675): len = 108911, overlap = 17.5
PHY-3002 : Step(676): len = 108426, overlap = 19.5
PHY-3002 : Step(677): len = 107703, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000944256
PHY-3002 : Step(678): len = 108493, overlap = 22.5
PHY-3002 : Step(679): len = 108583, overlap = 22.25
PHY-3002 : Step(680): len = 108568, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00188851
PHY-3002 : Step(681): len = 108898, overlap = 23
PHY-3002 : Step(682): len = 109010, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008469s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 111668, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 111700, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 418960, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 419080, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 418968, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 417368, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 408568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.090176s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (121.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 723 has valid locations, 41 needs to be replaced
PHY-3001 : design contains 815 instances, 702 slices, 23 macros(131 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8451, tnet num: 1806, tinst num: 815, tnode num: 9322, tedge num: 14127.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 580 clock pins, and constraint 869 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160965s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (135.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 119963
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(683): len = 119647, overlap = 0
PHY-3002 : Step(684): len = 119658, overlap = 0
PHY-3002 : Step(685): len = 119547, overlap = 0
PHY-3002 : Step(686): len = 119535, overlap = 0
PHY-3002 : Step(687): len = 119535, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003576s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.69023e-05
PHY-3002 : Step(688): len = 119481, overlap = 0.5
PHY-3002 : Step(689): len = 119481, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194381
PHY-3002 : Step(690): len = 119485, overlap = 2.5
PHY-3002 : Step(691): len = 119485, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000388763
PHY-3002 : Step(692): len = 119455, overlap = 2
PHY-3002 : Step(693): len = 119455, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000734075
PHY-3002 : Step(694): len = 119436, overlap = 0.5
PHY-3002 : Step(695): len = 119436, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032815s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00114946
PHY-3002 : Step(696): len = 119453, overlap = 0.25
PHY-3002 : Step(697): len = 119432, overlap = 0.5
PHY-3002 : Step(698): len = 119425, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 119498, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 119510, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  6.907645s wall, 14.390625s user + 4.375000s system = 18.765625s CPU (271.7%)

RUN-1004 : used memory is 487 MB, reserved memory is 460 MB, peak memory is 860 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 590 to 409
PHY-1001 : Pin misalignment score is improved from 409 to 401
PHY-1001 : Pin misalignment score is improved from 401 to 400
PHY-1001 : Pin misalignment score is improved from 400 to 400
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 817 instances
RUN-1001 : 349 mslices, 353 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1808 nets
RUN-1001 : 1299 nets have 2 pins
RUN-1001 : 284 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 397056, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 397176, over cnt = 21(0%), over = 23, worst = 2
PHY-1002 : len = 397056, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 397072, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 394320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.083473s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (74.9%)

PHY-1001 : End global routing;  0.186717s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (92.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.407505s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 579152, over cnt = 51(0%), over = 51, worst = 1
PHY-1001 : End Routed; 6.282983s wall, 7.453125s user + 0.109375s system = 7.562500s CPU (120.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 577976, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.080475s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (135.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 577704, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.021811s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 577624, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 577624
PHY-1001 : End DR Iter 3; 0.017144s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (273.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.671137s wall, 9.750000s user + 0.281250s system = 10.031250s CPU (115.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.081914s wall, 10.156250s user + 0.281250s system = 10.437500s CPU (114.9%)

RUN-1004 : used memory is 491 MB, reserved memory is 462 MB, peak memory is 890 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1288   out of  19600    6.57%
#reg                  251   out of  19600    1.28%
#le                  1378
  #lut only          1127   out of   1378   81.79%
  #reg only            90   out of   1378    6.53%
  #lut&reg            161   out of   1378   11.68%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 817
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1808, pip num: 26953
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1638 valid insts, and 67115 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.770175s wall, 23.390625s user + 0.062500s system = 23.453125s CPU (622.1%)

RUN-1004 : used memory is 503 MB, reserved memory is 476 MB, peak memory is 890 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.394544s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (99.7%)

RUN-1004 : used memory is 606 MB, reserved memory is 579 MB, peak memory is 890 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.286257s wall, 0.312500s user + 0.593750s system = 0.906250s CPU (8.0%)

RUN-1004 : used memory is 635 MB, reserved memory is 610 MB, peak memory is 890 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.857141s wall, 1.796875s user + 0.687500s system = 2.484375s CPU (17.9%)

RUN-1004 : used memory is 522 MB, reserved memory is 491 MB, peak memory is 890 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",FBCLK_DIV=2,CLKC0_DIV=12,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(194)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4144/127 useful/useless nets, 3953/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 954 distributor mux.
SYN-1016 : Merged 3347 instances.
SYN-1015 : Optimize round 1, 4603 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4521/230 useful/useless nets, 4333/2155 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2236 better
SYN-1014 : Optimize round 3
SYN-1032 : 4520/0 useful/useless nets, 4332/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.043314s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (103.3%)

RUN-1004 : used memory is 485 MB, reserved memory is 458 MB, peak memory is 890 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3534
  #and               1932
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ             236
#MACRO_MULT             1
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3318   |215    |264    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5155/8 useful/useless nets, 4711/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4939/0 useful/useless nets, 4495/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7246/0 useful/useless nets, 6829/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5293/0 useful/useless nets, 4876/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 7602/12 useful/useless nets, 7185/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1526 (3.24), #lev = 28 (3.99)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6523 instances into 1001 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2063/0 useful/useless nets, 1646/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2060/0 useful/useless nets, 1643/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 996 LUT to BLE ...
SYN-4008 : Packed 996 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 110 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (110 nodes)...
SYN-4004 : #1: Packed 38 SEQ (1129 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 858 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1068/1311 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1258   out of  19600    6.42%
#reg                  218   out of  19600    1.11%
#le                  1330
  #lut only          1112   out of   1330   83.61%
  #reg only            72   out of   1330    5.41%
  #lut&reg            146   out of   1330   10.98%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1330  |1258  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.397735s wall, 5.343750s user + 0.078125s system = 5.421875s CPU (100.4%)

RUN-1004 : used memory is 503 MB, reserved memory is 475 MB, peak memory is 890 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (85 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 784 instances
RUN-1001 : 334 mslices, 335 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1775 nets
RUN-1001 : 1316 nets have 2 pins
RUN-1001 : 275 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 782 instances, 669 slices, 23 macros(131 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8247, tnet num: 1773, tinst num: 782, tnode num: 8989, tedge num: 13803.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1773 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 514 clock pins, and constraint 740 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.141876s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 537165
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(699): len = 409970, overlap = 139.5
PHY-3002 : Step(700): len = 335431, overlap = 139.5
PHY-3002 : Step(701): len = 312584, overlap = 137.25
PHY-3002 : Step(702): len = 268880, overlap = 139.5
PHY-3002 : Step(703): len = 241890, overlap = 137.25
PHY-3002 : Step(704): len = 232624, overlap = 139.5
PHY-3002 : Step(705): len = 225875, overlap = 137.25
PHY-3002 : Step(706): len = 201946, overlap = 138.25
PHY-3002 : Step(707): len = 183698, overlap = 141.5
PHY-3002 : Step(708): len = 177475, overlap = 139.75
PHY-3002 : Step(709): len = 173497, overlap = 142.75
PHY-3002 : Step(710): len = 166319, overlap = 149.25
PHY-3002 : Step(711): len = 159004, overlap = 151.25
PHY-3002 : Step(712): len = 155533, overlap = 150.75
PHY-3002 : Step(713): len = 150583, overlap = 153.5
PHY-3002 : Step(714): len = 142107, overlap = 153.5
PHY-3002 : Step(715): len = 138041, overlap = 153.75
PHY-3002 : Step(716): len = 134302, overlap = 154
PHY-3002 : Step(717): len = 126086, overlap = 157.75
PHY-3002 : Step(718): len = 120942, overlap = 155.75
PHY-3002 : Step(719): len = 118218, overlap = 156.75
PHY-3002 : Step(720): len = 111704, overlap = 159.25
PHY-3002 : Step(721): len = 103959, overlap = 161.25
PHY-3002 : Step(722): len = 100917, overlap = 159.5
PHY-3002 : Step(723): len = 97987, overlap = 160
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.44083e-06
PHY-3002 : Step(724): len = 96866.1, overlap = 162
PHY-3002 : Step(725): len = 93293.9, overlap = 151.5
PHY-3002 : Step(726): len = 92423.5, overlap = 151.5
PHY-3002 : Step(727): len = 91047.1, overlap = 155.5
PHY-3002 : Step(728): len = 88974.6, overlap = 152.25
PHY-3002 : Step(729): len = 86741.9, overlap = 152.25
PHY-3002 : Step(730): len = 83612.3, overlap = 149.5
PHY-3002 : Step(731): len = 81404.2, overlap = 152.25
PHY-3002 : Step(732): len = 78569.8, overlap = 156.25
PHY-3002 : Step(733): len = 75952.4, overlap = 159
PHY-3002 : Step(734): len = 73720.2, overlap = 160.25
PHY-3002 : Step(735): len = 70524.7, overlap = 160.5
PHY-3002 : Step(736): len = 66234, overlap = 161.25
PHY-3002 : Step(737): len = 63692.9, overlap = 163
PHY-3002 : Step(738): len = 61923.5, overlap = 163
PHY-3002 : Step(739): len = 58450.4, overlap = 168.25
PHY-3002 : Step(740): len = 55869.4, overlap = 175.75
PHY-3002 : Step(741): len = 54019.7, overlap = 179.25
PHY-3002 : Step(742): len = 51160.8, overlap = 180
PHY-3002 : Step(743): len = 48322.1, overlap = 179.25
PHY-3002 : Step(744): len = 46990.8, overlap = 182
PHY-3002 : Step(745): len = 45359.3, overlap = 184.5
PHY-3002 : Step(746): len = 44108.4, overlap = 184.5
PHY-3002 : Step(747): len = 42357.9, overlap = 185.5
PHY-3002 : Step(748): len = 40827.4, overlap = 186.25
PHY-3002 : Step(749): len = 40144.5, overlap = 186.5
PHY-3002 : Step(750): len = 39288.2, overlap = 186.25
PHY-3002 : Step(751): len = 38820.2, overlap = 186.25
PHY-3002 : Step(752): len = 38216.7, overlap = 186
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.88167e-06
PHY-3002 : Step(753): len = 40993.5, overlap = 186
PHY-3002 : Step(754): len = 41176.4, overlap = 186.25
PHY-3002 : Step(755): len = 41390.9, overlap = 186.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.76333e-06
PHY-3002 : Step(756): len = 47401.9, overlap = 181.75
PHY-3002 : Step(757): len = 53899.5, overlap = 181.5
PHY-3002 : Step(758): len = 53991, overlap = 178.75
PHY-3002 : Step(759): len = 53594.2, overlap = 169.5
PHY-3002 : Step(760): len = 53589.8, overlap = 163.75
PHY-3002 : Step(761): len = 54017.5, overlap = 163.25
PHY-3002 : Step(762): len = 54698, overlap = 164.75
PHY-3002 : Step(763): len = 55573.2, overlap = 159.75
PHY-3002 : Step(764): len = 54998.2, overlap = 161.75
PHY-3002 : Step(765): len = 54389.8, overlap = 161
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.95267e-05
PHY-3002 : Step(766): len = 59005.8, overlap = 153.5
PHY-3002 : Step(767): len = 60598.9, overlap = 158
PHY-3002 : Step(768): len = 63182.9, overlap = 155
PHY-3002 : Step(769): len = 63205.6, overlap = 160.25
PHY-3002 : Step(770): len = 63506.3, overlap = 162.25
PHY-3002 : Step(771): len = 63500.1, overlap = 159.75
PHY-3002 : Step(772): len = 63238.9, overlap = 158.75
PHY-3002 : Step(773): len = 63419.7, overlap = 153.75
PHY-3002 : Step(774): len = 63654.2, overlap = 160.5
PHY-3002 : Step(775): len = 63601.9, overlap = 160.25
PHY-3002 : Step(776): len = 63457.3, overlap = 157.75
PHY-3002 : Step(777): len = 63209.9, overlap = 157.75
PHY-3002 : Step(778): len = 63080.9, overlap = 157
PHY-3002 : Step(779): len = 63034.2, overlap = 154.25
PHY-3002 : Step(780): len = 62655.2, overlap = 154
PHY-3002 : Step(781): len = 61907.1, overlap = 152.5
PHY-3002 : Step(782): len = 61369.2, overlap = 153
PHY-3002 : Step(783): len = 61663.8, overlap = 151
PHY-3002 : Step(784): len = 61781.5, overlap = 150.75
PHY-3002 : Step(785): len = 61588.7, overlap = 151.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.90533e-05
PHY-3002 : Step(786): len = 64936, overlap = 149
PHY-3002 : Step(787): len = 66121, overlap = 149
PHY-3002 : Step(788): len = 67556.6, overlap = 151
PHY-3002 : Step(789): len = 69097.7, overlap = 150.75
PHY-3002 : Step(790): len = 69259.5, overlap = 150.75
PHY-3002 : Step(791): len = 69416.2, overlap = 151
PHY-3002 : Step(792): len = 69412.4, overlap = 150.75
PHY-3002 : Step(793): len = 69803.6, overlap = 148.5
PHY-3002 : Step(794): len = 70293.2, overlap = 133
PHY-3002 : Step(795): len = 70805.3, overlap = 135.75
PHY-3002 : Step(796): len = 70679.5, overlap = 134.5
PHY-3002 : Step(797): len = 70556.6, overlap = 134
PHY-3002 : Step(798): len = 69693, overlap = 137.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.81067e-05
PHY-3002 : Step(799): len = 72247.1, overlap = 137.5
PHY-3002 : Step(800): len = 73418.7, overlap = 130.75
PHY-3002 : Step(801): len = 74342.3, overlap = 132.75
PHY-3002 : Step(802): len = 75591.8, overlap = 135.25
PHY-3002 : Step(803): len = 76398.7, overlap = 135
PHY-3002 : Step(804): len = 76998.7, overlap = 132.75
PHY-3002 : Step(805): len = 77246.1, overlap = 127.75
PHY-3002 : Step(806): len = 77034.2, overlap = 130
PHY-3002 : Step(807): len = 76781.2, overlap = 132.25
PHY-3002 : Step(808): len = 76760.4, overlap = 134.5
PHY-3002 : Step(809): len = 77127.3, overlap = 131.75
PHY-3002 : Step(810): len = 77583.4, overlap = 132
PHY-3002 : Step(811): len = 77547.2, overlap = 131.5
PHY-3002 : Step(812): len = 77378, overlap = 131.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000156213
PHY-3002 : Step(813): len = 78977, overlap = 125
PHY-3002 : Step(814): len = 79813, overlap = 127.25
PHY-3002 : Step(815): len = 80418.7, overlap = 122.75
PHY-3002 : Step(816): len = 80751.8, overlap = 120.5
PHY-3002 : Step(817): len = 81168.5, overlap = 120.5
PHY-3002 : Step(818): len = 81379.2, overlap = 116
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00029334
PHY-3002 : Step(819): len = 82036.8, overlap = 115.75
PHY-3002 : Step(820): len = 82408.3, overlap = 118
PHY-3002 : Step(821): len = 82786.1, overlap = 118
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000447981
PHY-3002 : Step(822): len = 83004, overlap = 120.25
PHY-3002 : Step(823): len = 83563, overlap = 120.25
PHY-3002 : Step(824): len = 84298.3, overlap = 120.25
PHY-3002 : Step(825): len = 84506.3, overlap = 120.25
PHY-3002 : Step(826): len = 84647.6, overlap = 120.25
PHY-3002 : Step(827): len = 85100.7, overlap = 120
PHY-3002 : Step(828): len = 85464.4, overlap = 120
PHY-3002 : Step(829): len = 85721.1, overlap = 120
PHY-3002 : Step(830): len = 86296.8, overlap = 120.25
PHY-3002 : Step(831): len = 86882.9, overlap = 118
PHY-3002 : Step(832): len = 86985.9, overlap = 120.25
PHY-3002 : Step(833): len = 87092.5, overlap = 115.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000652923
PHY-3002 : Step(834): len = 87309.3, overlap = 115.75
PHY-3002 : Step(835): len = 87807.4, overlap = 115.75
PHY-3002 : Step(836): len = 88332.5, overlap = 115.25
PHY-3002 : Step(837): len = 88559.6, overlap = 115.25
PHY-3002 : Step(838): len = 88700.6, overlap = 115
PHY-3002 : Step(839): len = 89014.8, overlap = 112.75
PHY-3002 : Step(840): len = 89380.5, overlap = 110.25
PHY-3002 : Step(841): len = 89482.3, overlap = 112.5
PHY-3002 : Step(842): len = 89805.5, overlap = 112.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000798955
PHY-3002 : Step(843): len = 89901.6, overlap = 112.5
PHY-3002 : Step(844): len = 90420.8, overlap = 112.25
PHY-3002 : Step(845): len = 91005, overlap = 118.75
PHY-3002 : Step(846): len = 91108.9, overlap = 118.5
PHY-3002 : Step(847): len = 91194, overlap = 118.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00100598
PHY-3002 : Step(848): len = 91297.2, overlap = 118.25
PHY-3002 : Step(849): len = 91752.7, overlap = 118
PHY-3002 : Step(850): len = 92355.1, overlap = 118
PHY-3002 : Step(851): len = 92362.9, overlap = 118
PHY-3002 : Step(852): len = 92376.1, overlap = 117.75
PHY-3002 : Step(853): len = 92493.6, overlap = 117.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00111871
PHY-3002 : Step(854): len = 92579.8, overlap = 117.5
PHY-3002 : Step(855): len = 92916.6, overlap = 115.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00119864
PHY-3002 : Step(856): len = 92957.8, overlap = 115.25
PHY-3002 : Step(857): len = 93083.8, overlap = 114
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015104s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.5076e-06
PHY-3002 : Step(858): len = 108968, overlap = 51
PHY-3002 : Step(859): len = 105441, overlap = 51.75
PHY-3002 : Step(860): len = 103090, overlap = 50.75
PHY-3002 : Step(861): len = 100763, overlap = 49.5
PHY-3002 : Step(862): len = 98597.5, overlap = 47
PHY-3002 : Step(863): len = 97314.3, overlap = 48.25
PHY-3002 : Step(864): len = 95517.1, overlap = 49
PHY-3002 : Step(865): len = 93646.1, overlap = 51.5
PHY-3002 : Step(866): len = 92254.4, overlap = 51
PHY-3002 : Step(867): len = 91464.7, overlap = 50.25
PHY-3002 : Step(868): len = 90678.8, overlap = 50.25
PHY-3002 : Step(869): len = 90150.1, overlap = 50
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10152e-05
PHY-3002 : Step(870): len = 89722.5, overlap = 50.25
PHY-3002 : Step(871): len = 89622.2, overlap = 50.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20304e-05
PHY-3002 : Step(872): len = 89604.5, overlap = 50.25
PHY-3002 : Step(873): len = 90439.9, overlap = 50
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.40608e-05
PHY-3002 : Step(874): len = 90450.4, overlap = 50
PHY-3002 : Step(875): len = 91327.9, overlap = 49.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.81217e-05
PHY-3002 : Step(876): len = 92204.7, overlap = 49.5
PHY-3002 : Step(877): len = 93936.4, overlap = 48
PHY-3002 : Step(878): len = 94231.2, overlap = 48.75
PHY-3002 : Step(879): len = 94032.6, overlap = 48.75
PHY-3002 : Step(880): len = 93750.6, overlap = 48.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000176243
PHY-3002 : Step(881): len = 94749.3, overlap = 46.75
PHY-3002 : Step(882): len = 98298.5, overlap = 44
PHY-3002 : Step(883): len = 100310, overlap = 42.25
PHY-3002 : Step(884): len = 99911.4, overlap = 40
PHY-3002 : Step(885): len = 99769.2, overlap = 36.5
PHY-3002 : Step(886): len = 99898.6, overlap = 32.75
PHY-3002 : Step(887): len = 100423, overlap = 30.75
PHY-3002 : Step(888): len = 100293, overlap = 30.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000352487
PHY-3002 : Step(889): len = 101791, overlap = 25
PHY-3002 : Step(890): len = 102212, overlap = 24.25
PHY-3002 : Step(891): len = 102343, overlap = 20.25
PHY-3002 : Step(892): len = 102232, overlap = 20.75
PHY-3002 : Step(893): len = 101287, overlap = 22.25
PHY-3002 : Step(894): len = 100366, overlap = 21.25
PHY-3002 : Step(895): len = 99754.5, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000704973
PHY-3002 : Step(896): len = 100556, overlap = 21
PHY-3002 : Step(897): len = 100681, overlap = 21.5
PHY-3002 : Step(898): len = 100435, overlap = 20.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.78774e-05
PHY-3002 : Step(899): len = 100309, overlap = 46
PHY-3002 : Step(900): len = 100279, overlap = 43.25
PHY-3002 : Step(901): len = 100119, overlap = 42.25
PHY-3002 : Step(902): len = 99988.3, overlap = 42.5
PHY-3002 : Step(903): len = 99798.4, overlap = 40.5
PHY-3002 : Step(904): len = 99684, overlap = 39.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.57548e-05
PHY-3002 : Step(905): len = 101464, overlap = 35.75
PHY-3002 : Step(906): len = 102104, overlap = 34.75
PHY-3002 : Step(907): len = 102461, overlap = 32.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00019151
PHY-3002 : Step(908): len = 104232, overlap = 30.25
PHY-3002 : Step(909): len = 105140, overlap = 28.25
PHY-3002 : Step(910): len = 105346, overlap = 26
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.175795s wall, 0.312500s user + 0.109375s system = 0.421875s CPU (240.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000472213
PHY-3002 : Step(911): len = 111126, overlap = 10.75
PHY-3002 : Step(912): len = 109704, overlap = 15.5
PHY-3002 : Step(913): len = 108911, overlap = 17.5
PHY-3002 : Step(914): len = 108426, overlap = 19.5
PHY-3002 : Step(915): len = 107703, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000944256
PHY-3002 : Step(916): len = 108493, overlap = 22.5
PHY-3002 : Step(917): len = 108583, overlap = 22.25
PHY-3002 : Step(918): len = 108568, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00188851
PHY-3002 : Step(919): len = 108898, overlap = 23
PHY-3002 : Step(920): len = 109010, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008989s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (173.8%)

PHY-3001 : Legalized: Len = 111668, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 111700, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 418960, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 419080, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 418968, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 417368, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 408568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.091556s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 723 has valid locations, 41 needs to be replaced
PHY-3001 : design contains 815 instances, 702 slices, 23 macros(131 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8451, tnet num: 1806, tinst num: 815, tnode num: 9322, tedge num: 14127.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 580 clock pins, and constraint 869 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.156859s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (109.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 119963
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(921): len = 119647, overlap = 0
PHY-3002 : Step(922): len = 119658, overlap = 0
PHY-3002 : Step(923): len = 119547, overlap = 0
PHY-3002 : Step(924): len = 119535, overlap = 0
PHY-3002 : Step(925): len = 119535, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003680s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (424.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.69023e-05
PHY-3002 : Step(926): len = 119481, overlap = 0.5
PHY-3002 : Step(927): len = 119481, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000194381
PHY-3002 : Step(928): len = 119485, overlap = 2.5
PHY-3002 : Step(929): len = 119485, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000388763
PHY-3002 : Step(930): len = 119455, overlap = 2
PHY-3002 : Step(931): len = 119455, overlap = 2
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000734075
PHY-3002 : Step(932): len = 119436, overlap = 0.5
PHY-3002 : Step(933): len = 119436, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034739s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00114946
PHY-3002 : Step(934): len = 119453, overlap = 0.25
PHY-3002 : Step(935): len = 119432, overlap = 0.5
PHY-3002 : Step(936): len = 119425, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005858s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 119498, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 119510, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  7.029765s wall, 15.718750s user + 4.234375s system = 19.953125s CPU (283.8%)

RUN-1004 : used memory is 522 MB, reserved memory is 496 MB, peak memory is 890 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 590 to 409
PHY-1001 : Pin misalignment score is improved from 409 to 401
PHY-1001 : Pin misalignment score is improved from 401 to 400
PHY-1001 : Pin misalignment score is improved from 400 to 400
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 817 instances
RUN-1001 : 349 mslices, 353 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1808 nets
RUN-1001 : 1299 nets have 2 pins
RUN-1001 : 284 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 397056, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 397176, over cnt = 21(0%), over = 23, worst = 2
PHY-1002 : len = 397056, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 397072, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 394320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.083077s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (112.8%)

PHY-1001 : End global routing;  0.187909s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (108.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.401675s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 579152, over cnt = 51(0%), over = 51, worst = 1
PHY-1001 : End Routed; 6.287057s wall, 7.234375s user + 0.187500s system = 7.421875s CPU (118.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 577976, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.079788s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 577704, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.021595s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 577624, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 577624
PHY-1001 : End DR Iter 3; 0.017330s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (180.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.674784s wall, 9.343750s user + 0.500000s system = 9.843750s CPU (113.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.096125s wall, 9.765625s user + 0.546875s system = 10.312500s CPU (113.4%)

RUN-1004 : used memory is 548 MB, reserved memory is 520 MB, peak memory is 920 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1288   out of  19600    6.57%
#reg                  251   out of  19600    1.28%
#le                  1378
  #lut only          1127   out of   1378   81.79%
  #reg only            90   out of   1378    6.53%
  #lut&reg            161   out of   1378   11.68%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 817
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1808, pip num: 26936
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1638 valid insts, and 67089 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.783584s wall, 23.656250s user + 0.093750s system = 23.750000s CPU (627.7%)

RUN-1004 : used memory is 555 MB, reserved memory is 527 MB, peak memory is 920 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.389830s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (100.1%)

RUN-1004 : used memory is 631 MB, reserved memory is 605 MB, peak memory is 920 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.306816s wall, 0.250000s user + 0.593750s system = 0.843750s CPU (7.5%)

RUN-1004 : used memory is 660 MB, reserved memory is 635 MB, peak memory is 920 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.866670s wall, 1.765625s user + 0.656250s system = 2.421875s CPU (17.5%)

RUN-1004 : used memory is 598 MB, reserved memory is 574 MB, peak memory is 920 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",FBCLK_DIV=2,CLKC0_DIV=12,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(194)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4148/127 useful/useless nets, 3957/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 954 distributor mux.
SYN-1016 : Merged 3347 instances.
SYN-1015 : Optimize round 1, 4603 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4525/230 useful/useless nets, 4337/2155 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2236 better
SYN-1014 : Optimize round 3
SYN-1032 : 4524/0 useful/useless nets, 4336/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.048200s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (96.9%)

RUN-1004 : used memory is 576 MB, reserved memory is 553 MB, peak memory is 920 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3536
  #and               1934
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             236
#MACRO_MULT             1
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3320   |215    |266    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5159/8 useful/useless nets, 4715/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4943/0 useful/useless nets, 4499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7270/0 useful/useless nets, 6835/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5317/0 useful/useless nets, 4882/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 27 macro adder
SYN-1032 : 7674/12 useful/useless nets, 7239/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1511 (3.27), #lev = 30 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6525 instances into 1030 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2160/0 useful/useless nets, 1725/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2157/0 useful/useless nets, 1722/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 13 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1025 LUT to BLE ...
SYN-4008 : Packed 1025 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 110 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (110 nodes)...
SYN-4004 : #1: Packed 39 SEQ (1118 nodes)...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 886 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1096/1359 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1327   out of  19600    6.77%
#reg                  218   out of  19600    1.11%
#le                  1398
  #lut only          1180   out of   1398   84.41%
  #reg only            71   out of   1398    5.08%
  #lut&reg            147   out of   1398   10.52%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1398  |1327  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.669507s wall, 5.656250s user + 0.093750s system = 5.750000s CPU (101.4%)

RUN-1004 : used memory is 582 MB, reserved memory is 557 MB, peak memory is 920 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (85 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 818 instances
RUN-1001 : 352 mslices, 351 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1841 nets
RUN-1001 : 1365 nets have 2 pins
RUN-1001 : 279 nets have [3 - 5] pins
RUN-1001 : 94 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 816 instances, 703 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8451, tnet num: 1839, tinst num: 816, tnode num: 9195, tedge num: 14152.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 516 clock pins, and constraint 742 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.144619s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 565293
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(937): len = 414444, overlap = 139.5
PHY-3002 : Step(938): len = 338539, overlap = 139.5
PHY-3002 : Step(939): len = 316562, overlap = 137.25
PHY-3002 : Step(940): len = 304863, overlap = 139.5
PHY-3002 : Step(941): len = 294183, overlap = 139.5
PHY-3002 : Step(942): len = 264030, overlap = 139.5
PHY-3002 : Step(943): len = 245573, overlap = 139.5
PHY-3002 : Step(944): len = 239823, overlap = 137.25
PHY-3002 : Step(945): len = 234979, overlap = 139.5
PHY-3002 : Step(946): len = 226351, overlap = 139.5
PHY-3002 : Step(947): len = 217717, overlap = 137.25
PHY-3002 : Step(948): len = 212894, overlap = 135
PHY-3002 : Step(949): len = 206177, overlap = 137.5
PHY-3002 : Step(950): len = 196934, overlap = 137
PHY-3002 : Step(951): len = 192560, overlap = 140.75
PHY-3002 : Step(952): len = 186724, overlap = 139.25
PHY-3002 : Step(953): len = 179433, overlap = 144.25
PHY-3002 : Step(954): len = 174995, overlap = 142.75
PHY-3002 : Step(955): len = 169751, overlap = 147
PHY-3002 : Step(956): len = 164533, overlap = 146.5
PHY-3002 : Step(957): len = 160053, overlap = 149.75
PHY-3002 : Step(958): len = 155131, overlap = 149.25
PHY-3002 : Step(959): len = 148384, overlap = 153.75
PHY-3002 : Step(960): len = 143832, overlap = 153
PHY-3002 : Step(961): len = 140447, overlap = 156.25
PHY-3002 : Step(962): len = 134062, overlap = 154.5
PHY-3002 : Step(963): len = 127934, overlap = 157
PHY-3002 : Step(964): len = 124880, overlap = 155
PHY-3002 : Step(965): len = 120856, overlap = 157.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.7726e-06
PHY-3002 : Step(966): len = 126087, overlap = 144
PHY-3002 : Step(967): len = 125957, overlap = 148.5
PHY-3002 : Step(968): len = 120700, overlap = 144.25
PHY-3002 : Step(969): len = 116595, overlap = 143.25
PHY-3002 : Step(970): len = 112852, overlap = 146.25
PHY-3002 : Step(971): len = 110425, overlap = 142.25
PHY-3002 : Step(972): len = 105977, overlap = 150.5
PHY-3002 : Step(973): len = 102760, overlap = 150.75
PHY-3002 : Step(974): len = 99758.1, overlap = 154
PHY-3002 : Step(975): len = 96223.1, overlap = 153.25
PHY-3002 : Step(976): len = 92435.7, overlap = 159.25
PHY-3002 : Step(977): len = 89160.1, overlap = 153.5
PHY-3002 : Step(978): len = 86168.8, overlap = 158.25
PHY-3002 : Step(979): len = 82911.5, overlap = 156.25
PHY-3002 : Step(980): len = 79766.8, overlap = 159.75
PHY-3002 : Step(981): len = 76339.3, overlap = 159.5
PHY-3002 : Step(982): len = 73636.1, overlap = 163
PHY-3002 : Step(983): len = 70730.6, overlap = 162.5
PHY-3002 : Step(984): len = 67609.4, overlap = 166
PHY-3002 : Step(985): len = 65378.9, overlap = 165
PHY-3002 : Step(986): len = 62986.1, overlap = 167.75
PHY-3002 : Step(987): len = 59305.1, overlap = 167.75
PHY-3002 : Step(988): len = 56974.8, overlap = 171
PHY-3002 : Step(989): len = 55864, overlap = 169.25
PHY-3002 : Step(990): len = 52037.6, overlap = 172.5
PHY-3002 : Step(991): len = 49765.6, overlap = 170.5
PHY-3002 : Step(992): len = 49426.2, overlap = 172.75
PHY-3002 : Step(993): len = 48682.1, overlap = 172.25
PHY-3002 : Step(994): len = 48358.2, overlap = 170.5
PHY-3002 : Step(995): len = 47147.8, overlap = 173
PHY-3002 : Step(996): len = 46031.7, overlap = 176.25
PHY-3002 : Step(997): len = 45448.9, overlap = 179
PHY-3002 : Step(998): len = 44822.8, overlap = 178.25
PHY-3002 : Step(999): len = 44603.7, overlap = 178.25
PHY-3002 : Step(1000): len = 44603.7, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.5452e-06
PHY-3002 : Step(1001): len = 48924.2, overlap = 176
PHY-3002 : Step(1002): len = 49142.6, overlap = 178.25
PHY-3002 : Step(1003): len = 49700.9, overlap = 169
PHY-3002 : Step(1004): len = 50156.2, overlap = 164.75
PHY-3002 : Step(1005): len = 49975.9, overlap = 160
PHY-3002 : Step(1006): len = 49864.3, overlap = 159.75
PHY-3002 : Step(1007): len = 49248.2, overlap = 155
PHY-3002 : Step(1008): len = 49328.5, overlap = 157.25
PHY-3002 : Step(1009): len = 49681.6, overlap = 159.5
PHY-3002 : Step(1010): len = 49481.4, overlap = 159.25
PHY-3002 : Step(1011): len = 49271.8, overlap = 159.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.50904e-05
PHY-3002 : Step(1012): len = 54911.1, overlap = 157.75
PHY-3002 : Step(1013): len = 56191.6, overlap = 157.5
PHY-3002 : Step(1014): len = 56939.9, overlap = 157.25
PHY-3002 : Step(1015): len = 57844.8, overlap = 154.25
PHY-3002 : Step(1016): len = 58665.2, overlap = 149.5
PHY-3002 : Step(1017): len = 59042.9, overlap = 147.5
PHY-3002 : Step(1018): len = 59032.2, overlap = 149.25
PHY-3002 : Step(1019): len = 58591.6, overlap = 149.25
PHY-3002 : Step(1020): len = 58350.6, overlap = 149.25
PHY-3002 : Step(1021): len = 58201.7, overlap = 156.5
PHY-3002 : Step(1022): len = 58015.3, overlap = 154.5
PHY-3002 : Step(1023): len = 57538.4, overlap = 158.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.01808e-05
PHY-3002 : Step(1024): len = 61543.2, overlap = 158.75
PHY-3002 : Step(1025): len = 63159.5, overlap = 167.75
PHY-3002 : Step(1026): len = 65754.3, overlap = 169.75
PHY-3002 : Step(1027): len = 67558.8, overlap = 165.25
PHY-3002 : Step(1028): len = 68038, overlap = 162.75
PHY-3002 : Step(1029): len = 68143.3, overlap = 162.75
PHY-3002 : Step(1030): len = 68339.6, overlap = 163.25
PHY-3002 : Step(1031): len = 68268.3, overlap = 165.5
PHY-3002 : Step(1032): len = 67948.9, overlap = 170.25
PHY-3002 : Step(1033): len = 67759.1, overlap = 174.5
PHY-3002 : Step(1034): len = 67471.4, overlap = 162.75
PHY-3002 : Step(1035): len = 67264.4, overlap = 151.75
PHY-3002 : Step(1036): len = 66970.7, overlap = 154.75
PHY-3002 : Step(1037): len = 66531.2, overlap = 156.75
PHY-3002 : Step(1038): len = 66180.8, overlap = 153
PHY-3002 : Step(1039): len = 65835.9, overlap = 150.5
PHY-3002 : Step(1040): len = 65948.5, overlap = 148
PHY-3002 : Step(1041): len = 66176.2, overlap = 141
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.03616e-05
PHY-3002 : Step(1042): len = 69299.3, overlap = 147.5
PHY-3002 : Step(1043): len = 70008, overlap = 147.25
PHY-3002 : Step(1044): len = 70533, overlap = 140
PHY-3002 : Step(1045): len = 71946.8, overlap = 134.75
PHY-3002 : Step(1046): len = 72201.9, overlap = 139.25
PHY-3002 : Step(1047): len = 72155.4, overlap = 139.25
PHY-3002 : Step(1048): len = 71905.2, overlap = 142
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000116866
PHY-3002 : Step(1049): len = 73870.8, overlap = 143.5
PHY-3002 : Step(1050): len = 74714.8, overlap = 142.25
PHY-3002 : Step(1051): len = 75427.2, overlap = 145.25
PHY-3002 : Step(1052): len = 76423.1, overlap = 145.25
PHY-3002 : Step(1053): len = 77077.7, overlap = 145.25
PHY-3002 : Step(1054): len = 77625.4, overlap = 145
PHY-3002 : Step(1055): len = 77541.1, overlap = 145.25
PHY-3002 : Step(1056): len = 77519.6, overlap = 136
PHY-3002 : Step(1057): len = 77866.7, overlap = 133
PHY-3002 : Step(1058): len = 78256.1, overlap = 128
PHY-3002 : Step(1059): len = 78414.8, overlap = 125.5
PHY-3002 : Step(1060): len = 78576.3, overlap = 125
PHY-3002 : Step(1061): len = 78928.9, overlap = 117.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00022693
PHY-3002 : Step(1062): len = 79679.6, overlap = 121.5
PHY-3002 : Step(1063): len = 80540.9, overlap = 116.25
PHY-3002 : Step(1064): len = 81403.2, overlap = 107
PHY-3002 : Step(1065): len = 82246.7, overlap = 104
PHY-3002 : Step(1066): len = 82641, overlap = 106.25
PHY-3002 : Step(1067): len = 83006.6, overlap = 106
PHY-3002 : Step(1068): len = 83605.9, overlap = 102.75
PHY-3002 : Step(1069): len = 84067.3, overlap = 100.25
PHY-3002 : Step(1070): len = 84302.5, overlap = 107
PHY-3002 : Step(1071): len = 84528.9, overlap = 104.5
PHY-3002 : Step(1072): len = 84903.3, overlap = 104.5
PHY-3002 : Step(1073): len = 84909.9, overlap = 104.5
PHY-3002 : Step(1074): len = 84972.8, overlap = 108.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000378378
PHY-3002 : Step(1075): len = 85261.9, overlap = 108.25
PHY-3002 : Step(1076): len = 85698.5, overlap = 108.25
PHY-3002 : Step(1077): len = 86081.1, overlap = 106
PHY-3002 : Step(1078): len = 86663.1, overlap = 105.75
PHY-3002 : Step(1079): len = 86937.9, overlap = 105.75
PHY-3002 : Step(1080): len = 87100.9, overlap = 101.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000554354
PHY-3002 : Step(1081): len = 87293.4, overlap = 101.25
PHY-3002 : Step(1082): len = 87935.3, overlap = 105.25
PHY-3002 : Step(1083): len = 88424.6, overlap = 102.5
PHY-3002 : Step(1084): len = 88551.2, overlap = 104.25
PHY-3002 : Step(1085): len = 88705.5, overlap = 101.75
PHY-3002 : Step(1086): len = 89026.1, overlap = 99.5
PHY-3002 : Step(1087): len = 89411.8, overlap = 99.25
PHY-3002 : Step(1088): len = 89641.1, overlap = 99.25
PHY-3002 : Step(1089): len = 89865.4, overlap = 99.25
PHY-3002 : Step(1090): len = 90110.2, overlap = 99.25
PHY-3002 : Step(1091): len = 90381.4, overlap = 99
PHY-3002 : Step(1092): len = 90571.9, overlap = 101.25
PHY-3002 : Step(1093): len = 90771.1, overlap = 103.25
PHY-3002 : Step(1094): len = 90942.9, overlap = 102.75
PHY-3002 : Step(1095): len = 91091.1, overlap = 100
PHY-3002 : Step(1096): len = 91259.8, overlap = 99.5
PHY-3002 : Step(1097): len = 91398.5, overlap = 99
PHY-3002 : Step(1098): len = 91565, overlap = 98.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000765127
PHY-3002 : Step(1099): len = 91656, overlap = 100.25
PHY-3002 : Step(1100): len = 92232.3, overlap = 100.25
PHY-3002 : Step(1101): len = 92783.7, overlap = 100
PHY-3002 : Step(1102): len = 92815.1, overlap = 99.25
PHY-3002 : Step(1103): len = 92849.6, overlap = 98.5
PHY-3002 : Step(1104): len = 92998, overlap = 98.25
PHY-3002 : Step(1105): len = 93211.9, overlap = 100.5
PHY-3002 : Step(1106): len = 93423.4, overlap = 100.5
PHY-3002 : Step(1107): len = 93564, overlap = 100.5
PHY-3002 : Step(1108): len = 93692.5, overlap = 100.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00113591
PHY-3002 : Step(1109): len = 93824.3, overlap = 100.5
PHY-3002 : Step(1110): len = 94153.9, overlap = 102.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00130329
PHY-3002 : Step(1111): len = 94209.4, overlap = 102.75
PHY-3002 : Step(1112): len = 95103.8, overlap = 97.75
PHY-3002 : Step(1113): len = 95631.3, overlap = 97.5
PHY-3002 : Step(1114): len = 95662.1, overlap = 97.5
PHY-3002 : Step(1115): len = 95646.5, overlap = 97.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011928s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (262.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.76758e-06
PHY-3002 : Step(1116): len = 115659, overlap = 40
PHY-3002 : Step(1117): len = 112535, overlap = 40.25
PHY-3002 : Step(1118): len = 110551, overlap = 41.75
PHY-3002 : Step(1119): len = 108753, overlap = 42.5
PHY-3002 : Step(1120): len = 104625, overlap = 47.75
PHY-3002 : Step(1121): len = 101682, overlap = 51.5
PHY-3002 : Step(1122): len = 100785, overlap = 52.75
PHY-3002 : Step(1123): len = 100034, overlap = 54.5
PHY-3002 : Step(1124): len = 98240.9, overlap = 55.75
PHY-3002 : Step(1125): len = 97504.8, overlap = 56
PHY-3002 : Step(1126): len = 96372, overlap = 56
PHY-3002 : Step(1127): len = 95423.2, overlap = 55.75
PHY-3002 : Step(1128): len = 94810.7, overlap = 56
PHY-3002 : Step(1129): len = 93948.5, overlap = 56.5
PHY-3002 : Step(1130): len = 93388.3, overlap = 56.25
PHY-3002 : Step(1131): len = 93084.7, overlap = 55.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55352e-05
PHY-3002 : Step(1132): len = 92659.1, overlap = 55.75
PHY-3002 : Step(1133): len = 92670, overlap = 55.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.10703e-05
PHY-3002 : Step(1134): len = 92671.2, overlap = 55.75
PHY-3002 : Step(1135): len = 92862.5, overlap = 55.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.21407e-05
PHY-3002 : Step(1136): len = 93334.8, overlap = 54.75
PHY-3002 : Step(1137): len = 95026, overlap = 53
PHY-3002 : Step(1138): len = 97048, overlap = 51.5
PHY-3002 : Step(1139): len = 96995, overlap = 50.75
PHY-3002 : Step(1140): len = 97001, overlap = 49.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000124281
PHY-3002 : Step(1141): len = 98297.7, overlap = 46
PHY-3002 : Step(1142): len = 101311, overlap = 38.75
PHY-3002 : Step(1143): len = 103557, overlap = 31
PHY-3002 : Step(1144): len = 103652, overlap = 30
PHY-3002 : Step(1145): len = 103727, overlap = 27.75
PHY-3002 : Step(1146): len = 104064, overlap = 24.75
PHY-3002 : Step(1147): len = 103846, overlap = 25.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000248563
PHY-3002 : Step(1148): len = 104661, overlap = 26
PHY-3002 : Step(1149): len = 105202, overlap = 26.5
PHY-3002 : Step(1150): len = 105544, overlap = 26.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000497125
PHY-3002 : Step(1151): len = 105781, overlap = 26.5
PHY-3002 : Step(1152): len = 106166, overlap = 26
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.93347e-05
PHY-3002 : Step(1153): len = 105788, overlap = 43.25
PHY-3002 : Step(1154): len = 105458, overlap = 42.25
PHY-3002 : Step(1155): len = 105185, overlap = 42
PHY-3002 : Step(1156): len = 105128, overlap = 40.5
PHY-3002 : Step(1157): len = 104952, overlap = 40
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.86693e-05
PHY-3002 : Step(1158): len = 106631, overlap = 35
PHY-3002 : Step(1159): len = 106861, overlap = 33.75
PHY-3002 : Step(1160): len = 107552, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000197339
PHY-3002 : Step(1161): len = 108761, overlap = 29.75
PHY-3002 : Step(1162): len = 109558, overlap = 28.25
PHY-3002 : Step(1163): len = 109844, overlap = 26.75
PHY-3002 : Step(1164): len = 109569, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.201202s wall, 0.359375s user + 0.234375s system = 0.593750s CPU (295.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000652129
PHY-3002 : Step(1165): len = 115673, overlap = 9.5
PHY-3002 : Step(1166): len = 114965, overlap = 11
PHY-3002 : Step(1167): len = 114051, overlap = 12
PHY-3002 : Step(1168): len = 113361, overlap = 16.5
PHY-3002 : Step(1169): len = 113025, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00130426
PHY-3002 : Step(1170): len = 113343, overlap = 17.5
PHY-3002 : Step(1171): len = 113441, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00260852
PHY-3002 : Step(1172): len = 113597, overlap = 17.25
PHY-3002 : Step(1173): len = 113750, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008517s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (183.5%)

PHY-3001 : Legalized: Len = 115775, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 115821, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 412008, over cnt = 25(0%), over = 30, worst = 2
PHY-1002 : len = 412096, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 412112, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 412032, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 407656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.091235s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 756 has valid locations, 46 needs to be replaced
PHY-3001 : design contains 853 instances, 740 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8696, tnet num: 1876, tinst num: 853, tnode num: 9589, tedge num: 14544.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1876 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 590 clock pins, and constraint 891 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167511s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (130.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 125501
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1174): len = 125178, overlap = 0
PHY-3002 : Step(1175): len = 125220, overlap = 0
PHY-3002 : Step(1176): len = 124951, overlap = 0
PHY-3002 : Step(1177): len = 124921, overlap = 0
PHY-3002 : Step(1178): len = 124755, overlap = 0
PHY-3002 : Step(1179): len = 124623, overlap = 0
PHY-3002 : Step(1180): len = 124618, overlap = 0
PHY-3002 : Step(1181): len = 124618, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003676s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00105829
PHY-3002 : Step(1182): len = 124570, overlap = 0.25
PHY-3002 : Step(1183): len = 124567, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16414e-05
PHY-3002 : Step(1184): len = 124546, overlap = 5.25
PHY-3002 : Step(1185): len = 124546, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000123283
PHY-3002 : Step(1186): len = 124576, overlap = 5.5
PHY-3002 : Step(1187): len = 124576, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000243353
PHY-3002 : Step(1188): len = 124584, overlap = 4.75
PHY-3002 : Step(1189): len = 124584, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021351s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000751301
PHY-3002 : Step(1190): len = 124672, overlap = 2.75
PHY-3002 : Step(1191): len = 124698, overlap = 2.25
PHY-3002 : Step(1192): len = 124725, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 124780, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 124812, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  7.562650s wall, 15.250000s user + 4.875000s system = 20.125000s CPU (266.1%)

RUN-1004 : used memory is 583 MB, reserved memory is 557 MB, peak memory is 920 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 647 to 470
PHY-1001 : Pin misalignment score is improved from 470 to 466
PHY-1001 : Pin misalignment score is improved from 466 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 464
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 855 instances
RUN-1001 : 367 mslices, 373 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1878 nets
RUN-1001 : 1347 nets have 2 pins
RUN-1001 : 285 nets have [3 - 5] pins
RUN-1001 : 104 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 397360, over cnt = 31(0%), over = 39, worst = 2
PHY-1002 : len = 397448, over cnt = 22(0%), over = 25, worst = 2
PHY-1002 : len = 396984, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 396832, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 385264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.094631s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (115.6%)

PHY-1001 : End global routing;  0.232210s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (107.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.410170s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 581048, over cnt = 51(0%), over = 51, worst = 1
PHY-1001 : End Routed; 6.957714s wall, 8.140625s user + 0.125000s system = 8.265625s CPU (118.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 578888, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.186956s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (142.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 578152, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.050481s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (154.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 578152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 578152
PHY-1001 : End DR Iter 3; 0.019998s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.494944s wall, 10.468750s user + 0.468750s system = 10.937500s CPU (115.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.977403s wall, 10.937500s user + 0.500000s system = 11.437500s CPU (114.6%)

RUN-1004 : used memory is 573 MB, reserved memory is 549 MB, peak memory is 948 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1365   out of  19600    6.96%
#reg                  255   out of  19600    1.30%
#le                  1454
  #lut only          1199   out of   1454   82.46%
  #reg only            89   out of   1454    6.12%
  #lut&reg            166   out of   1454   11.42%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 855
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1878, pip num: 27383
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1653 valid insts, and 68847 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.822659s wall, 24.046875s user + 0.046875s system = 24.093750s CPU (630.3%)

RUN-1004 : used memory is 582 MB, reserved memory is 559 MB, peak memory is 948 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.392417s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (99.9%)

RUN-1004 : used memory is 650 MB, reserved memory is 622 MB, peak memory is 948 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.269813s wall, 0.312500s user + 0.609375s system = 0.921875s CPU (8.2%)

RUN-1004 : used memory is 673 MB, reserved memory is 646 MB, peak memory is 948 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.831315s wall, 1.750000s user + 0.671875s system = 2.421875s CPU (17.5%)

RUN-1004 : used memory is 619 MB, reserved memory is 591 MB, peak memory is 948 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=40,CLKC2_DIV=120,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=39,CLKC2_CPHASE=119,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(194)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4148/127 useful/useless nets, 3957/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 954 distributor mux.
SYN-1016 : Merged 3347 instances.
SYN-1015 : Optimize round 1, 4603 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4525/230 useful/useless nets, 4337/2155 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2236 better
SYN-1014 : Optimize round 3
SYN-1032 : 4524/0 useful/useless nets, 4336/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.043964s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (98.8%)

RUN-1004 : used memory is 599 MB, reserved memory is 572 MB, peak memory is 948 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3536
  #and               1934
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             236
#MACRO_MULT             1
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3320   |215    |266    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5159/8 useful/useless nets, 4715/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4943/0 useful/useless nets, 4499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7270/0 useful/useless nets, 6835/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5317/0 useful/useless nets, 4882/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 27 macro adder
SYN-1032 : 7674/12 useful/useless nets, 7239/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1511 (3.27), #lev = 30 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6525 instances into 1030 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2160/0 useful/useless nets, 1725/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2157/0 useful/useless nets, 1722/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 13 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1025 LUT to BLE ...
SYN-4008 : Packed 1025 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 110 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (110 nodes)...
SYN-4004 : #1: Packed 39 SEQ (1118 nodes)...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 886 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1096/1359 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1327   out of  19600    6.77%
#reg                  218   out of  19600    1.11%
#le                  1398
  #lut only          1180   out of   1398   84.41%
  #reg only            71   out of   1398    5.08%
  #lut&reg            147   out of   1398   10.52%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1398  |1327  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.611247s wall, 5.562500s user + 0.046875s system = 5.609375s CPU (100.0%)

RUN-1004 : used memory is 603 MB, reserved memory is 574 MB, peak memory is 948 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (85 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 818 instances
RUN-1001 : 352 mslices, 351 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1841 nets
RUN-1001 : 1365 nets have 2 pins
RUN-1001 : 279 nets have [3 - 5] pins
RUN-1001 : 94 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 816 instances, 703 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8451, tnet num: 1839, tinst num: 816, tnode num: 9195, tedge num: 14152.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 516 clock pins, and constraint 742 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.140256s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 565293
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1193): len = 414444, overlap = 139.5
PHY-3002 : Step(1194): len = 338539, overlap = 139.5
PHY-3002 : Step(1195): len = 316562, overlap = 137.25
PHY-3002 : Step(1196): len = 304863, overlap = 139.5
PHY-3002 : Step(1197): len = 294183, overlap = 139.5
PHY-3002 : Step(1198): len = 264030, overlap = 139.5
PHY-3002 : Step(1199): len = 245573, overlap = 139.5
PHY-3002 : Step(1200): len = 239823, overlap = 137.25
PHY-3002 : Step(1201): len = 234979, overlap = 139.5
PHY-3002 : Step(1202): len = 226351, overlap = 139.5
PHY-3002 : Step(1203): len = 217717, overlap = 137.25
PHY-3002 : Step(1204): len = 212894, overlap = 135
PHY-3002 : Step(1205): len = 206177, overlap = 137.5
PHY-3002 : Step(1206): len = 196934, overlap = 137
PHY-3002 : Step(1207): len = 192560, overlap = 140.75
PHY-3002 : Step(1208): len = 186724, overlap = 139.25
PHY-3002 : Step(1209): len = 179433, overlap = 144.25
PHY-3002 : Step(1210): len = 174995, overlap = 142.75
PHY-3002 : Step(1211): len = 169751, overlap = 147
PHY-3002 : Step(1212): len = 164533, overlap = 146.5
PHY-3002 : Step(1213): len = 160053, overlap = 149.75
PHY-3002 : Step(1214): len = 155131, overlap = 149.25
PHY-3002 : Step(1215): len = 148384, overlap = 153.75
PHY-3002 : Step(1216): len = 143832, overlap = 153
PHY-3002 : Step(1217): len = 140447, overlap = 156.25
PHY-3002 : Step(1218): len = 134062, overlap = 154.5
PHY-3002 : Step(1219): len = 127934, overlap = 157
PHY-3002 : Step(1220): len = 124880, overlap = 155
PHY-3002 : Step(1221): len = 120856, overlap = 157.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.7726e-06
PHY-3002 : Step(1222): len = 126087, overlap = 144
PHY-3002 : Step(1223): len = 125957, overlap = 148.5
PHY-3002 : Step(1224): len = 120700, overlap = 144.25
PHY-3002 : Step(1225): len = 116595, overlap = 143.25
PHY-3002 : Step(1226): len = 112852, overlap = 146.25
PHY-3002 : Step(1227): len = 110425, overlap = 142.25
PHY-3002 : Step(1228): len = 105977, overlap = 150.5
PHY-3002 : Step(1229): len = 102760, overlap = 150.75
PHY-3002 : Step(1230): len = 99758.1, overlap = 154
PHY-3002 : Step(1231): len = 96223.1, overlap = 153.25
PHY-3002 : Step(1232): len = 92435.7, overlap = 159.25
PHY-3002 : Step(1233): len = 89160.1, overlap = 153.5
PHY-3002 : Step(1234): len = 86168.8, overlap = 158.25
PHY-3002 : Step(1235): len = 82911.5, overlap = 156.25
PHY-3002 : Step(1236): len = 79766.8, overlap = 159.75
PHY-3002 : Step(1237): len = 76339.3, overlap = 159.5
PHY-3002 : Step(1238): len = 73636.1, overlap = 163
PHY-3002 : Step(1239): len = 70730.6, overlap = 162.5
PHY-3002 : Step(1240): len = 67609.4, overlap = 166
PHY-3002 : Step(1241): len = 65378.9, overlap = 165
PHY-3002 : Step(1242): len = 62986.1, overlap = 167.75
PHY-3002 : Step(1243): len = 59305.1, overlap = 167.75
PHY-3002 : Step(1244): len = 56974.8, overlap = 171
PHY-3002 : Step(1245): len = 55864, overlap = 169.25
PHY-3002 : Step(1246): len = 52037.6, overlap = 172.5
PHY-3002 : Step(1247): len = 49765.6, overlap = 170.5
PHY-3002 : Step(1248): len = 49426.2, overlap = 172.75
PHY-3002 : Step(1249): len = 48682.1, overlap = 172.25
PHY-3002 : Step(1250): len = 48358.2, overlap = 170.5
PHY-3002 : Step(1251): len = 47147.8, overlap = 173
PHY-3002 : Step(1252): len = 46031.7, overlap = 176.25
PHY-3002 : Step(1253): len = 45448.9, overlap = 179
PHY-3002 : Step(1254): len = 44822.8, overlap = 178.25
PHY-3002 : Step(1255): len = 44603.7, overlap = 178.25
PHY-3002 : Step(1256): len = 44603.7, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.5452e-06
PHY-3002 : Step(1257): len = 48924.2, overlap = 176
PHY-3002 : Step(1258): len = 49142.6, overlap = 178.25
PHY-3002 : Step(1259): len = 49700.9, overlap = 169
PHY-3002 : Step(1260): len = 50156.2, overlap = 164.75
PHY-3002 : Step(1261): len = 49975.9, overlap = 160
PHY-3002 : Step(1262): len = 49864.3, overlap = 159.75
PHY-3002 : Step(1263): len = 49248.2, overlap = 155
PHY-3002 : Step(1264): len = 49328.5, overlap = 157.25
PHY-3002 : Step(1265): len = 49681.6, overlap = 159.5
PHY-3002 : Step(1266): len = 49481.4, overlap = 159.25
PHY-3002 : Step(1267): len = 49271.8, overlap = 159.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.50904e-05
PHY-3002 : Step(1268): len = 54911.1, overlap = 157.75
PHY-3002 : Step(1269): len = 56191.6, overlap = 157.5
PHY-3002 : Step(1270): len = 56939.9, overlap = 157.25
PHY-3002 : Step(1271): len = 57844.8, overlap = 154.25
PHY-3002 : Step(1272): len = 58665.2, overlap = 149.5
PHY-3002 : Step(1273): len = 59042.9, overlap = 147.5
PHY-3002 : Step(1274): len = 59032.2, overlap = 149.25
PHY-3002 : Step(1275): len = 58591.6, overlap = 149.25
PHY-3002 : Step(1276): len = 58350.6, overlap = 149.25
PHY-3002 : Step(1277): len = 58201.7, overlap = 156.5
PHY-3002 : Step(1278): len = 58015.3, overlap = 154.5
PHY-3002 : Step(1279): len = 57538.4, overlap = 158.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.01808e-05
PHY-3002 : Step(1280): len = 61543.2, overlap = 158.75
PHY-3002 : Step(1281): len = 63159.5, overlap = 167.75
PHY-3002 : Step(1282): len = 65754.3, overlap = 169.75
PHY-3002 : Step(1283): len = 67558.8, overlap = 165.25
PHY-3002 : Step(1284): len = 68038, overlap = 162.75
PHY-3002 : Step(1285): len = 68143.3, overlap = 162.75
PHY-3002 : Step(1286): len = 68339.6, overlap = 163.25
PHY-3002 : Step(1287): len = 68268.3, overlap = 165.5
PHY-3002 : Step(1288): len = 67948.9, overlap = 170.25
PHY-3002 : Step(1289): len = 67759.1, overlap = 174.5
PHY-3002 : Step(1290): len = 67471.4, overlap = 162.75
PHY-3002 : Step(1291): len = 67264.4, overlap = 151.75
PHY-3002 : Step(1292): len = 66970.7, overlap = 154.75
PHY-3002 : Step(1293): len = 66531.2, overlap = 156.75
PHY-3002 : Step(1294): len = 66180.8, overlap = 153
PHY-3002 : Step(1295): len = 65835.9, overlap = 150.5
PHY-3002 : Step(1296): len = 65948.5, overlap = 148
PHY-3002 : Step(1297): len = 66176.2, overlap = 141
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.03616e-05
PHY-3002 : Step(1298): len = 69299.3, overlap = 147.5
PHY-3002 : Step(1299): len = 70008, overlap = 147.25
PHY-3002 : Step(1300): len = 70533, overlap = 140
PHY-3002 : Step(1301): len = 71946.8, overlap = 134.75
PHY-3002 : Step(1302): len = 72201.9, overlap = 139.25
PHY-3002 : Step(1303): len = 72155.4, overlap = 139.25
PHY-3002 : Step(1304): len = 71905.2, overlap = 142
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000116866
PHY-3002 : Step(1305): len = 73870.8, overlap = 143.5
PHY-3002 : Step(1306): len = 74714.8, overlap = 142.25
PHY-3002 : Step(1307): len = 75427.2, overlap = 145.25
PHY-3002 : Step(1308): len = 76423.1, overlap = 145.25
PHY-3002 : Step(1309): len = 77077.7, overlap = 145.25
PHY-3002 : Step(1310): len = 77625.4, overlap = 145
PHY-3002 : Step(1311): len = 77541.1, overlap = 145.25
PHY-3002 : Step(1312): len = 77519.6, overlap = 136
PHY-3002 : Step(1313): len = 77866.7, overlap = 133
PHY-3002 : Step(1314): len = 78256.1, overlap = 128
PHY-3002 : Step(1315): len = 78414.8, overlap = 125.5
PHY-3002 : Step(1316): len = 78576.3, overlap = 125
PHY-3002 : Step(1317): len = 78928.9, overlap = 117.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00022693
PHY-3002 : Step(1318): len = 79679.6, overlap = 121.5
PHY-3002 : Step(1319): len = 80540.9, overlap = 116.25
PHY-3002 : Step(1320): len = 81403.2, overlap = 107
PHY-3002 : Step(1321): len = 82246.7, overlap = 104
PHY-3002 : Step(1322): len = 82641, overlap = 106.25
PHY-3002 : Step(1323): len = 83006.6, overlap = 106
PHY-3002 : Step(1324): len = 83605.9, overlap = 102.75
PHY-3002 : Step(1325): len = 84067.3, overlap = 100.25
PHY-3002 : Step(1326): len = 84302.5, overlap = 107
PHY-3002 : Step(1327): len = 84528.9, overlap = 104.5
PHY-3002 : Step(1328): len = 84903.3, overlap = 104.5
PHY-3002 : Step(1329): len = 84909.9, overlap = 104.5
PHY-3002 : Step(1330): len = 84972.8, overlap = 108.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000378378
PHY-3002 : Step(1331): len = 85261.9, overlap = 108.25
PHY-3002 : Step(1332): len = 85698.5, overlap = 108.25
PHY-3002 : Step(1333): len = 86081.1, overlap = 106
PHY-3002 : Step(1334): len = 86663.1, overlap = 105.75
PHY-3002 : Step(1335): len = 86937.9, overlap = 105.75
PHY-3002 : Step(1336): len = 87100.9, overlap = 101.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000554354
PHY-3002 : Step(1337): len = 87293.4, overlap = 101.25
PHY-3002 : Step(1338): len = 87935.3, overlap = 105.25
PHY-3002 : Step(1339): len = 88424.6, overlap = 102.5
PHY-3002 : Step(1340): len = 88551.2, overlap = 104.25
PHY-3002 : Step(1341): len = 88705.5, overlap = 101.75
PHY-3002 : Step(1342): len = 89026.1, overlap = 99.5
PHY-3002 : Step(1343): len = 89411.8, overlap = 99.25
PHY-3002 : Step(1344): len = 89641.1, overlap = 99.25
PHY-3002 : Step(1345): len = 89865.4, overlap = 99.25
PHY-3002 : Step(1346): len = 90110.2, overlap = 99.25
PHY-3002 : Step(1347): len = 90381.4, overlap = 99
PHY-3002 : Step(1348): len = 90571.9, overlap = 101.25
PHY-3002 : Step(1349): len = 90771.1, overlap = 103.25
PHY-3002 : Step(1350): len = 90942.9, overlap = 102.75
PHY-3002 : Step(1351): len = 91091.1, overlap = 100
PHY-3002 : Step(1352): len = 91259.8, overlap = 99.5
PHY-3002 : Step(1353): len = 91398.5, overlap = 99
PHY-3002 : Step(1354): len = 91565, overlap = 98.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000765127
PHY-3002 : Step(1355): len = 91656, overlap = 100.25
PHY-3002 : Step(1356): len = 92232.3, overlap = 100.25
PHY-3002 : Step(1357): len = 92783.7, overlap = 100
PHY-3002 : Step(1358): len = 92815.1, overlap = 99.25
PHY-3002 : Step(1359): len = 92849.6, overlap = 98.5
PHY-3002 : Step(1360): len = 92998, overlap = 98.25
PHY-3002 : Step(1361): len = 93211.9, overlap = 100.5
PHY-3002 : Step(1362): len = 93423.4, overlap = 100.5
PHY-3002 : Step(1363): len = 93564, overlap = 100.5
PHY-3002 : Step(1364): len = 93692.5, overlap = 100.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00113591
PHY-3002 : Step(1365): len = 93824.3, overlap = 100.5
PHY-3002 : Step(1366): len = 94153.9, overlap = 102.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00130329
PHY-3002 : Step(1367): len = 94209.4, overlap = 102.75
PHY-3002 : Step(1368): len = 95103.8, overlap = 97.75
PHY-3002 : Step(1369): len = 95631.3, overlap = 97.5
PHY-3002 : Step(1370): len = 95662.1, overlap = 97.5
PHY-3002 : Step(1371): len = 95646.5, overlap = 97.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011099s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (422.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.76758e-06
PHY-3002 : Step(1372): len = 115659, overlap = 40
PHY-3002 : Step(1373): len = 112535, overlap = 40.25
PHY-3002 : Step(1374): len = 110551, overlap = 41.75
PHY-3002 : Step(1375): len = 108753, overlap = 42.5
PHY-3002 : Step(1376): len = 104625, overlap = 47.75
PHY-3002 : Step(1377): len = 101682, overlap = 51.5
PHY-3002 : Step(1378): len = 100785, overlap = 52.75
PHY-3002 : Step(1379): len = 100034, overlap = 54.5
PHY-3002 : Step(1380): len = 98240.9, overlap = 55.75
PHY-3002 : Step(1381): len = 97504.8, overlap = 56
PHY-3002 : Step(1382): len = 96372, overlap = 56
PHY-3002 : Step(1383): len = 95423.2, overlap = 55.75
PHY-3002 : Step(1384): len = 94810.7, overlap = 56
PHY-3002 : Step(1385): len = 93948.5, overlap = 56.5
PHY-3002 : Step(1386): len = 93388.3, overlap = 56.25
PHY-3002 : Step(1387): len = 93084.7, overlap = 55.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55352e-05
PHY-3002 : Step(1388): len = 92659.1, overlap = 55.75
PHY-3002 : Step(1389): len = 92670, overlap = 55.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.10703e-05
PHY-3002 : Step(1390): len = 92671.2, overlap = 55.75
PHY-3002 : Step(1391): len = 92862.5, overlap = 55.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.21407e-05
PHY-3002 : Step(1392): len = 93334.8, overlap = 54.75
PHY-3002 : Step(1393): len = 95026, overlap = 53
PHY-3002 : Step(1394): len = 97048, overlap = 51.5
PHY-3002 : Step(1395): len = 96995, overlap = 50.75
PHY-3002 : Step(1396): len = 97001, overlap = 49.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000124281
PHY-3002 : Step(1397): len = 98297.7, overlap = 46
PHY-3002 : Step(1398): len = 101311, overlap = 38.75
PHY-3002 : Step(1399): len = 103557, overlap = 31
PHY-3002 : Step(1400): len = 103652, overlap = 30
PHY-3002 : Step(1401): len = 103727, overlap = 27.75
PHY-3002 : Step(1402): len = 104064, overlap = 24.75
PHY-3002 : Step(1403): len = 103846, overlap = 25.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000248563
PHY-3002 : Step(1404): len = 104661, overlap = 26
PHY-3002 : Step(1405): len = 105202, overlap = 26.5
PHY-3002 : Step(1406): len = 105544, overlap = 26.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000497125
PHY-3002 : Step(1407): len = 105781, overlap = 26.5
PHY-3002 : Step(1408): len = 106166, overlap = 26
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.93347e-05
PHY-3002 : Step(1409): len = 105788, overlap = 43.25
PHY-3002 : Step(1410): len = 105458, overlap = 42.25
PHY-3002 : Step(1411): len = 105185, overlap = 42
PHY-3002 : Step(1412): len = 105128, overlap = 40.5
PHY-3002 : Step(1413): len = 104952, overlap = 40
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.86693e-05
PHY-3002 : Step(1414): len = 106631, overlap = 35
PHY-3002 : Step(1415): len = 106861, overlap = 33.75
PHY-3002 : Step(1416): len = 107552, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000197339
PHY-3002 : Step(1417): len = 108761, overlap = 29.75
PHY-3002 : Step(1418): len = 109558, overlap = 28.25
PHY-3002 : Step(1419): len = 109844, overlap = 26.75
PHY-3002 : Step(1420): len = 109569, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.202116s wall, 0.281250s user + 0.203125s system = 0.484375s CPU (239.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000652129
PHY-3002 : Step(1421): len = 115673, overlap = 9.5
PHY-3002 : Step(1422): len = 114965, overlap = 11
PHY-3002 : Step(1423): len = 114051, overlap = 12
PHY-3002 : Step(1424): len = 113361, overlap = 16.5
PHY-3002 : Step(1425): len = 113025, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00130426
PHY-3002 : Step(1426): len = 113343, overlap = 17.5
PHY-3002 : Step(1427): len = 113441, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00260852
PHY-3002 : Step(1428): len = 113597, overlap = 17.25
PHY-3002 : Step(1429): len = 113750, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008648s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 115775, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 115821, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 412008, over cnt = 25(0%), over = 30, worst = 2
PHY-1002 : len = 412096, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 412112, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 412032, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 407656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.092584s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (151.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 756 has valid locations, 46 needs to be replaced
PHY-3001 : design contains 853 instances, 740 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8696, tnet num: 1876, tinst num: 853, tnode num: 9589, tedge num: 14544.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1876 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 590 clock pins, and constraint 891 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160861s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 125501
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1430): len = 125178, overlap = 0
PHY-3002 : Step(1431): len = 125220, overlap = 0
PHY-3002 : Step(1432): len = 124951, overlap = 0
PHY-3002 : Step(1433): len = 124921, overlap = 0
PHY-3002 : Step(1434): len = 124755, overlap = 0
PHY-3002 : Step(1435): len = 124623, overlap = 0
PHY-3002 : Step(1436): len = 124618, overlap = 0
PHY-3002 : Step(1437): len = 124618, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003759s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00105829
PHY-3002 : Step(1438): len = 124570, overlap = 0.25
PHY-3002 : Step(1439): len = 124567, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16414e-05
PHY-3002 : Step(1440): len = 124546, overlap = 5.25
PHY-3002 : Step(1441): len = 124546, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000123283
PHY-3002 : Step(1442): len = 124576, overlap = 5.5
PHY-3002 : Step(1443): len = 124576, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000243353
PHY-3002 : Step(1444): len = 124584, overlap = 4.75
PHY-3002 : Step(1445): len = 124584, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022119s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (141.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000751301
PHY-3002 : Step(1446): len = 124672, overlap = 2.75
PHY-3002 : Step(1447): len = 124698, overlap = 2.25
PHY-3002 : Step(1448): len = 124725, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006161s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (253.6%)

PHY-3001 : Legalized: Len = 124780, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 124812, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  7.413293s wall, 16.421875s user + 4.703125s system = 21.125000s CPU (285.0%)

RUN-1004 : used memory is 603 MB, reserved memory is 574 MB, peak memory is 948 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 647 to 470
PHY-1001 : Pin misalignment score is improved from 470 to 466
PHY-1001 : Pin misalignment score is improved from 466 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 464
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 855 instances
RUN-1001 : 367 mslices, 373 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1878 nets
RUN-1001 : 1347 nets have 2 pins
RUN-1001 : 285 nets have [3 - 5] pins
RUN-1001 : 104 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 397360, over cnt = 31(0%), over = 39, worst = 2
PHY-1002 : len = 397448, over cnt = 22(0%), over = 25, worst = 2
PHY-1002 : len = 396984, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 396832, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 385264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.093746s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (216.7%)

PHY-1001 : End global routing;  0.233196s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (140.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.421943s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (103.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 581048, over cnt = 51(0%), over = 51, worst = 1
PHY-1001 : End Routed; 7.176337s wall, 8.500000s user + 0.328125s system = 8.828125s CPU (123.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 578888, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.206926s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (120.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 578152, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.052197s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 578152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 578152
PHY-1001 : End DR Iter 3; 0.022291s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.779264s wall, 10.921875s user + 0.593750s system = 11.515625s CPU (117.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.259603s wall, 11.453125s user + 0.656250s system = 12.109375s CPU (118.0%)

RUN-1004 : used memory is 583 MB, reserved memory is 560 MB, peak memory is 979 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1365   out of  19600    6.96%
#reg                  255   out of  19600    1.30%
#le                  1454
  #lut only          1199   out of   1454   82.46%
  #reg only            89   out of   1454    6.12%
  #lut&reg            166   out of   1454   11.42%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 855
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1878, pip num: 27383
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1653 valid insts, and 68849 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.843977s wall, 24.296875s user + 0.046875s system = 24.343750s CPU (633.3%)

RUN-1004 : used memory is 590 MB, reserved memory is 566 MB, peak memory is 979 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.383355s wall, 1.343750s user + 0.031250s system = 1.375000s CPU (99.4%)

RUN-1004 : used memory is 664 MB, reserved memory is 640 MB, peak memory is 979 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.327325s wall, 0.328125s user + 0.625000s system = 0.953125s CPU (8.4%)

RUN-1004 : used memory is 693 MB, reserved memory is 671 MB, peak memory is 979 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.893005s wall, 1.812500s user + 0.718750s system = 2.531250s CPU (18.2%)

RUN-1004 : used memory is 635 MB, reserved memory is 612 MB, peak memory is 979 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",CLKC0_DIV=21,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=20,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(194)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4148/127 useful/useless nets, 3957/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 954 distributor mux.
SYN-1016 : Merged 3347 instances.
SYN-1015 : Optimize round 1, 4603 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4525/230 useful/useless nets, 4337/2155 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2236 better
SYN-1014 : Optimize round 3
SYN-1032 : 4524/0 useful/useless nets, 4336/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.062363s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (103.0%)

RUN-1004 : used memory is 618 MB, reserved memory is 591 MB, peak memory is 979 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3536
  #and               1934
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             236
#MACRO_MULT             1
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3320   |215    |266    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5159/8 useful/useless nets, 4715/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4943/0 useful/useless nets, 4499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7268/0 useful/useless nets, 6833/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5315/0 useful/useless nets, 4880/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 27 macro adder
SYN-1032 : 7672/12 useful/useless nets, 7237/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1511 (3.27), #lev = 30 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6523 instances into 1031 LUTs, name keeping = 26%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2161/0 useful/useless nets, 1726/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2158/0 useful/useless nets, 1723/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 13 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1026 LUT to BLE ...
SYN-4008 : Packed 1026 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 110 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (110 nodes)...
SYN-4004 : #1: Packed 37 SEQ (1140 nodes)...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 889 single LUT's are left
SYN-4006 : 73 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1099/1362 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1328   out of  19600    6.78%
#reg                  218   out of  19600    1.11%
#le                  1401
  #lut only          1183   out of   1401   84.44%
  #reg only            73   out of   1401    5.21%
  #lut&reg            145   out of   1401   10.35%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1401  |1328  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.651828s wall, 5.546875s user + 0.062500s system = 5.609375s CPU (99.2%)

RUN-1004 : used memory is 622 MB, reserved memory is 594 MB, peak memory is 979 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (85 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 820 instances
RUN-1001 : 352 mslices, 353 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1843 nets
RUN-1001 : 1373 nets have 2 pins
RUN-1001 : 275 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 818 instances, 705 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8418, tnet num: 1841, tinst num: 818, tnode num: 9162, tedge num: 14086.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 516 clock pins, and constraint 742 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.141926s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (110.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 561236
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.956837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1449): len = 440391, overlap = 139.5
PHY-3002 : Step(1450): len = 369115, overlap = 139.5
PHY-3002 : Step(1451): len = 342830, overlap = 139.5
PHY-3002 : Step(1452): len = 313346, overlap = 139.5
PHY-3002 : Step(1453): len = 287545, overlap = 137.25
PHY-3002 : Step(1454): len = 273212, overlap = 139.5
PHY-3002 : Step(1455): len = 241921, overlap = 137.25
PHY-3002 : Step(1456): len = 213536, overlap = 138
PHY-3002 : Step(1457): len = 206764, overlap = 138.5
PHY-3002 : Step(1458): len = 202570, overlap = 137.75
PHY-3002 : Step(1459): len = 194057, overlap = 142.5
PHY-3002 : Step(1460): len = 185079, overlap = 144.5
PHY-3002 : Step(1461): len = 180490, overlap = 147.75
PHY-3002 : Step(1462): len = 175383, overlap = 147.25
PHY-3002 : Step(1463): len = 170055, overlap = 151.75
PHY-3002 : Step(1464): len = 164845, overlap = 150.25
PHY-3002 : Step(1465): len = 159538, overlap = 154
PHY-3002 : Step(1466): len = 154327, overlap = 154.75
PHY-3002 : Step(1467): len = 149875, overlap = 158.25
PHY-3002 : Step(1468): len = 144919, overlap = 159.75
PHY-3002 : Step(1469): len = 138169, overlap = 161.75
PHY-3002 : Step(1470): len = 133576, overlap = 161.5
PHY-3002 : Step(1471): len = 130304, overlap = 162.25
PHY-3002 : Step(1472): len = 122202, overlap = 167.25
PHY-3002 : Step(1473): len = 116899, overlap = 165.5
PHY-3002 : Step(1474): len = 113962, overlap = 166.25
PHY-3002 : Step(1475): len = 109221, overlap = 168.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.21152e-06
PHY-3002 : Step(1476): len = 112903, overlap = 165.75
PHY-3002 : Step(1477): len = 117980, overlap = 156.5
PHY-3002 : Step(1478): len = 111729, overlap = 156.5
PHY-3002 : Step(1479): len = 109385, overlap = 156.25
PHY-3002 : Step(1480): len = 106362, overlap = 156.5
PHY-3002 : Step(1481): len = 102820, overlap = 155.25
PHY-3002 : Step(1482): len = 100496, overlap = 155.25
PHY-3002 : Step(1483): len = 97041.2, overlap = 158
PHY-3002 : Step(1484): len = 94426.3, overlap = 159.25
PHY-3002 : Step(1485): len = 91458.2, overlap = 160.5
PHY-3002 : Step(1486): len = 87917.5, overlap = 159.5
PHY-3002 : Step(1487): len = 84945.7, overlap = 160
PHY-3002 : Step(1488): len = 81441.5, overlap = 160.25
PHY-3002 : Step(1489): len = 78939.7, overlap = 159.75
PHY-3002 : Step(1490): len = 76236.3, overlap = 159.25
PHY-3002 : Step(1491): len = 73143.6, overlap = 158.75
PHY-3002 : Step(1492): len = 70724.2, overlap = 161
PHY-3002 : Step(1493): len = 67614.9, overlap = 159.25
PHY-3002 : Step(1494): len = 64910.1, overlap = 161
PHY-3002 : Step(1495): len = 62741.7, overlap = 158
PHY-3002 : Step(1496): len = 59879.8, overlap = 160
PHY-3002 : Step(1497): len = 56871.4, overlap = 157.5
PHY-3002 : Step(1498): len = 55581.4, overlap = 160
PHY-3002 : Step(1499): len = 54275, overlap = 158.5
PHY-3002 : Step(1500): len = 51262.2, overlap = 161.75
PHY-3002 : Step(1501): len = 50554.8, overlap = 158.25
PHY-3002 : Step(1502): len = 49412.2, overlap = 159.25
PHY-3002 : Step(1503): len = 48306, overlap = 157.75
PHY-3002 : Step(1504): len = 47543.6, overlap = 161.5
PHY-3002 : Step(1505): len = 46822.3, overlap = 166
PHY-3002 : Step(1506): len = 45575.3, overlap = 169.25
PHY-3002 : Step(1507): len = 45184.7, overlap = 168.5
PHY-3002 : Step(1508): len = 45017.9, overlap = 169.25
PHY-3002 : Step(1509): len = 44836.5, overlap = 168.75
PHY-3002 : Step(1510): len = 44686.7, overlap = 168.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.42304e-06
PHY-3002 : Step(1511): len = 49674.9, overlap = 168.75
PHY-3002 : Step(1512): len = 49756.5, overlap = 169
PHY-3002 : Step(1513): len = 49872.6, overlap = 164.25
PHY-3002 : Step(1514): len = 50217.1, overlap = 160.5
PHY-3002 : Step(1515): len = 51225, overlap = 159.75
PHY-3002 : Step(1516): len = 51744.2, overlap = 156
PHY-3002 : Step(1517): len = 51907.5, overlap = 157.75
PHY-3002 : Step(1518): len = 51077.8, overlap = 156.5
PHY-3002 : Step(1519): len = 50731.1, overlap = 158.75
PHY-3002 : Step(1520): len = 51007.8, overlap = 158.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.68461e-05
PHY-3002 : Step(1521): len = 56095.6, overlap = 152
PHY-3002 : Step(1522): len = 58151.5, overlap = 151.75
PHY-3002 : Step(1523): len = 59110.4, overlap = 151.75
PHY-3002 : Step(1524): len = 58475.5, overlap = 147.25
PHY-3002 : Step(1525): len = 58193.1, overlap = 147.5
PHY-3002 : Step(1526): len = 59165.5, overlap = 147.5
PHY-3002 : Step(1527): len = 60019.2, overlap = 147.5
PHY-3002 : Step(1528): len = 59925.4, overlap = 149.5
PHY-3002 : Step(1529): len = 60002, overlap = 152.25
PHY-3002 : Step(1530): len = 60169.1, overlap = 156.75
PHY-3002 : Step(1531): len = 59972.8, overlap = 154.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.36921e-05
PHY-3002 : Step(1532): len = 64090.6, overlap = 154.75
PHY-3002 : Step(1533): len = 65652.5, overlap = 161.5
PHY-3002 : Step(1534): len = 67197.5, overlap = 161.5
PHY-3002 : Step(1535): len = 68139.5, overlap = 157
PHY-3002 : Step(1536): len = 68986, overlap = 157.25
PHY-3002 : Step(1537): len = 69403.4, overlap = 159.25
PHY-3002 : Step(1538): len = 69524.9, overlap = 152.5
PHY-3002 : Step(1539): len = 69633.2, overlap = 145.75
PHY-3002 : Step(1540): len = 69770.9, overlap = 143.5
PHY-3002 : Step(1541): len = 69555.3, overlap = 143.5
PHY-3002 : Step(1542): len = 69695, overlap = 141.25
PHY-3002 : Step(1543): len = 69860.4, overlap = 150.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.73843e-05
PHY-3002 : Step(1544): len = 72820.9, overlap = 136.75
PHY-3002 : Step(1545): len = 73748.5, overlap = 132.25
PHY-3002 : Step(1546): len = 74835.1, overlap = 134.5
PHY-3002 : Step(1547): len = 76275.2, overlap = 134.5
PHY-3002 : Step(1548): len = 76683, overlap = 134.5
PHY-3002 : Step(1549): len = 76937.5, overlap = 139
PHY-3002 : Step(1550): len = 76991.6, overlap = 143.25
PHY-3002 : Step(1551): len = 77226.4, overlap = 145.75
PHY-3002 : Step(1552): len = 77370.8, overlap = 141.75
PHY-3002 : Step(1553): len = 77461.4, overlap = 141.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000134769
PHY-3002 : Step(1554): len = 78858, overlap = 137
PHY-3002 : Step(1555): len = 79837.6, overlap = 128
PHY-3002 : Step(1556): len = 80588.7, overlap = 132.5
PHY-3002 : Step(1557): len = 80874.7, overlap = 132.5
PHY-3002 : Step(1558): len = 81836, overlap = 132.5
PHY-3002 : Step(1559): len = 82808.1, overlap = 128
PHY-3002 : Step(1560): len = 83200, overlap = 130
PHY-3002 : Step(1561): len = 83247, overlap = 130
PHY-3002 : Step(1562): len = 83459.8, overlap = 125.75
PHY-3002 : Step(1563): len = 83960.3, overlap = 127.75
PHY-3002 : Step(1564): len = 84051.1, overlap = 118.5
PHY-3002 : Step(1565): len = 83979.6, overlap = 118
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000269537
PHY-3002 : Step(1566): len = 84700.6, overlap = 118
PHY-3002 : Step(1567): len = 85545.6, overlap = 111.25
PHY-3002 : Step(1568): len = 86469.5, overlap = 108.75
PHY-3002 : Step(1569): len = 86802.3, overlap = 106.5
PHY-3002 : Step(1570): len = 86964.4, overlap = 106.5
PHY-3002 : Step(1571): len = 87032.9, overlap = 110.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000458314
PHY-3002 : Step(1572): len = 87478.2, overlap = 106.25
PHY-3002 : Step(1573): len = 87913.9, overlap = 106.25
PHY-3002 : Step(1574): len = 88539.2, overlap = 103.75
PHY-3002 : Step(1575): len = 89448.4, overlap = 103.75
PHY-3002 : Step(1576): len = 89630.7, overlap = 103.5
PHY-3002 : Step(1577): len = 89808.2, overlap = 103.25
PHY-3002 : Step(1578): len = 90056.2, overlap = 101
PHY-3002 : Step(1579): len = 90457.9, overlap = 100.75
PHY-3002 : Step(1580): len = 90690.2, overlap = 100.75
PHY-3002 : Step(1581): len = 91329.2, overlap = 100.25
PHY-3002 : Step(1582): len = 91896.8, overlap = 102.25
PHY-3002 : Step(1583): len = 92098.9, overlap = 102
PHY-3002 : Step(1584): len = 92374.9, overlap = 102
PHY-3002 : Step(1585): len = 92787, overlap = 104.25
PHY-3002 : Step(1586): len = 93018.2, overlap = 104.25
PHY-3002 : Step(1587): len = 93269.3, overlap = 108.5
PHY-3002 : Step(1588): len = 93511.1, overlap = 108.25
PHY-3002 : Step(1589): len = 93633.6, overlap = 105.75
PHY-3002 : Step(1590): len = 93679.5, overlap = 105.5
PHY-3002 : Step(1591): len = 93794.9, overlap = 105.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000683769
PHY-3002 : Step(1592): len = 93920.9, overlap = 105.25
PHY-3002 : Step(1593): len = 94439.6, overlap = 107.25
PHY-3002 : Step(1594): len = 94894.8, overlap = 104.75
PHY-3002 : Step(1595): len = 94944.4, overlap = 104.5
PHY-3002 : Step(1596): len = 94916.2, overlap = 104.5
PHY-3002 : Step(1597): len = 95017, overlap = 108.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000855435
PHY-3002 : Step(1598): len = 95167.7, overlap = 108.75
PHY-3002 : Step(1599): len = 95442.3, overlap = 108.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00106613
PHY-3002 : Step(1600): len = 95546.3, overlap = 108.5
PHY-3002 : Step(1601): len = 95948.3, overlap = 105.5
PHY-3002 : Step(1602): len = 96266.3, overlap = 104.75
PHY-3002 : Step(1603): len = 96371.8, overlap = 104.5
PHY-3002 : Step(1604): len = 96509.9, overlap = 106
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00123554
PHY-3002 : Step(1605): len = 96631.4, overlap = 105.25
PHY-3002 : Step(1606): len = 97003.2, overlap = 105
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018711s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (417.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.64894e-06
PHY-3002 : Step(1607): len = 113987, overlap = 51
PHY-3002 : Step(1608): len = 111372, overlap = 53
PHY-3002 : Step(1609): len = 109348, overlap = 55.5
PHY-3002 : Step(1610): len = 107632, overlap = 55.75
PHY-3002 : Step(1611): len = 105619, overlap = 55.25
PHY-3002 : Step(1612): len = 103790, overlap = 55.25
PHY-3002 : Step(1613): len = 102785, overlap = 55.25
PHY-3002 : Step(1614): len = 101737, overlap = 55.25
PHY-3002 : Step(1615): len = 100369, overlap = 56.25
PHY-3002 : Step(1616): len = 99437.2, overlap = 55
PHY-3002 : Step(1617): len = 98634.8, overlap = 57.25
PHY-3002 : Step(1618): len = 97795.5, overlap = 57.5
PHY-3002 : Step(1619): len = 96996.4, overlap = 53.5
PHY-3002 : Step(1620): len = 96406.3, overlap = 52.5
PHY-3002 : Step(1621): len = 95567, overlap = 53.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.29789e-06
PHY-3002 : Step(1622): len = 95450.3, overlap = 54
PHY-3002 : Step(1623): len = 95323.7, overlap = 54.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85958e-05
PHY-3002 : Step(1624): len = 95310.3, overlap = 54.5
PHY-3002 : Step(1625): len = 95443.3, overlap = 54.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.00527e-05
PHY-3002 : Step(1626): len = 95576.4, overlap = 55
PHY-3002 : Step(1627): len = 96899.6, overlap = 54.25
PHY-3002 : Step(1628): len = 97772.5, overlap = 54
PHY-3002 : Step(1629): len = 97562.8, overlap = 54
PHY-3002 : Step(1630): len = 97279.8, overlap = 53.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.01053e-05
PHY-3002 : Step(1631): len = 97567.2, overlap = 53.25
PHY-3002 : Step(1632): len = 98337, overlap = 51.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000120211
PHY-3002 : Step(1633): len = 99317.5, overlap = 50.5
PHY-3002 : Step(1634): len = 102334, overlap = 46.5
PHY-3002 : Step(1635): len = 103990, overlap = 44
PHY-3002 : Step(1636): len = 104701, overlap = 40.5
PHY-3002 : Step(1637): len = 106181, overlap = 38.75
PHY-3002 : Step(1638): len = 106209, overlap = 39.25
PHY-3002 : Step(1639): len = 106078, overlap = 38
PHY-3002 : Step(1640): len = 105901, overlap = 37.5
PHY-3002 : Step(1641): len = 106097, overlap = 35.5
PHY-3002 : Step(1642): len = 106039, overlap = 34
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000240421
PHY-3002 : Step(1643): len = 107564, overlap = 29.5
PHY-3002 : Step(1644): len = 108089, overlap = 28.5
PHY-3002 : Step(1645): len = 108769, overlap = 26.75
PHY-3002 : Step(1646): len = 109428, overlap = 25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000480842
PHY-3002 : Step(1647): len = 109850, overlap = 24.75
PHY-3002 : Step(1648): len = 109969, overlap = 22.25
PHY-3002 : Step(1649): len = 109753, overlap = 20
PHY-3002 : Step(1650): len = 109157, overlap = 21
PHY-3002 : Step(1651): len = 108561, overlap = 21
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.90546e-05
PHY-3002 : Step(1652): len = 108358, overlap = 44.25
PHY-3002 : Step(1653): len = 107901, overlap = 41.75
PHY-3002 : Step(1654): len = 107822, overlap = 40
PHY-3002 : Step(1655): len = 107879, overlap = 36.5
PHY-3002 : Step(1656): len = 107951, overlap = 36.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000118109
PHY-3002 : Step(1657): len = 109687, overlap = 31
PHY-3002 : Step(1658): len = 110076, overlap = 29.5
PHY-3002 : Step(1659): len = 110401, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000236219
PHY-3002 : Step(1660): len = 111879, overlap = 24.25
PHY-3002 : Step(1661): len = 112647, overlap = 22.5
PHY-3002 : Step(1662): len = 112903, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.207662s wall, 0.171875s user + 0.218750s system = 0.390625s CPU (188.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956837
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000573702
PHY-3002 : Step(1663): len = 118513, overlap = 9.75
PHY-3002 : Step(1664): len = 117148, overlap = 11.5
PHY-3002 : Step(1665): len = 116597, overlap = 12.75
PHY-3002 : Step(1666): len = 116219, overlap = 14.75
PHY-3002 : Step(1667): len = 115577, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0011474
PHY-3002 : Step(1668): len = 116074, overlap = 15.5
PHY-3002 : Step(1669): len = 116186, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00229481
PHY-3002 : Step(1670): len = 116385, overlap = 15
PHY-3002 : Step(1671): len = 116571, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008422s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (185.5%)

PHY-3001 : Legalized: Len = 119140, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 119142, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 422496, over cnt = 38(0%), over = 42, worst = 2
PHY-1002 : len = 422648, over cnt = 25(0%), over = 26, worst = 2
PHY-1002 : len = 421264, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 421304, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 406272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.095685s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (98.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 759 has valid locations, 41 needs to be replaced
PHY-3001 : design contains 851 instances, 738 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8631, tnet num: 1874, tinst num: 851, tnode num: 9504, tedge num: 14422.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 582 clock pins, and constraint 871 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.163202s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (114.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 126379
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1672): len = 126066, overlap = 0
PHY-3002 : Step(1673): len = 126117, overlap = 0
PHY-3002 : Step(1674): len = 125904, overlap = 0
PHY-3002 : Step(1675): len = 125904, overlap = 0
PHY-3002 : Step(1676): len = 125784, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003616s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.17648e-05
PHY-3002 : Step(1677): len = 125758, overlap = 2.25
PHY-3002 : Step(1678): len = 125758, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00018353
PHY-3002 : Step(1679): len = 125713, overlap = 2.25
PHY-3002 : Step(1680): len = 125715, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000367059
PHY-3002 : Step(1681): len = 125713, overlap = 1.75
PHY-3002 : Step(1682): len = 125713, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00010386
PHY-3002 : Step(1683): len = 125695, overlap = 2.75
PHY-3002 : Step(1684): len = 125695, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024434s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000970423
PHY-3002 : Step(1685): len = 125800, overlap = 0.5
PHY-3002 : Step(1686): len = 125782, overlap = 1.25
PHY-3002 : Step(1687): len = 125765, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005537s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 125858, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 125962, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  7.167212s wall, 15.921875s user + 4.265625s system = 20.187500s CPU (281.7%)

RUN-1004 : used memory is 624 MB, reserved memory is 596 MB, peak memory is 979 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 620 to 465
PHY-1001 : Pin misalignment score is improved from 465 to 454
PHY-1001 : Pin misalignment score is improved from 454 to 453
PHY-1001 : Pin misalignment score is improved from 453 to 453
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 853 instances
RUN-1001 : 364 mslices, 374 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1876 nets
RUN-1001 : 1357 nets have 2 pins
RUN-1001 : 281 nets have [3 - 5] pins
RUN-1001 : 117 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 397344, over cnt = 42(0%), over = 46, worst = 2
PHY-1002 : len = 397456, over cnt = 31(0%), over = 32, worst = 2
PHY-1002 : len = 397416, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 397416, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 391272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.089372s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (157.3%)

PHY-1001 : End global routing;  0.195298s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (120.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.458908s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 36944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 572960, over cnt = 33(0%), over = 33, worst = 1
PHY-1001 : End Routed; 6.471021s wall, 7.781250s user + 0.265625s system = 8.046875s CPU (124.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 571848, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.071189s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (109.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 571848, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 571848
PHY-1001 : End DR Iter 2; 0.018421s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.853603s wall, 9.859375s user + 0.593750s system = 10.453125s CPU (118.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.292037s wall, 10.359375s user + 0.625000s system = 10.984375s CPU (118.2%)

RUN-1004 : used memory is 643 MB, reserved memory is 615 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1358   out of  19600    6.93%
#reg                  251   out of  19600    1.28%
#le                  1449
  #lut only          1198   out of   1449   82.68%
  #reg only            91   out of   1449    6.28%
  #lut&reg            160   out of   1449   11.04%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 853
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1876, pip num: 26968
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1601 valid insts, and 68032 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.729246s wall, 23.390625s user + 0.078125s system = 23.468750s CPU (629.3%)

RUN-1004 : used memory is 643 MB, reserved memory is 615 MB, peak memory is 1005 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.407491s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (99.9%)

RUN-1004 : used memory is 704 MB, reserved memory is 675 MB, peak memory is 1005 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.299053s wall, 0.250000s user + 0.578125s system = 0.828125s CPU (7.3%)

RUN-1004 : used memory is 716 MB, reserved memory is 689 MB, peak memory is 1005 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.873121s wall, 1.734375s user + 0.625000s system = 2.359375s CPU (17.0%)

RUN-1004 : used memory is 662 MB, reserved memory is 633 MB, peak memory is 1005 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",FBCLK_DIV=6,CLKC0_DIV=3,CLKC1_DIV=37,CLKC2_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=2,CLKC1_CPHASE=36,CLKC2_CPHASE=110,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(194)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4148/127 useful/useless nets, 3957/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 954 distributor mux.
SYN-1016 : Merged 3347 instances.
SYN-1015 : Optimize round 1, 4603 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4525/230 useful/useless nets, 4337/2155 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2236 better
SYN-1014 : Optimize round 3
SYN-1032 : 4524/0 useful/useless nets, 4336/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.035937s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (99.5%)

RUN-1004 : used memory is 635 MB, reserved memory is 605 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3536
  #and               1934
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             236
#MACRO_MULT             1
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3320   |215    |266    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5159/8 useful/useless nets, 4715/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4943/0 useful/useless nets, 4499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7268/0 useful/useless nets, 6833/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5315/0 useful/useless nets, 4880/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 27 macro adder
SYN-1032 : 7672/12 useful/useless nets, 7237/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1511 (3.27), #lev = 30 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6523 instances into 1036 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2166/0 useful/useless nets, 1731/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2163/0 useful/useless nets, 1728/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 13 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1031 LUT to BLE ...
SYN-4008 : Packed 1031 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 110 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (110 nodes)...
SYN-4004 : #1: Packed 38 SEQ (1129 nodes)...
SYN-4005 : Packed 38 SEQ with LUT/SLICE
SYN-4006 : 893 single LUT's are left
SYN-4006 : 72 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1103/1366 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1333   out of  19600    6.80%
#reg                  218   out of  19600    1.11%
#le                  1405
  #lut only          1187   out of   1405   84.48%
  #reg only            72   out of   1405    5.12%
  #lut&reg            146   out of   1405   10.39%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1405  |1333  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.679933s wall, 5.640625s user + 0.078125s system = 5.718750s CPU (100.7%)

RUN-1004 : used memory is 638 MB, reserved memory is 608 MB, peak memory is 1005 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (85 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 821 instances
RUN-1001 : 353 mslices, 353 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1847 nets
RUN-1001 : 1387 nets have 2 pins
RUN-1001 : 266 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 819 instances, 706 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8477, tnet num: 1845, tinst num: 819, tnode num: 9214, tedge num: 14195.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 510 clock pins, and constraint 735 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.142107s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (142.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 564568
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.956776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1688): len = 411174, overlap = 139.5
PHY-3002 : Step(1689): len = 342078, overlap = 139.5
PHY-3002 : Step(1690): len = 320699, overlap = 137.25
PHY-3002 : Step(1691): len = 304170, overlap = 139.5
PHY-3002 : Step(1692): len = 276022, overlap = 139.5
PHY-3002 : Step(1693): len = 248614, overlap = 137.25
PHY-3002 : Step(1694): len = 240257, overlap = 139.5
PHY-3002 : Step(1695): len = 233157, overlap = 139.5
PHY-3002 : Step(1696): len = 223631, overlap = 139.5
PHY-3002 : Step(1697): len = 216552, overlap = 135
PHY-3002 : Step(1698): len = 209406, overlap = 137.25
PHY-3002 : Step(1699): len = 202442, overlap = 135
PHY-3002 : Step(1700): len = 196755, overlap = 137.25
PHY-3002 : Step(1701): len = 190991, overlap = 139.5
PHY-3002 : Step(1702): len = 155629, overlap = 147
PHY-3002 : Step(1703): len = 142402, overlap = 151.5
PHY-3002 : Step(1704): len = 136861, overlap = 153
PHY-3002 : Step(1705): len = 134416, overlap = 151.25
PHY-3002 : Step(1706): len = 132107, overlap = 152.5
PHY-3002 : Step(1707): len = 125823, overlap = 156.25
PHY-3002 : Step(1708): len = 119951, overlap = 157.25
PHY-3002 : Step(1709): len = 117133, overlap = 155.75
PHY-3002 : Step(1710): len = 113129, overlap = 159.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.30618e-06
PHY-3002 : Step(1711): len = 114228, overlap = 150.25
PHY-3002 : Step(1712): len = 114787, overlap = 143.25
PHY-3002 : Step(1713): len = 110907, overlap = 139.25
PHY-3002 : Step(1714): len = 109020, overlap = 139.25
PHY-3002 : Step(1715): len = 106002, overlap = 139.75
PHY-3002 : Step(1716): len = 103152, overlap = 142
PHY-3002 : Step(1717): len = 100497, overlap = 144.5
PHY-3002 : Step(1718): len = 97640.8, overlap = 145.25
PHY-3002 : Step(1719): len = 94592.6, overlap = 147.25
PHY-3002 : Step(1720): len = 89931.5, overlap = 150.75
PHY-3002 : Step(1721): len = 85595, overlap = 151.25
PHY-3002 : Step(1722): len = 83186.1, overlap = 152.75
PHY-3002 : Step(1723): len = 79765.1, overlap = 157
PHY-3002 : Step(1724): len = 74251.5, overlap = 165.25
PHY-3002 : Step(1725): len = 71940.1, overlap = 167.25
PHY-3002 : Step(1726): len = 70097.4, overlap = 168.5
PHY-3002 : Step(1727): len = 62417.6, overlap = 173.75
PHY-3002 : Step(1728): len = 59392.9, overlap = 176
PHY-3002 : Step(1729): len = 58393.2, overlap = 176.25
PHY-3002 : Step(1730): len = 56291.8, overlap = 177.5
PHY-3002 : Step(1731): len = 54168.8, overlap = 178.25
PHY-3002 : Step(1732): len = 50131.8, overlap = 180.5
PHY-3002 : Step(1733): len = 48983.6, overlap = 179.75
PHY-3002 : Step(1734): len = 47911.5, overlap = 180.75
PHY-3002 : Step(1735): len = 46781.7, overlap = 181.25
PHY-3002 : Step(1736): len = 45542.5, overlap = 176
PHY-3002 : Step(1737): len = 44820.9, overlap = 175.5
PHY-3002 : Step(1738): len = 43687.9, overlap = 178.75
PHY-3002 : Step(1739): len = 42487.3, overlap = 183.75
PHY-3002 : Step(1740): len = 42186.3, overlap = 183.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.61236e-06
PHY-3002 : Step(1741): len = 47634.4, overlap = 179.5
PHY-3002 : Step(1742): len = 49437.2, overlap = 179
PHY-3002 : Step(1743): len = 49993.4, overlap = 177
PHY-3002 : Step(1744): len = 49645.8, overlap = 176.75
PHY-3002 : Step(1745): len = 48979.3, overlap = 179.25
PHY-3002 : Step(1746): len = 49041.9, overlap = 179.25
PHY-3002 : Step(1747): len = 49035.5, overlap = 178.75
PHY-3002 : Step(1748): len = 49063.8, overlap = 178.5
PHY-3002 : Step(1749): len = 49080.5, overlap = 178.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.32247e-05
PHY-3002 : Step(1750): len = 54869.8, overlap = 171.25
PHY-3002 : Step(1751): len = 56686.8, overlap = 168.25
PHY-3002 : Step(1752): len = 57727.9, overlap = 167.75
PHY-3002 : Step(1753): len = 58985.2, overlap = 146
PHY-3002 : Step(1754): len = 59397.5, overlap = 146.25
PHY-3002 : Step(1755): len = 59632.8, overlap = 138.75
PHY-3002 : Step(1756): len = 59886.2, overlap = 134.5
PHY-3002 : Step(1757): len = 59454.3, overlap = 136.5
PHY-3002 : Step(1758): len = 59162.5, overlap = 141.75
PHY-3002 : Step(1759): len = 58804.9, overlap = 145.5
PHY-3002 : Step(1760): len = 58686.4, overlap = 143.25
PHY-3002 : Step(1761): len = 58378.2, overlap = 143.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.64495e-05
PHY-3002 : Step(1762): len = 62718.6, overlap = 154.75
PHY-3002 : Step(1763): len = 63588.9, overlap = 161.5
PHY-3002 : Step(1764): len = 64948.2, overlap = 158.75
PHY-3002 : Step(1765): len = 66441.1, overlap = 153.5
PHY-3002 : Step(1766): len = 66544.8, overlap = 162.5
PHY-3002 : Step(1767): len = 66422.8, overlap = 163
PHY-3002 : Step(1768): len = 66340.7, overlap = 160.5
PHY-3002 : Step(1769): len = 66271.1, overlap = 161.25
PHY-3002 : Step(1770): len = 66042.7, overlap = 160.75
PHY-3002 : Step(1771): len = 65852.6, overlap = 161
PHY-3002 : Step(1772): len = 65503.6, overlap = 160.25
PHY-3002 : Step(1773): len = 65214.6, overlap = 160.25
PHY-3002 : Step(1774): len = 65095.1, overlap = 160
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.28989e-05
PHY-3002 : Step(1775): len = 67765.3, overlap = 160
PHY-3002 : Step(1776): len = 69059.7, overlap = 153
PHY-3002 : Step(1777): len = 70673.9, overlap = 143.5
PHY-3002 : Step(1778): len = 71878.1, overlap = 143.5
PHY-3002 : Step(1779): len = 73253.4, overlap = 138.5
PHY-3002 : Step(1780): len = 73380.9, overlap = 138.75
PHY-3002 : Step(1781): len = 74053.8, overlap = 138.5
PHY-3002 : Step(1782): len = 74948.9, overlap = 144.75
PHY-3002 : Step(1783): len = 74763.6, overlap = 142.25
PHY-3002 : Step(1784): len = 74734.4, overlap = 139.5
PHY-3002 : Step(1785): len = 74713.2, overlap = 139.25
PHY-3002 : Step(1786): len = 74596.9, overlap = 139.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000105798
PHY-3002 : Step(1787): len = 76461, overlap = 141.25
PHY-3002 : Step(1788): len = 77483.5, overlap = 141.25
PHY-3002 : Step(1789): len = 78066.5, overlap = 137
PHY-3002 : Step(1790): len = 78718.4, overlap = 139.5
PHY-3002 : Step(1791): len = 79363.2, overlap = 139.5
PHY-3002 : Step(1792): len = 79723.9, overlap = 137.25
PHY-3002 : Step(1793): len = 80174.4, overlap = 137.25
PHY-3002 : Step(1794): len = 80491.8, overlap = 137.25
PHY-3002 : Step(1795): len = 81034, overlap = 137.25
PHY-3002 : Step(1796): len = 81200.2, overlap = 139.75
PHY-3002 : Step(1797): len = 81247.3, overlap = 137.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000201768
PHY-3002 : Step(1798): len = 81894.8, overlap = 137.25
PHY-3002 : Step(1799): len = 82656.4, overlap = 135.25
PHY-3002 : Step(1800): len = 84285.1, overlap = 135.5
PHY-3002 : Step(1801): len = 85173.8, overlap = 128.5
PHY-3002 : Step(1802): len = 85626, overlap = 121.75
PHY-3002 : Step(1803): len = 86001.1, overlap = 121.5
PHY-3002 : Step(1804): len = 86474.4, overlap = 116.5
PHY-3002 : Step(1805): len = 86877.1, overlap = 116.5
PHY-3002 : Step(1806): len = 87333.1, overlap = 116.25
PHY-3002 : Step(1807): len = 87717.7, overlap = 116.5
PHY-3002 : Step(1808): len = 87981.8, overlap = 116.25
PHY-3002 : Step(1809): len = 88268.6, overlap = 116
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000355173
PHY-3002 : Step(1810): len = 88632.3, overlap = 111.75
PHY-3002 : Step(1811): len = 89132.2, overlap = 106.75
PHY-3002 : Step(1812): len = 89590.3, overlap = 106.75
PHY-3002 : Step(1813): len = 89917.3, overlap = 106.5
PHY-3002 : Step(1814): len = 90091.7, overlap = 106.5
PHY-3002 : Step(1815): len = 90315.8, overlap = 105.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000478669
PHY-3002 : Step(1816): len = 90435.2, overlap = 107.5
PHY-3002 : Step(1817): len = 91438.7, overlap = 109
PHY-3002 : Step(1818): len = 92383.9, overlap = 105.25
PHY-3002 : Step(1819): len = 92492.6, overlap = 104.5
PHY-3002 : Step(1820): len = 92505.2, overlap = 104.25
PHY-3002 : Step(1821): len = 92607, overlap = 103
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000606682
PHY-3002 : Step(1822): len = 92757.5, overlap = 102
PHY-3002 : Step(1823): len = 93302.8, overlap = 101
PHY-3002 : Step(1824): len = 93982.3, overlap = 101.25
PHY-3002 : Step(1825): len = 94212.2, overlap = 98.25
PHY-3002 : Step(1826): len = 94384.6, overlap = 95.5
PHY-3002 : Step(1827): len = 94778.6, overlap = 95
PHY-3002 : Step(1828): len = 95050.8, overlap = 93.75
PHY-3002 : Step(1829): len = 95325.1, overlap = 93.25
PHY-3002 : Step(1830): len = 95636, overlap = 91.25
PHY-3002 : Step(1831): len = 95886.4, overlap = 90.5
PHY-3002 : Step(1832): len = 96066.6, overlap = 90.25
PHY-3002 : Step(1833): len = 96280.2, overlap = 90
PHY-3002 : Step(1834): len = 96549.4, overlap = 90
PHY-3002 : Step(1835): len = 96836.8, overlap = 89.75
PHY-3002 : Step(1836): len = 97006.1, overlap = 87.25
PHY-3002 : Step(1837): len = 97196.6, overlap = 84
PHY-3002 : Step(1838): len = 97486.7, overlap = 92.5
PHY-3002 : Step(1839): len = 97639.1, overlap = 92
PHY-3002 : Step(1840): len = 97793.3, overlap = 94.25
PHY-3002 : Step(1841): len = 98255.5, overlap = 91
PHY-3002 : Step(1842): len = 98551.8, overlap = 90.25
PHY-3002 : Step(1843): len = 98588.3, overlap = 90.25
PHY-3002 : Step(1844): len = 98698.1, overlap = 90
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000999216
PHY-3002 : Step(1845): len = 98868.7, overlap = 90.25
PHY-3002 : Step(1846): len = 99188.6, overlap = 90.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00125632
PHY-3002 : Step(1847): len = 99266.2, overlap = 90.5
PHY-3002 : Step(1848): len = 99798.8, overlap = 90.5
PHY-3002 : Step(1849): len = 100347, overlap = 90.25
PHY-3002 : Step(1850): len = 100430, overlap = 90
PHY-3002 : Step(1851): len = 100636, overlap = 89.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020559s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (76.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.435e-06
PHY-3002 : Step(1852): len = 123253, overlap = 40.5
PHY-3002 : Step(1853): len = 120693, overlap = 39.5
PHY-3002 : Step(1854): len = 117937, overlap = 40
PHY-3002 : Step(1855): len = 115467, overlap = 41.25
PHY-3002 : Step(1856): len = 112605, overlap = 44
PHY-3002 : Step(1857): len = 110724, overlap = 46.5
PHY-3002 : Step(1858): len = 108739, overlap = 50
PHY-3002 : Step(1859): len = 106718, overlap = 50.25
PHY-3002 : Step(1860): len = 104518, overlap = 52
PHY-3002 : Step(1861): len = 102562, overlap = 52.5
PHY-3002 : Step(1862): len = 101519, overlap = 52.75
PHY-3002 : Step(1863): len = 99538.6, overlap = 53.25
PHY-3002 : Step(1864): len = 98916.7, overlap = 54.5
PHY-3002 : Step(1865): len = 98270.5, overlap = 53.5
PHY-3002 : Step(1866): len = 97684.5, overlap = 53.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.487e-05
PHY-3002 : Step(1867): len = 97426.1, overlap = 53
PHY-3002 : Step(1868): len = 97414.1, overlap = 53
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.974e-05
PHY-3002 : Step(1869): len = 97403.7, overlap = 53.25
PHY-3002 : Step(1870): len = 98078.6, overlap = 52.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.72797e-05
PHY-3002 : Step(1871): len = 98139.5, overlap = 52.75
PHY-3002 : Step(1872): len = 101873, overlap = 51
PHY-3002 : Step(1873): len = 102316, overlap = 48.75
PHY-3002 : Step(1874): len = 102229, overlap = 48.5
PHY-3002 : Step(1875): len = 102104, overlap = 46.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000114559
PHY-3002 : Step(1876): len = 102866, overlap = 46
PHY-3002 : Step(1877): len = 105879, overlap = 41
PHY-3002 : Step(1878): len = 106355, overlap = 40.5
PHY-3002 : Step(1879): len = 106003, overlap = 40.75
PHY-3002 : Step(1880): len = 105936, overlap = 40.25
PHY-3002 : Step(1881): len = 106514, overlap = 38.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000229119
PHY-3002 : Step(1882): len = 108356, overlap = 33.75
PHY-3002 : Step(1883): len = 109101, overlap = 31.5
PHY-3002 : Step(1884): len = 110289, overlap = 28
PHY-3002 : Step(1885): len = 111074, overlap = 23.5
PHY-3002 : Step(1886): len = 111021, overlap = 21.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.65888e-05
PHY-3002 : Step(1887): len = 110838, overlap = 39.25
PHY-3002 : Step(1888): len = 110513, overlap = 41.25
PHY-3002 : Step(1889): len = 110264, overlap = 39
PHY-3002 : Step(1890): len = 110188, overlap = 39.5
PHY-3002 : Step(1891): len = 110188, overlap = 40.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000153178
PHY-3002 : Step(1892): len = 112278, overlap = 36.5
PHY-3002 : Step(1893): len = 113073, overlap = 32.75
PHY-3002 : Step(1894): len = 113751, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000306355
PHY-3002 : Step(1895): len = 114898, overlap = 29.5
PHY-3002 : Step(1896): len = 115367, overlap = 28.25
PHY-3002 : Step(1897): len = 115315, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.195820s wall, 0.312500s user + 0.187500s system = 0.500000s CPU (255.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000451925
PHY-3002 : Step(1898): len = 120424, overlap = 9.25
PHY-3002 : Step(1899): len = 119212, overlap = 15.25
PHY-3002 : Step(1900): len = 118553, overlap = 19.25
PHY-3002 : Step(1901): len = 118142, overlap = 22
PHY-3002 : Step(1902): len = 117674, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00090385
PHY-3002 : Step(1903): len = 118402, overlap = 21.75
PHY-3002 : Step(1904): len = 118525, overlap = 21
PHY-3002 : Step(1905): len = 118495, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0018077
PHY-3002 : Step(1906): len = 118698, overlap = 20.25
PHY-3002 : Step(1907): len = 118803, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008107s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 121672, Over = 0
PHY-3001 : Final: Len = 121672, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 434776, over cnt = 44(0%), over = 50, worst = 3
PHY-1002 : len = 434992, over cnt = 22(0%), over = 25, worst = 3
PHY-1002 : len = 433952, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 433296, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 427768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.097290s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (144.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 760 has valid locations, 41 needs to be replaced
PHY-3001 : design contains 852 instances, 739 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8690, tnet num: 1878, tinst num: 852, tnode num: 9556, tedge num: 14531.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1878 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 576 clock pins, and constraint 864 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167787s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (121.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 129977
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1908): len = 129626, overlap = 0
PHY-3002 : Step(1909): len = 129648, overlap = 0
PHY-3002 : Step(1910): len = 129530, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003605s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (433.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0120753
PHY-3002 : Step(1911): len = 129439, overlap = 0.5
PHY-3002 : Step(1912): len = 129458, overlap = 0.75
PHY-3002 : Step(1913): len = 129436, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000559867
PHY-3002 : Step(1914): len = 129298, overlap = 2.75
PHY-3002 : Step(1915): len = 129252, overlap = 2.25
PHY-3002 : Step(1916): len = 129252, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00111973
PHY-3002 : Step(1917): len = 129234, overlap = 2.25
PHY-3002 : Step(1918): len = 129221, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019530s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (240.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954755
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000925944
PHY-3002 : Step(1919): len = 129321, overlap = 0.75
PHY-3002 : Step(1920): len = 129321, overlap = 0.75
PHY-3002 : Step(1921): len = 129251, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006358s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (245.8%)

PHY-3001 : Legalized: Len = 129478, Over = 0
PHY-3001 : Final: Len = 129478, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  7.047284s wall, 15.156250s user + 4.171875s system = 19.328125s CPU (274.3%)

RUN-1004 : used memory is 638 MB, reserved memory is 608 MB, peak memory is 1005 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 610 to 428
PHY-1001 : Pin misalignment score is improved from 428 to 419
PHY-1001 : Pin misalignment score is improved from 419 to 418
PHY-1001 : Pin misalignment score is improved from 418 to 418
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 854 instances
RUN-1001 : 371 mslices, 368 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1880 nets
RUN-1001 : 1371 nets have 2 pins
RUN-1001 : 272 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 417296, over cnt = 54(0%), over = 62, worst = 3
PHY-1002 : len = 417368, over cnt = 37(0%), over = 42, worst = 3
PHY-1002 : len = 416384, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 413576, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 403664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.101707s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (138.3%)

PHY-1001 : End global routing;  0.287084s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (108.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.515258s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (97.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 596352, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End Routed; 7.662571s wall, 9.203125s user + 0.234375s system = 9.437500s CPU (123.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 595736, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.037156s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 595768, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 595768
PHY-1001 : End DR Iter 2; 0.018452s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.121284s wall, 11.531250s user + 0.390625s system = 11.921875s CPU (117.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.657895s wall, 12.078125s user + 0.406250s system = 12.484375s CPU (117.1%)

RUN-1004 : used memory is 657 MB, reserved memory is 627 MB, peak memory is 1031 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1363   out of  19600    6.95%
#reg                  251   out of  19600    1.28%
#le                  1453
  #lut only          1202   out of   1453   82.73%
  #reg only            90   out of   1453    6.19%
  #lut&reg            161   out of   1453   11.08%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 854
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1880, pip num: 27718
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1672 valid insts, and 69462 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.848088s wall, 24.296875s user + 0.031250s system = 24.328125s CPU (632.2%)

RUN-1004 : used memory is 658 MB, reserved memory is 627 MB, peak memory is 1031 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.377469s wall, 1.343750s user + 0.062500s system = 1.406250s CPU (102.1%)

RUN-1004 : used memory is 712 MB, reserved memory is 685 MB, peak memory is 1031 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.288394s wall, 0.359375s user + 0.578125s system = 0.937500s CPU (8.3%)

RUN-1004 : used memory is 737 MB, reserved memory is 712 MB, peak memory is 1031 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.846477s wall, 1.828125s user + 0.750000s system = 2.578125s CPU (18.6%)

RUN-1004 : used memory is 684 MB, reserved memory is 657 MB, peak memory is 1031 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=40,CLKC2_DIV=120,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=39,CLKC2_CPHASE=119,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(194)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4148/127 useful/useless nets, 3957/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 954 distributor mux.
SYN-1016 : Merged 3347 instances.
SYN-1015 : Optimize round 1, 4603 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4525/230 useful/useless nets, 4337/2155 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2236 better
SYN-1014 : Optimize round 3
SYN-1032 : 4524/0 useful/useless nets, 4336/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.057098s wall, 1.031250s user + 0.046875s system = 1.078125s CPU (102.0%)

RUN-1004 : used memory is 664 MB, reserved memory is 637 MB, peak memory is 1031 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3536
  #and               1934
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             27
#MACRO_EQ             236
#MACRO_MULT             1
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3320   |215    |266    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5159/8 useful/useless nets, 4715/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4943/0 useful/useless nets, 4499/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7270/0 useful/useless nets, 6835/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5317/0 useful/useless nets, 4882/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 27 macro adder
SYN-1032 : 7674/12 useful/useless nets, 7239/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1511 (3.27), #lev = 30 (4.19)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6525 instances into 1030 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2160/0 useful/useless nets, 1725/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2157/0 useful/useless nets, 1722/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 13 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1025 LUT to BLE ...
SYN-4008 : Packed 1025 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 110 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (110 nodes)...
SYN-4004 : #1: Packed 39 SEQ (1118 nodes)...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 886 single LUT's are left
SYN-4006 : 71 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1096/1359 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1327   out of  19600    6.77%
#reg                  218   out of  19600    1.11%
#le                  1398
  #lut only          1180   out of   1398   84.41%
  #reg only            71   out of   1398    5.08%
  #lut&reg            147   out of   1398   10.52%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1398  |1327  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.677628s wall, 5.640625s user + 0.109375s system = 5.750000s CPU (101.3%)

RUN-1004 : used memory is 665 MB, reserved memory is 637 MB, peak memory is 1031 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (85 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 818 instances
RUN-1001 : 352 mslices, 351 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1841 nets
RUN-1001 : 1365 nets have 2 pins
RUN-1001 : 279 nets have [3 - 5] pins
RUN-1001 : 94 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 816 instances, 703 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8451, tnet num: 1839, tinst num: 816, tnode num: 9195, tedge num: 14152.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1839 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 516 clock pins, and constraint 742 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.141814s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (132.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 565293
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1922): len = 414444, overlap = 139.5
PHY-3002 : Step(1923): len = 338539, overlap = 139.5
PHY-3002 : Step(1924): len = 316562, overlap = 137.25
PHY-3002 : Step(1925): len = 304863, overlap = 139.5
PHY-3002 : Step(1926): len = 294183, overlap = 139.5
PHY-3002 : Step(1927): len = 264030, overlap = 139.5
PHY-3002 : Step(1928): len = 245573, overlap = 139.5
PHY-3002 : Step(1929): len = 239823, overlap = 137.25
PHY-3002 : Step(1930): len = 234979, overlap = 139.5
PHY-3002 : Step(1931): len = 226351, overlap = 139.5
PHY-3002 : Step(1932): len = 217717, overlap = 137.25
PHY-3002 : Step(1933): len = 212894, overlap = 135
PHY-3002 : Step(1934): len = 206177, overlap = 137.5
PHY-3002 : Step(1935): len = 196934, overlap = 137
PHY-3002 : Step(1936): len = 192560, overlap = 140.75
PHY-3002 : Step(1937): len = 186724, overlap = 139.25
PHY-3002 : Step(1938): len = 179433, overlap = 144.25
PHY-3002 : Step(1939): len = 174995, overlap = 142.75
PHY-3002 : Step(1940): len = 169751, overlap = 147
PHY-3002 : Step(1941): len = 164533, overlap = 146.5
PHY-3002 : Step(1942): len = 160053, overlap = 149.75
PHY-3002 : Step(1943): len = 155131, overlap = 149.25
PHY-3002 : Step(1944): len = 148384, overlap = 153.75
PHY-3002 : Step(1945): len = 143832, overlap = 153
PHY-3002 : Step(1946): len = 140447, overlap = 156.25
PHY-3002 : Step(1947): len = 134062, overlap = 154.5
PHY-3002 : Step(1948): len = 127934, overlap = 157
PHY-3002 : Step(1949): len = 124880, overlap = 155
PHY-3002 : Step(1950): len = 120856, overlap = 157.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.7726e-06
PHY-3002 : Step(1951): len = 126087, overlap = 144
PHY-3002 : Step(1952): len = 125957, overlap = 148.5
PHY-3002 : Step(1953): len = 120700, overlap = 144.25
PHY-3002 : Step(1954): len = 116595, overlap = 143.25
PHY-3002 : Step(1955): len = 112852, overlap = 146.25
PHY-3002 : Step(1956): len = 110425, overlap = 142.25
PHY-3002 : Step(1957): len = 105977, overlap = 150.5
PHY-3002 : Step(1958): len = 102760, overlap = 150.75
PHY-3002 : Step(1959): len = 99758.1, overlap = 154
PHY-3002 : Step(1960): len = 96223.1, overlap = 153.25
PHY-3002 : Step(1961): len = 92435.7, overlap = 159.25
PHY-3002 : Step(1962): len = 89160.1, overlap = 153.5
PHY-3002 : Step(1963): len = 86168.8, overlap = 158.25
PHY-3002 : Step(1964): len = 82911.5, overlap = 156.25
PHY-3002 : Step(1965): len = 79766.8, overlap = 159.75
PHY-3002 : Step(1966): len = 76339.3, overlap = 159.5
PHY-3002 : Step(1967): len = 73636.1, overlap = 163
PHY-3002 : Step(1968): len = 70730.6, overlap = 162.5
PHY-3002 : Step(1969): len = 67609.4, overlap = 166
PHY-3002 : Step(1970): len = 65378.9, overlap = 165
PHY-3002 : Step(1971): len = 62986.1, overlap = 167.75
PHY-3002 : Step(1972): len = 59305.1, overlap = 167.75
PHY-3002 : Step(1973): len = 56974.8, overlap = 171
PHY-3002 : Step(1974): len = 55864, overlap = 169.25
PHY-3002 : Step(1975): len = 52037.6, overlap = 172.5
PHY-3002 : Step(1976): len = 49765.6, overlap = 170.5
PHY-3002 : Step(1977): len = 49426.2, overlap = 172.75
PHY-3002 : Step(1978): len = 48682.1, overlap = 172.25
PHY-3002 : Step(1979): len = 48358.2, overlap = 170.5
PHY-3002 : Step(1980): len = 47147.8, overlap = 173
PHY-3002 : Step(1981): len = 46031.7, overlap = 176.25
PHY-3002 : Step(1982): len = 45448.9, overlap = 179
PHY-3002 : Step(1983): len = 44822.8, overlap = 178.25
PHY-3002 : Step(1984): len = 44603.7, overlap = 178.25
PHY-3002 : Step(1985): len = 44603.7, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.5452e-06
PHY-3002 : Step(1986): len = 48924.2, overlap = 176
PHY-3002 : Step(1987): len = 49142.6, overlap = 178.25
PHY-3002 : Step(1988): len = 49700.9, overlap = 169
PHY-3002 : Step(1989): len = 50156.2, overlap = 164.75
PHY-3002 : Step(1990): len = 49975.9, overlap = 160
PHY-3002 : Step(1991): len = 49864.3, overlap = 159.75
PHY-3002 : Step(1992): len = 49248.2, overlap = 155
PHY-3002 : Step(1993): len = 49328.5, overlap = 157.25
PHY-3002 : Step(1994): len = 49681.6, overlap = 159.5
PHY-3002 : Step(1995): len = 49481.4, overlap = 159.25
PHY-3002 : Step(1996): len = 49271.8, overlap = 159.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.50904e-05
PHY-3002 : Step(1997): len = 54911.1, overlap = 157.75
PHY-3002 : Step(1998): len = 56191.6, overlap = 157.5
PHY-3002 : Step(1999): len = 56939.9, overlap = 157.25
PHY-3002 : Step(2000): len = 57844.8, overlap = 154.25
PHY-3002 : Step(2001): len = 58665.2, overlap = 149.5
PHY-3002 : Step(2002): len = 59042.9, overlap = 147.5
PHY-3002 : Step(2003): len = 59032.2, overlap = 149.25
PHY-3002 : Step(2004): len = 58591.6, overlap = 149.25
PHY-3002 : Step(2005): len = 58350.6, overlap = 149.25
PHY-3002 : Step(2006): len = 58201.7, overlap = 156.5
PHY-3002 : Step(2007): len = 58015.3, overlap = 154.5
PHY-3002 : Step(2008): len = 57538.4, overlap = 158.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.01808e-05
PHY-3002 : Step(2009): len = 61543.2, overlap = 158.75
PHY-3002 : Step(2010): len = 63159.5, overlap = 167.75
PHY-3002 : Step(2011): len = 65754.3, overlap = 169.75
PHY-3002 : Step(2012): len = 67558.8, overlap = 165.25
PHY-3002 : Step(2013): len = 68038, overlap = 162.75
PHY-3002 : Step(2014): len = 68143.3, overlap = 162.75
PHY-3002 : Step(2015): len = 68339.6, overlap = 163.25
PHY-3002 : Step(2016): len = 68268.3, overlap = 165.5
PHY-3002 : Step(2017): len = 67948.9, overlap = 170.25
PHY-3002 : Step(2018): len = 67759.1, overlap = 174.5
PHY-3002 : Step(2019): len = 67471.4, overlap = 162.75
PHY-3002 : Step(2020): len = 67264.4, overlap = 151.75
PHY-3002 : Step(2021): len = 66970.7, overlap = 154.75
PHY-3002 : Step(2022): len = 66531.2, overlap = 156.75
PHY-3002 : Step(2023): len = 66180.8, overlap = 153
PHY-3002 : Step(2024): len = 65835.9, overlap = 150.5
PHY-3002 : Step(2025): len = 65948.5, overlap = 148
PHY-3002 : Step(2026): len = 66176.2, overlap = 141
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.03616e-05
PHY-3002 : Step(2027): len = 69299.3, overlap = 147.5
PHY-3002 : Step(2028): len = 70008, overlap = 147.25
PHY-3002 : Step(2029): len = 70533, overlap = 140
PHY-3002 : Step(2030): len = 71946.8, overlap = 134.75
PHY-3002 : Step(2031): len = 72201.9, overlap = 139.25
PHY-3002 : Step(2032): len = 72155.4, overlap = 139.25
PHY-3002 : Step(2033): len = 71905.2, overlap = 142
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000116866
PHY-3002 : Step(2034): len = 73870.8, overlap = 143.5
PHY-3002 : Step(2035): len = 74714.8, overlap = 142.25
PHY-3002 : Step(2036): len = 75427.2, overlap = 145.25
PHY-3002 : Step(2037): len = 76423.1, overlap = 145.25
PHY-3002 : Step(2038): len = 77077.7, overlap = 145.25
PHY-3002 : Step(2039): len = 77625.4, overlap = 145
PHY-3002 : Step(2040): len = 77541.1, overlap = 145.25
PHY-3002 : Step(2041): len = 77519.6, overlap = 136
PHY-3002 : Step(2042): len = 77866.7, overlap = 133
PHY-3002 : Step(2043): len = 78256.1, overlap = 128
PHY-3002 : Step(2044): len = 78414.8, overlap = 125.5
PHY-3002 : Step(2045): len = 78576.3, overlap = 125
PHY-3002 : Step(2046): len = 78928.9, overlap = 117.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00022693
PHY-3002 : Step(2047): len = 79679.6, overlap = 121.5
PHY-3002 : Step(2048): len = 80540.9, overlap = 116.25
PHY-3002 : Step(2049): len = 81403.2, overlap = 107
PHY-3002 : Step(2050): len = 82246.7, overlap = 104
PHY-3002 : Step(2051): len = 82641, overlap = 106.25
PHY-3002 : Step(2052): len = 83006.6, overlap = 106
PHY-3002 : Step(2053): len = 83605.9, overlap = 102.75
PHY-3002 : Step(2054): len = 84067.3, overlap = 100.25
PHY-3002 : Step(2055): len = 84302.5, overlap = 107
PHY-3002 : Step(2056): len = 84528.9, overlap = 104.5
PHY-3002 : Step(2057): len = 84903.3, overlap = 104.5
PHY-3002 : Step(2058): len = 84909.9, overlap = 104.5
PHY-3002 : Step(2059): len = 84972.8, overlap = 108.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000378378
PHY-3002 : Step(2060): len = 85261.9, overlap = 108.25
PHY-3002 : Step(2061): len = 85698.5, overlap = 108.25
PHY-3002 : Step(2062): len = 86081.1, overlap = 106
PHY-3002 : Step(2063): len = 86663.1, overlap = 105.75
PHY-3002 : Step(2064): len = 86937.9, overlap = 105.75
PHY-3002 : Step(2065): len = 87100.9, overlap = 101.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000554354
PHY-3002 : Step(2066): len = 87293.4, overlap = 101.25
PHY-3002 : Step(2067): len = 87935.3, overlap = 105.25
PHY-3002 : Step(2068): len = 88424.6, overlap = 102.5
PHY-3002 : Step(2069): len = 88551.2, overlap = 104.25
PHY-3002 : Step(2070): len = 88705.5, overlap = 101.75
PHY-3002 : Step(2071): len = 89026.1, overlap = 99.5
PHY-3002 : Step(2072): len = 89411.8, overlap = 99.25
PHY-3002 : Step(2073): len = 89641.1, overlap = 99.25
PHY-3002 : Step(2074): len = 89865.4, overlap = 99.25
PHY-3002 : Step(2075): len = 90110.2, overlap = 99.25
PHY-3002 : Step(2076): len = 90381.4, overlap = 99
PHY-3002 : Step(2077): len = 90571.9, overlap = 101.25
PHY-3002 : Step(2078): len = 90771.1, overlap = 103.25
PHY-3002 : Step(2079): len = 90942.9, overlap = 102.75
PHY-3002 : Step(2080): len = 91091.1, overlap = 100
PHY-3002 : Step(2081): len = 91259.8, overlap = 99.5
PHY-3002 : Step(2082): len = 91398.5, overlap = 99
PHY-3002 : Step(2083): len = 91565, overlap = 98.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000765127
PHY-3002 : Step(2084): len = 91656, overlap = 100.25
PHY-3002 : Step(2085): len = 92232.3, overlap = 100.25
PHY-3002 : Step(2086): len = 92783.7, overlap = 100
PHY-3002 : Step(2087): len = 92815.1, overlap = 99.25
PHY-3002 : Step(2088): len = 92849.6, overlap = 98.5
PHY-3002 : Step(2089): len = 92998, overlap = 98.25
PHY-3002 : Step(2090): len = 93211.9, overlap = 100.5
PHY-3002 : Step(2091): len = 93423.4, overlap = 100.5
PHY-3002 : Step(2092): len = 93564, overlap = 100.5
PHY-3002 : Step(2093): len = 93692.5, overlap = 100.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00113591
PHY-3002 : Step(2094): len = 93824.3, overlap = 100.5
PHY-3002 : Step(2095): len = 94153.9, overlap = 102.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00130329
PHY-3002 : Step(2096): len = 94209.4, overlap = 102.75
PHY-3002 : Step(2097): len = 95103.8, overlap = 97.75
PHY-3002 : Step(2098): len = 95631.3, overlap = 97.5
PHY-3002 : Step(2099): len = 95662.1, overlap = 97.5
PHY-3002 : Step(2100): len = 95646.5, overlap = 97.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011562s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.76758e-06
PHY-3002 : Step(2101): len = 115659, overlap = 40
PHY-3002 : Step(2102): len = 112535, overlap = 40.25
PHY-3002 : Step(2103): len = 110551, overlap = 41.75
PHY-3002 : Step(2104): len = 108753, overlap = 42.5
PHY-3002 : Step(2105): len = 104625, overlap = 47.75
PHY-3002 : Step(2106): len = 101682, overlap = 51.5
PHY-3002 : Step(2107): len = 100785, overlap = 52.75
PHY-3002 : Step(2108): len = 100034, overlap = 54.5
PHY-3002 : Step(2109): len = 98240.9, overlap = 55.75
PHY-3002 : Step(2110): len = 97504.8, overlap = 56
PHY-3002 : Step(2111): len = 96372, overlap = 56
PHY-3002 : Step(2112): len = 95423.2, overlap = 55.75
PHY-3002 : Step(2113): len = 94810.7, overlap = 56
PHY-3002 : Step(2114): len = 93948.5, overlap = 56.5
PHY-3002 : Step(2115): len = 93388.3, overlap = 56.25
PHY-3002 : Step(2116): len = 93084.7, overlap = 55.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55352e-05
PHY-3002 : Step(2117): len = 92659.1, overlap = 55.75
PHY-3002 : Step(2118): len = 92670, overlap = 55.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.10703e-05
PHY-3002 : Step(2119): len = 92671.2, overlap = 55.75
PHY-3002 : Step(2120): len = 92862.5, overlap = 55.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.21407e-05
PHY-3002 : Step(2121): len = 93334.8, overlap = 54.75
PHY-3002 : Step(2122): len = 95026, overlap = 53
PHY-3002 : Step(2123): len = 97048, overlap = 51.5
PHY-3002 : Step(2124): len = 96995, overlap = 50.75
PHY-3002 : Step(2125): len = 97001, overlap = 49.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000124281
PHY-3002 : Step(2126): len = 98297.7, overlap = 46
PHY-3002 : Step(2127): len = 101311, overlap = 38.75
PHY-3002 : Step(2128): len = 103557, overlap = 31
PHY-3002 : Step(2129): len = 103652, overlap = 30
PHY-3002 : Step(2130): len = 103727, overlap = 27.75
PHY-3002 : Step(2131): len = 104064, overlap = 24.75
PHY-3002 : Step(2132): len = 103846, overlap = 25.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000248563
PHY-3002 : Step(2133): len = 104661, overlap = 26
PHY-3002 : Step(2134): len = 105202, overlap = 26.5
PHY-3002 : Step(2135): len = 105544, overlap = 26.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000497125
PHY-3002 : Step(2136): len = 105781, overlap = 26.5
PHY-3002 : Step(2137): len = 106166, overlap = 26
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.93347e-05
PHY-3002 : Step(2138): len = 105788, overlap = 43.25
PHY-3002 : Step(2139): len = 105458, overlap = 42.25
PHY-3002 : Step(2140): len = 105185, overlap = 42
PHY-3002 : Step(2141): len = 105128, overlap = 40.5
PHY-3002 : Step(2142): len = 104952, overlap = 40
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.86693e-05
PHY-3002 : Step(2143): len = 106631, overlap = 35
PHY-3002 : Step(2144): len = 106861, overlap = 33.75
PHY-3002 : Step(2145): len = 107552, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000197339
PHY-3002 : Step(2146): len = 108761, overlap = 29.75
PHY-3002 : Step(2147): len = 109558, overlap = 28.25
PHY-3002 : Step(2148): len = 109844, overlap = 26.75
PHY-3002 : Step(2149): len = 109569, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.210480s wall, 0.203125s user + 0.109375s system = 0.312500s CPU (148.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956959
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000652129
PHY-3002 : Step(2150): len = 115673, overlap = 9.5
PHY-3002 : Step(2151): len = 114965, overlap = 11
PHY-3002 : Step(2152): len = 114051, overlap = 12
PHY-3002 : Step(2153): len = 113361, overlap = 16.5
PHY-3002 : Step(2154): len = 113025, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00130426
PHY-3002 : Step(2155): len = 113343, overlap = 17.5
PHY-3002 : Step(2156): len = 113441, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00260852
PHY-3002 : Step(2157): len = 113597, overlap = 17.25
PHY-3002 : Step(2158): len = 113750, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008122s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (192.4%)

PHY-3001 : Legalized: Len = 115775, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 115821, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 412008, over cnt = 25(0%), over = 30, worst = 2
PHY-1002 : len = 412096, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 412112, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 412032, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 407656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.090741s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (137.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 756 has valid locations, 46 needs to be replaced
PHY-3001 : design contains 853 instances, 740 slices, 27 macros(151 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8696, tnet num: 1876, tinst num: 853, tnode num: 9589, tedge num: 14544.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1876 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 590 clock pins, and constraint 891 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166092s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (103.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 125501
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2159): len = 125178, overlap = 0
PHY-3002 : Step(2160): len = 125220, overlap = 0
PHY-3002 : Step(2161): len = 124951, overlap = 0
PHY-3002 : Step(2162): len = 124921, overlap = 0
PHY-3002 : Step(2163): len = 124755, overlap = 0
PHY-3002 : Step(2164): len = 124623, overlap = 0
PHY-3002 : Step(2165): len = 124618, overlap = 0
PHY-3002 : Step(2166): len = 124618, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003618s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00105829
PHY-3002 : Step(2167): len = 124570, overlap = 0.25
PHY-3002 : Step(2168): len = 124567, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.16414e-05
PHY-3002 : Step(2169): len = 124546, overlap = 5.25
PHY-3002 : Step(2170): len = 124546, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000123283
PHY-3002 : Step(2171): len = 124576, overlap = 5.5
PHY-3002 : Step(2172): len = 124576, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000243353
PHY-3002 : Step(2173): len = 124584, overlap = 4.75
PHY-3002 : Step(2174): len = 124584, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021264s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000751301
PHY-3002 : Step(2175): len = 124672, overlap = 2.75
PHY-3002 : Step(2176): len = 124698, overlap = 2.25
PHY-3002 : Step(2177): len = 124725, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005727s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (272.8%)

PHY-3001 : Legalized: Len = 124780, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 124812, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  7.667217s wall, 16.109375s user + 4.656250s system = 20.765625s CPU (270.8%)

RUN-1004 : used memory is 667 MB, reserved memory is 640 MB, peak memory is 1031 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 647 to 470
PHY-1001 : Pin misalignment score is improved from 470 to 466
PHY-1001 : Pin misalignment score is improved from 466 to 464
PHY-1001 : Pin misalignment score is improved from 464 to 464
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 855 instances
RUN-1001 : 367 mslices, 373 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1878 nets
RUN-1001 : 1347 nets have 2 pins
RUN-1001 : 285 nets have [3 - 5] pins
RUN-1001 : 104 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 397360, over cnt = 31(0%), over = 39, worst = 2
PHY-1002 : len = 397448, over cnt = 22(0%), over = 25, worst = 2
PHY-1002 : len = 396984, over cnt = 17(0%), over = 19, worst = 2
PHY-1002 : len = 396832, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 385264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.095239s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (164.1%)

PHY-1001 : End global routing;  0.236776s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (118.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.418583s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 581048, over cnt = 51(0%), over = 51, worst = 1
PHY-1001 : End Routed; 6.992117s wall, 7.656250s user + 0.140625s system = 7.796875s CPU (111.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 578888, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.183736s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 578152, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.050451s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 578152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 578152
PHY-1001 : End DR Iter 3; 0.018906s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.535350s wall, 10.000000s user + 0.359375s system = 10.359375s CPU (108.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.028441s wall, 10.546875s user + 0.375000s system = 10.921875s CPU (108.9%)

RUN-1004 : used memory is 697 MB, reserved memory is 671 MB, peak memory is 1067 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1365   out of  19600    6.96%
#reg                  255   out of  19600    1.30%
#le                  1454
  #lut only          1199   out of   1454   82.46%
  #reg only            89   out of   1454    6.12%
  #lut&reg            166   out of   1454   11.42%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 855
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1878, pip num: 27383
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1653 valid insts, and 68849 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.815269s wall, 23.953125s user + 0.031250s system = 23.984375s CPU (628.6%)

RUN-1004 : used memory is 698 MB, reserved memory is 671 MB, peak memory is 1067 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.385129s wall, 1.312500s user + 0.093750s system = 1.406250s CPU (101.5%)

RUN-1004 : used memory is 756 MB, reserved memory is 732 MB, peak memory is 1067 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.321721s wall, 0.312500s user + 0.515625s system = 0.828125s CPU (7.3%)

RUN-1004 : used memory is 785 MB, reserved memory is 763 MB, peak memory is 1067 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.872438s wall, 1.765625s user + 0.671875s system = 2.437500s CPU (17.6%)

RUN-1004 : used memory is 725 MB, reserved memory is 701 MB, peak memory is 1067 MB
GUI-1001 : Download success!
