#[doc = "Register `ST3CH0SET` reader"]
pub type R = crate::R<St3ch0setSpec>;
#[doc = "Register `ST3CH0SET` writer"]
pub type W = crate::W<St3ch0setSpec>;
#[doc = "Field `CH0SSEV` reader - Software event generates channel 0"]
pub type Ch0ssevR = crate::BitReader;
#[doc = "Field `CH0SSEV` writer - Software event generates channel 0"]
pub type Ch0ssevW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SRST` reader - Slave_TIMERx reset event generates channel 0"]
pub type Ch0srstR = crate::BitReader;
#[doc = "Field `CH0SRST` writer - Slave_TIMERx reset event generates channel 0"]
pub type Ch0srstW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SPER` reader - Slave_TIMERx period event generates channel 0"]
pub type Ch0sperR = crate::BitReader;
#[doc = "Field `CH0SPER` writer - Slave_TIMERx period event generates channel 0"]
pub type Ch0sperW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SCMP0` reader - Slave_TIMERx compare 0 event generates channel 0"]
pub type Ch0scmp0R = crate::BitReader;
#[doc = "Field `CH0SCMP0` writer - Slave_TIMERx compare 0 event generates channel 0"]
pub type Ch0scmp0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SCMP1` reader - Slave_TIMERx compare 1 event generates channel 0"]
pub type Ch0scmp1R = crate::BitReader;
#[doc = "Field `CH0SCMP1` writer - Slave_TIMERx compare 1 event generates channel 0"]
pub type Ch0scmp1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SCMP2` reader - Slave_TIMERx compare 2 event generates channel 0"]
pub type Ch0scmp2R = crate::BitReader;
#[doc = "Field `CH0SCMP2` writer - Slave_TIMERx compare 2 event generates channel 0"]
pub type Ch0scmp2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SCMP3` reader - Slave_TIMERx compare 3 event generates channel 0"]
pub type Ch0scmp3R = crate::BitReader;
#[doc = "Field `CH0SCMP3` writer - Slave_TIMERx compare 3 event generates channel 0"]
pub type Ch0scmp3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SMTPER` reader - Master_TIMER period event generates channel 0"]
pub type Ch0smtperR = crate::BitReader;
#[doc = "Field `CH0SMTPER` writer - Master_TIMER period event generates channel 0"]
pub type Ch0smtperW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SMTCMP0` reader - Master_TIMER compare 0 event generates channel 0"]
pub type Ch0smtcmp0R = crate::BitReader;
#[doc = "Field `CH0SMTCMP0` writer - Master_TIMER compare 0 event generates channel 0"]
pub type Ch0smtcmp0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SMTCMP1` reader - Master_TIMER compare 1 event generates channel 0"]
pub type Ch0smtcmp1R = crate::BitReader;
#[doc = "Field `CH0SMTCMP1` writer - Master_TIMER compare 1 event generates channel 0"]
pub type Ch0smtcmp1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SMTCMP2` reader - Master_TIMER compare 2 event generates channel 0"]
pub type Ch0smtcmp2R = crate::BitReader;
#[doc = "Field `CH0SMTCMP2` writer - Master_TIMER compare 2 event generates channel 0"]
pub type Ch0smtcmp2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SMTCMP3` reader - Master_TIMER compare 3 event generates channel 0"]
pub type Ch0smtcmp3R = crate::BitReader;
#[doc = "Field `CH0SMTCMP3` writer - Master_TIMER compare 3 event generates channel 0"]
pub type Ch0smtcmp3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SSTEV0` reader - Slave_TIMERx interconnection event 0 generates channel 0"]
pub type Ch0sstev0R = crate::BitReader;
#[doc = "Field `CH0SSTEV0` writer - Slave_TIMERx interconnection event 0 generates channel 0"]
pub type Ch0sstev0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SSTEV1` reader - Slave_TIMERx interconnection event 1 generates channel 0"]
pub type Ch0sstev1R = crate::BitReader;
#[doc = "Field `CH0SSTEV1` writer - Slave_TIMERx interconnection event 1 generates channel 0"]
pub type Ch0sstev1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SSTEV2` reader - Slave_TIMERx interconnection event 2 generates channel 0"]
pub type Ch0sstev2R = crate::BitReader;
#[doc = "Field `CH0SSTEV2` writer - Slave_TIMERx interconnection event 2 generates channel 0"]
pub type Ch0sstev2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SSTEV3` reader - Slave_TIMERx interconnection event 3 generates channel 0"]
pub type Ch0sstev3R = crate::BitReader;
#[doc = "Field `CH0SSTEV3` writer - Slave_TIMERx interconnection event 3 generates channel 0"]
pub type Ch0sstev3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SSTEV4` reader - Slave_TIMERx interconnection event 4 generates channel 0"]
pub type Ch0sstev4R = crate::BitReader;
#[doc = "Field `CH0SSTEV4` writer - Slave_TIMERx interconnection event 4 generates channel 0"]
pub type Ch0sstev4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SSTEV5` reader - Slave_TIMERx interconnection event 5 generates channel 0"]
pub type Ch0sstev5R = crate::BitReader;
#[doc = "Field `CH0SSTEV5` writer - Slave_TIMERx interconnection event 5 generates channel 0"]
pub type Ch0sstev5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SSTEV6` reader - Slave_TIMERx interconnection event 6 generates channel 0"]
pub type Ch0sstev6R = crate::BitReader;
#[doc = "Field `CH0SSTEV6` writer - Slave_TIMERx interconnection event 6 generates channel 0"]
pub type Ch0sstev6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SSTEV7` reader - Slave_TIMER1 interconnection event 7 generates channel 0"]
pub type Ch0sstev7R = crate::BitReader;
#[doc = "Field `CH0SSTEV7` writer - Slave_TIMER1 interconnection event 7 generates channel 0"]
pub type Ch0sstev7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SSTEV8` reader - Slave_TIMERx interconnection event 8 generates channel 0"]
pub type Ch0sstev8R = crate::BitReader;
#[doc = "Field `CH0SSTEV8` writer - Slave_TIMERx interconnection event 8 generates channel 0"]
pub type Ch0sstev8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SEXEV0` reader - External event 0 generates channel 0"]
pub type Ch0sexev0R = crate::BitReader;
#[doc = "Field `CH0SEXEV0` writer - External event 0 generates channel 0"]
pub type Ch0sexev0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SEXEV1` reader - External event 1 generates channel 0"]
pub type Ch0sexev1R = crate::BitReader;
#[doc = "Field `CH0SEXEV1` writer - External event 1 generates channel 0"]
pub type Ch0sexev1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SEXEV2` reader - External event 2 generates channel 0"]
pub type Ch0sexev2R = crate::BitReader;
#[doc = "Field `CH0SEXEV2` writer - External event 2 generates channel 0"]
pub type Ch0sexev2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SEXEV3` reader - External event 3 generates channel 0"]
pub type Ch0sexev3R = crate::BitReader;
#[doc = "Field `CH0SEXEV3` writer - External event 3 generates channel 0"]
pub type Ch0sexev3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SEXEV4` reader - External event 4 generates channel 0"]
pub type Ch0sexev4R = crate::BitReader;
#[doc = "Field `CH0SEXEV4` writer - External event 4 generates channel 0"]
pub type Ch0sexev4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SEXEV5` reader - External event 5 generates channel 0"]
pub type Ch0sexev5R = crate::BitReader;
#[doc = "Field `CH0SEXEV5` writer - External event 5 generates channel 0"]
pub type Ch0sexev5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SEXEV6` reader - External event 6 generates channel 0"]
pub type Ch0sexev6R = crate::BitReader;
#[doc = "Field `CH0SEXEV6` writer - External event 6 generates channel 0"]
pub type Ch0sexev6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SEXEV7` reader - External event 7 generates channel 0"]
pub type Ch0sexev7R = crate::BitReader;
#[doc = "Field `CH0SEXEV7` writer - External event 7 generates channel 0"]
pub type Ch0sexev7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SEXEV8` reader - External event 8 generates channel 0"]
pub type Ch0sexev8R = crate::BitReader;
#[doc = "Field `CH0SEXEV8` writer - External event 8 generates channel 0"]
pub type Ch0sexev8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SEXEV9` reader - External event 9 generates channel 0"]
pub type Ch0sexev9R = crate::BitReader;
#[doc = "Field `CH0SEXEV9` writer - External event 9 generates channel 0"]
pub type Ch0sexev9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CH0SUP` reader - Update event generates channel 0"]
pub type Ch0supR = crate::BitReader;
#[doc = "Field `CH0SUP` writer - Update event generates channel 0"]
pub type Ch0supW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Software event generates channel 0"]
    #[inline(always)]
    pub fn ch0ssev(&self) -> Ch0ssevR {
        Ch0ssevR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Slave_TIMERx reset event generates channel 0"]
    #[inline(always)]
    pub fn ch0srst(&self) -> Ch0srstR {
        Ch0srstR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Slave_TIMERx period event generates channel 0"]
    #[inline(always)]
    pub fn ch0sper(&self) -> Ch0sperR {
        Ch0sperR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Slave_TIMERx compare 0 event generates channel 0"]
    #[inline(always)]
    pub fn ch0scmp0(&self) -> Ch0scmp0R {
        Ch0scmp0R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Slave_TIMERx compare 1 event generates channel 0"]
    #[inline(always)]
    pub fn ch0scmp1(&self) -> Ch0scmp1R {
        Ch0scmp1R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Slave_TIMERx compare 2 event generates channel 0"]
    #[inline(always)]
    pub fn ch0scmp2(&self) -> Ch0scmp2R {
        Ch0scmp2R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Slave_TIMERx compare 3 event generates channel 0"]
    #[inline(always)]
    pub fn ch0scmp3(&self) -> Ch0scmp3R {
        Ch0scmp3R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Master_TIMER period event generates channel 0"]
    #[inline(always)]
    pub fn ch0smtper(&self) -> Ch0smtperR {
        Ch0smtperR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Master_TIMER compare 0 event generates channel 0"]
    #[inline(always)]
    pub fn ch0smtcmp0(&self) -> Ch0smtcmp0R {
        Ch0smtcmp0R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Master_TIMER compare 1 event generates channel 0"]
    #[inline(always)]
    pub fn ch0smtcmp1(&self) -> Ch0smtcmp1R {
        Ch0smtcmp1R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Master_TIMER compare 2 event generates channel 0"]
    #[inline(always)]
    pub fn ch0smtcmp2(&self) -> Ch0smtcmp2R {
        Ch0smtcmp2R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Master_TIMER compare 3 event generates channel 0"]
    #[inline(always)]
    pub fn ch0smtcmp3(&self) -> Ch0smtcmp3R {
        Ch0smtcmp3R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Slave_TIMERx interconnection event 0 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev0(&self) -> Ch0sstev0R {
        Ch0sstev0R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Slave_TIMERx interconnection event 1 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev1(&self) -> Ch0sstev1R {
        Ch0sstev1R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Slave_TIMERx interconnection event 2 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev2(&self) -> Ch0sstev2R {
        Ch0sstev2R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Slave_TIMERx interconnection event 3 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev3(&self) -> Ch0sstev3R {
        Ch0sstev3R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Slave_TIMERx interconnection event 4 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev4(&self) -> Ch0sstev4R {
        Ch0sstev4R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Slave_TIMERx interconnection event 5 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev5(&self) -> Ch0sstev5R {
        Ch0sstev5R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Slave_TIMERx interconnection event 6 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev6(&self) -> Ch0sstev6R {
        Ch0sstev6R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Slave_TIMER1 interconnection event 7 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev7(&self) -> Ch0sstev7R {
        Ch0sstev7R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Slave_TIMERx interconnection event 8 generates channel 0"]
    #[inline(always)]
    pub fn ch0sstev8(&self) -> Ch0sstev8R {
        Ch0sstev8R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - External event 0 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev0(&self) -> Ch0sexev0R {
        Ch0sexev0R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - External event 1 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev1(&self) -> Ch0sexev1R {
        Ch0sexev1R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - External event 2 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev2(&self) -> Ch0sexev2R {
        Ch0sexev2R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - External event 3 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev3(&self) -> Ch0sexev3R {
        Ch0sexev3R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - External event 4 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev4(&self) -> Ch0sexev4R {
        Ch0sexev4R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - External event 5 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev5(&self) -> Ch0sexev5R {
        Ch0sexev5R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - External event 6 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev6(&self) -> Ch0sexev6R {
        Ch0sexev6R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - External event 7 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev7(&self) -> Ch0sexev7R {
        Ch0sexev7R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - External event 8 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev8(&self) -> Ch0sexev8R {
        Ch0sexev8R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - External event 9 generates channel 0"]
    #[inline(always)]
    pub fn ch0sexev9(&self) -> Ch0sexev9R {
        Ch0sexev9R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Update event generates channel 0"]
    #[inline(always)]
    pub fn ch0sup(&self) -> Ch0supR {
        Ch0supR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Software event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0ssev(&mut self) -> Ch0ssevW<St3ch0setSpec> {
        Ch0ssevW::new(self, 0)
    }
    #[doc = "Bit 1 - Slave_TIMERx reset event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0srst(&mut self) -> Ch0srstW<St3ch0setSpec> {
        Ch0srstW::new(self, 1)
    }
    #[doc = "Bit 2 - Slave_TIMERx period event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sper(&mut self) -> Ch0sperW<St3ch0setSpec> {
        Ch0sperW::new(self, 2)
    }
    #[doc = "Bit 3 - Slave_TIMERx compare 0 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0scmp0(&mut self) -> Ch0scmp0W<St3ch0setSpec> {
        Ch0scmp0W::new(self, 3)
    }
    #[doc = "Bit 4 - Slave_TIMERx compare 1 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0scmp1(&mut self) -> Ch0scmp1W<St3ch0setSpec> {
        Ch0scmp1W::new(self, 4)
    }
    #[doc = "Bit 5 - Slave_TIMERx compare 2 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0scmp2(&mut self) -> Ch0scmp2W<St3ch0setSpec> {
        Ch0scmp2W::new(self, 5)
    }
    #[doc = "Bit 6 - Slave_TIMERx compare 3 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0scmp3(&mut self) -> Ch0scmp3W<St3ch0setSpec> {
        Ch0scmp3W::new(self, 6)
    }
    #[doc = "Bit 7 - Master_TIMER period event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0smtper(&mut self) -> Ch0smtperW<St3ch0setSpec> {
        Ch0smtperW::new(self, 7)
    }
    #[doc = "Bit 8 - Master_TIMER compare 0 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0smtcmp0(&mut self) -> Ch0smtcmp0W<St3ch0setSpec> {
        Ch0smtcmp0W::new(self, 8)
    }
    #[doc = "Bit 9 - Master_TIMER compare 1 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0smtcmp1(&mut self) -> Ch0smtcmp1W<St3ch0setSpec> {
        Ch0smtcmp1W::new(self, 9)
    }
    #[doc = "Bit 10 - Master_TIMER compare 2 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0smtcmp2(&mut self) -> Ch0smtcmp2W<St3ch0setSpec> {
        Ch0smtcmp2W::new(self, 10)
    }
    #[doc = "Bit 11 - Master_TIMER compare 3 event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0smtcmp3(&mut self) -> Ch0smtcmp3W<St3ch0setSpec> {
        Ch0smtcmp3W::new(self, 11)
    }
    #[doc = "Bit 12 - Slave_TIMERx interconnection event 0 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev0(&mut self) -> Ch0sstev0W<St3ch0setSpec> {
        Ch0sstev0W::new(self, 12)
    }
    #[doc = "Bit 13 - Slave_TIMERx interconnection event 1 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev1(&mut self) -> Ch0sstev1W<St3ch0setSpec> {
        Ch0sstev1W::new(self, 13)
    }
    #[doc = "Bit 14 - Slave_TIMERx interconnection event 2 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev2(&mut self) -> Ch0sstev2W<St3ch0setSpec> {
        Ch0sstev2W::new(self, 14)
    }
    #[doc = "Bit 15 - Slave_TIMERx interconnection event 3 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev3(&mut self) -> Ch0sstev3W<St3ch0setSpec> {
        Ch0sstev3W::new(self, 15)
    }
    #[doc = "Bit 16 - Slave_TIMERx interconnection event 4 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev4(&mut self) -> Ch0sstev4W<St3ch0setSpec> {
        Ch0sstev4W::new(self, 16)
    }
    #[doc = "Bit 17 - Slave_TIMERx interconnection event 5 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev5(&mut self) -> Ch0sstev5W<St3ch0setSpec> {
        Ch0sstev5W::new(self, 17)
    }
    #[doc = "Bit 18 - Slave_TIMERx interconnection event 6 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev6(&mut self) -> Ch0sstev6W<St3ch0setSpec> {
        Ch0sstev6W::new(self, 18)
    }
    #[doc = "Bit 19 - Slave_TIMER1 interconnection event 7 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev7(&mut self) -> Ch0sstev7W<St3ch0setSpec> {
        Ch0sstev7W::new(self, 19)
    }
    #[doc = "Bit 20 - Slave_TIMERx interconnection event 8 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sstev8(&mut self) -> Ch0sstev8W<St3ch0setSpec> {
        Ch0sstev8W::new(self, 20)
    }
    #[doc = "Bit 21 - External event 0 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev0(&mut self) -> Ch0sexev0W<St3ch0setSpec> {
        Ch0sexev0W::new(self, 21)
    }
    #[doc = "Bit 22 - External event 1 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev1(&mut self) -> Ch0sexev1W<St3ch0setSpec> {
        Ch0sexev1W::new(self, 22)
    }
    #[doc = "Bit 23 - External event 2 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev2(&mut self) -> Ch0sexev2W<St3ch0setSpec> {
        Ch0sexev2W::new(self, 23)
    }
    #[doc = "Bit 24 - External event 3 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev3(&mut self) -> Ch0sexev3W<St3ch0setSpec> {
        Ch0sexev3W::new(self, 24)
    }
    #[doc = "Bit 25 - External event 4 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev4(&mut self) -> Ch0sexev4W<St3ch0setSpec> {
        Ch0sexev4W::new(self, 25)
    }
    #[doc = "Bit 26 - External event 5 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev5(&mut self) -> Ch0sexev5W<St3ch0setSpec> {
        Ch0sexev5W::new(self, 26)
    }
    #[doc = "Bit 27 - External event 6 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev6(&mut self) -> Ch0sexev6W<St3ch0setSpec> {
        Ch0sexev6W::new(self, 27)
    }
    #[doc = "Bit 28 - External event 7 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev7(&mut self) -> Ch0sexev7W<St3ch0setSpec> {
        Ch0sexev7W::new(self, 28)
    }
    #[doc = "Bit 29 - External event 8 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev8(&mut self) -> Ch0sexev8W<St3ch0setSpec> {
        Ch0sexev8W::new(self, 29)
    }
    #[doc = "Bit 30 - External event 9 generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sexev9(&mut self) -> Ch0sexev9W<St3ch0setSpec> {
        Ch0sexev9W::new(self, 30)
    }
    #[doc = "Bit 31 - Update event generates channel 0"]
    #[inline(always)]
    #[must_use]
    pub fn ch0sup(&mut self) -> Ch0supW<St3ch0setSpec> {
        Ch0supW::new(self, 31)
    }
}
#[doc = "SHRTIMER Slave_TIMERx channel 0 set request register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`st3ch0set::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`st3ch0set::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct St3ch0setSpec;
impl crate::RegisterSpec for St3ch0setSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`st3ch0set::R`](R) reader structure"]
impl crate::Readable for St3ch0setSpec {}
#[doc = "`write(|w| ..)` method takes [`st3ch0set::W`](W) writer structure"]
impl crate::Writable for St3ch0setSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ST3CH0SET to value 0"]
impl crate::Resettable for St3ch0setSpec {
    const RESET_VALUE: u32 = 0;
}
