arch                       	circuit        	crit_path_delay_(mcw)	clk_to_clk_cpd	clk_to_clk2_cpd	clk_to_input_cpd	clk_to_output_cpd	clk2_to_clk2_cpd	clk2_to_clk_cpd	clk2_to_input_cpd	clk2_to_output_cpd	input_to_input_cpd	input_to_clk_cpd	input_to_clk2_cpd	input_to_output_cpd	output_to_output_cpd	output_to_clk_cpd	output_to_clk2_cpd	output_to_input_cpd	clk_to_clk_hold_slack	clk_to_clk2_hold_slack	clk_to_input_hold_slack	clk_to_output_hold_slack	clk2_to_clk2_hold_slack	clk2_to_clk_hold_slack	clk2_to_input_hold_slack	clk2_to_output_hold_slack	input_to_input_hold_slack	input_to_clk_hold_slack	input_to_clk2_hold_slack	input_to_output_hold_slack	output_to_output_hold_slack	output_to_clk_hold_slack	output_to_clk2_hold_slack	output_to_input_hold_slack
k6_frac_N10_mem32K_40nm.xml	multiclock.blif	1.68624              	0.595         	0.839813       	-1              	2.15542          	0.57            	0.814813       	-1               	1.68624           	-1                	0.82141         	-1               	2.15542            	-1                  	-1               	-1                	-1                 	0.363                	1.85781               	-1                     	-1.03458                	0.388                  	3.38281               	-1                      	1.63624                  	-1                       	3.38941                	-1                      	-1.03458                  	-1                         	-1                      	-1                       	-1                        
