
Sigmundr_integration_V0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f594  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000678  0800f764  0800f764  0001f764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800fddc  0800fddc  0001fddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800fde4  0800fde4  0001fde4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800fde8  0800fde8  0001fde8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f4  20000000  0800fdec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003660  200001f8  0800ffe0  000201f8  2**3
                  ALLOC
  8 ._user_heap_stack 00006000  20003858  0800ffe0  00023858  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002808f  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000485e  00000000  00000000  000482b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001ca8  00000000  00000000  0004cb18  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001c78  00000000  00000000  0004e7c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e478  00000000  00000000  00050438  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00008335  00000000  00000000  0005e8b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00066be5  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000085e0  00000000  00000000  00066c64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f74c 	.word	0x0800f74c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001fc 	.word	0x200001fc
 800020c:	0800f74c 	.word	0x0800f74c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f092 0f00 	teq	r2, #0
 80005ba:	bf14      	ite	ne
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d0:	e720      	b.n	8000414 <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aedc 	beq.w	80003c2 <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6c1      	b.n	80003c2 <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_ldivmod>:
 8000c90:	b97b      	cbnz	r3, 8000cb2 <__aeabi_ldivmod+0x22>
 8000c92:	b972      	cbnz	r2, 8000cb2 <__aeabi_ldivmod+0x22>
 8000c94:	2900      	cmp	r1, #0
 8000c96:	bfbe      	ittt	lt
 8000c98:	2000      	movlt	r0, #0
 8000c9a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c9e:	e006      	blt.n	8000cae <__aeabi_ldivmod+0x1e>
 8000ca0:	bf08      	it	eq
 8000ca2:	2800      	cmpeq	r0, #0
 8000ca4:	bf1c      	itt	ne
 8000ca6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000caa:	f04f 30ff 	movne.w	r0, #4294967295
 8000cae:	f000 b9c5 	b.w	800103c <__aeabi_idiv0>
 8000cb2:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cba:	2900      	cmp	r1, #0
 8000cbc:	db09      	blt.n	8000cd2 <__aeabi_ldivmod+0x42>
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	db1a      	blt.n	8000cf8 <__aeabi_ldivmod+0x68>
 8000cc2:	f000 f84d 	bl	8000d60 <__udivmoddi4>
 8000cc6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cce:	b004      	add	sp, #16
 8000cd0:	4770      	bx	lr
 8000cd2:	4240      	negs	r0, r0
 8000cd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	db1b      	blt.n	8000d14 <__aeabi_ldivmod+0x84>
 8000cdc:	f000 f840 	bl	8000d60 <__udivmoddi4>
 8000ce0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce8:	b004      	add	sp, #16
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	4770      	bx	lr
 8000cf8:	4252      	negs	r2, r2
 8000cfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cfe:	f000 f82f 	bl	8000d60 <__udivmoddi4>
 8000d02:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d0a:	b004      	add	sp, #16
 8000d0c:	4240      	negs	r0, r0
 8000d0e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d12:	4770      	bx	lr
 8000d14:	4252      	negs	r2, r2
 8000d16:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1a:	f000 f821 	bl	8000d60 <__udivmoddi4>
 8000d1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d26:	b004      	add	sp, #16
 8000d28:	4252      	negs	r2, r2
 8000d2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2e:	4770      	bx	lr

08000d30 <__aeabi_uldivmod>:
 8000d30:	b953      	cbnz	r3, 8000d48 <__aeabi_uldivmod+0x18>
 8000d32:	b94a      	cbnz	r2, 8000d48 <__aeabi_uldivmod+0x18>
 8000d34:	2900      	cmp	r1, #0
 8000d36:	bf08      	it	eq
 8000d38:	2800      	cmpeq	r0, #0
 8000d3a:	bf1c      	itt	ne
 8000d3c:	f04f 31ff 	movne.w	r1, #4294967295
 8000d40:	f04f 30ff 	movne.w	r0, #4294967295
 8000d44:	f000 b97a 	b.w	800103c <__aeabi_idiv0>
 8000d48:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d4c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d50:	f000 f806 	bl	8000d60 <__udivmoddi4>
 8000d54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d5c:	b004      	add	sp, #16
 8000d5e:	4770      	bx	lr

08000d60 <__udivmoddi4>:
 8000d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d64:	468c      	mov	ip, r1
 8000d66:	460d      	mov	r5, r1
 8000d68:	4604      	mov	r4, r0
 8000d6a:	9e08      	ldr	r6, [sp, #32]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d151      	bne.n	8000e14 <__udivmoddi4+0xb4>
 8000d70:	428a      	cmp	r2, r1
 8000d72:	4617      	mov	r7, r2
 8000d74:	d96d      	bls.n	8000e52 <__udivmoddi4+0xf2>
 8000d76:	fab2 fe82 	clz	lr, r2
 8000d7a:	f1be 0f00 	cmp.w	lr, #0
 8000d7e:	d00b      	beq.n	8000d98 <__udivmoddi4+0x38>
 8000d80:	f1ce 0c20 	rsb	ip, lr, #32
 8000d84:	fa01 f50e 	lsl.w	r5, r1, lr
 8000d88:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d8c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000d90:	ea4c 0c05 	orr.w	ip, ip, r5
 8000d94:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d98:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000d9c:	0c25      	lsrs	r5, r4, #16
 8000d9e:	fbbc f8fa 	udiv	r8, ip, sl
 8000da2:	fa1f f987 	uxth.w	r9, r7
 8000da6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000daa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000dae:	fb08 f309 	mul.w	r3, r8, r9
 8000db2:	42ab      	cmp	r3, r5
 8000db4:	d90a      	bls.n	8000dcc <__udivmoddi4+0x6c>
 8000db6:	19ed      	adds	r5, r5, r7
 8000db8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000dbc:	f080 8123 	bcs.w	8001006 <__udivmoddi4+0x2a6>
 8000dc0:	42ab      	cmp	r3, r5
 8000dc2:	f240 8120 	bls.w	8001006 <__udivmoddi4+0x2a6>
 8000dc6:	f1a8 0802 	sub.w	r8, r8, #2
 8000dca:	443d      	add	r5, r7
 8000dcc:	1aed      	subs	r5, r5, r3
 8000dce:	b2a4      	uxth	r4, r4
 8000dd0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000dd4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000dd8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ddc:	fb00 f909 	mul.w	r9, r0, r9
 8000de0:	45a1      	cmp	r9, r4
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x98>
 8000de4:	19e4      	adds	r4, r4, r7
 8000de6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dea:	f080 810a 	bcs.w	8001002 <__udivmoddi4+0x2a2>
 8000dee:	45a1      	cmp	r9, r4
 8000df0:	f240 8107 	bls.w	8001002 <__udivmoddi4+0x2a2>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 0409 	sub.w	r4, r4, r9
 8000dfc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e00:	2100      	movs	r1, #0
 8000e02:	2e00      	cmp	r6, #0
 8000e04:	d061      	beq.n	8000eca <__udivmoddi4+0x16a>
 8000e06:	fa24 f40e 	lsr.w	r4, r4, lr
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	6034      	str	r4, [r6, #0]
 8000e0e:	6073      	str	r3, [r6, #4]
 8000e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xc8>
 8000e18:	2e00      	cmp	r6, #0
 8000e1a:	d054      	beq.n	8000ec6 <__udivmoddi4+0x166>
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000e22:	4608      	mov	r0, r1
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	fab3 f183 	clz	r1, r3
 8000e2c:	2900      	cmp	r1, #0
 8000e2e:	f040 808e 	bne.w	8000f4e <__udivmoddi4+0x1ee>
 8000e32:	42ab      	cmp	r3, r5
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xdc>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 80fa 	bhi.w	8001030 <__udivmoddi4+0x2d0>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb65 0503 	sbc.w	r5, r5, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	46ac      	mov	ip, r5
 8000e46:	2e00      	cmp	r6, #0
 8000e48:	d03f      	beq.n	8000eca <__udivmoddi4+0x16a>
 8000e4a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	b912      	cbnz	r2, 8000e5a <__udivmoddi4+0xfa>
 8000e54:	2701      	movs	r7, #1
 8000e56:	fbb7 f7f2 	udiv	r7, r7, r2
 8000e5a:	fab7 fe87 	clz	lr, r7
 8000e5e:	f1be 0f00 	cmp.w	lr, #0
 8000e62:	d134      	bne.n	8000ece <__udivmoddi4+0x16e>
 8000e64:	1beb      	subs	r3, r5, r7
 8000e66:	0c3a      	lsrs	r2, r7, #16
 8000e68:	fa1f fc87 	uxth.w	ip, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000e72:	0c25      	lsrs	r5, r4, #16
 8000e74:	fb02 3318 	mls	r3, r2, r8, r3
 8000e78:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e7c:	fb0c f308 	mul.w	r3, ip, r8
 8000e80:	42ab      	cmp	r3, r5
 8000e82:	d907      	bls.n	8000e94 <__udivmoddi4+0x134>
 8000e84:	19ed      	adds	r5, r5, r7
 8000e86:	f108 30ff 	add.w	r0, r8, #4294967295
 8000e8a:	d202      	bcs.n	8000e92 <__udivmoddi4+0x132>
 8000e8c:	42ab      	cmp	r3, r5
 8000e8e:	f200 80d1 	bhi.w	8001034 <__udivmoddi4+0x2d4>
 8000e92:	4680      	mov	r8, r0
 8000e94:	1aed      	subs	r5, r5, r3
 8000e96:	b2a3      	uxth	r3, r4
 8000e98:	fbb5 f0f2 	udiv	r0, r5, r2
 8000e9c:	fb02 5510 	mls	r5, r2, r0, r5
 8000ea0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000ea4:	fb0c fc00 	mul.w	ip, ip, r0
 8000ea8:	45a4      	cmp	ip, r4
 8000eaa:	d907      	bls.n	8000ebc <__udivmoddi4+0x15c>
 8000eac:	19e4      	adds	r4, r4, r7
 8000eae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x15a>
 8000eb4:	45a4      	cmp	ip, r4
 8000eb6:	f200 80b8 	bhi.w	800102a <__udivmoddi4+0x2ca>
 8000eba:	4618      	mov	r0, r3
 8000ebc:	eba4 040c 	sub.w	r4, r4, ip
 8000ec0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ec4:	e79d      	b.n	8000e02 <__udivmoddi4+0xa2>
 8000ec6:	4631      	mov	r1, r6
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ece:	f1ce 0420 	rsb	r4, lr, #32
 8000ed2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000ed6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000eda:	fa20 f804 	lsr.w	r8, r0, r4
 8000ede:	0c3a      	lsrs	r2, r7, #16
 8000ee0:	fa25 f404 	lsr.w	r4, r5, r4
 8000ee4:	ea48 0803 	orr.w	r8, r8, r3
 8000ee8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000eec:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000ef0:	fb02 4411 	mls	r4, r2, r1, r4
 8000ef4:	fa1f fc87 	uxth.w	ip, r7
 8000ef8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000efc:	fb01 f30c 	mul.w	r3, r1, ip
 8000f00:	42ab      	cmp	r3, r5
 8000f02:	fa00 f40e 	lsl.w	r4, r0, lr
 8000f06:	d909      	bls.n	8000f1c <__udivmoddi4+0x1bc>
 8000f08:	19ed      	adds	r5, r5, r7
 8000f0a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000f0e:	f080 808a 	bcs.w	8001026 <__udivmoddi4+0x2c6>
 8000f12:	42ab      	cmp	r3, r5
 8000f14:	f240 8087 	bls.w	8001026 <__udivmoddi4+0x2c6>
 8000f18:	3902      	subs	r1, #2
 8000f1a:	443d      	add	r5, r7
 8000f1c:	1aeb      	subs	r3, r5, r3
 8000f1e:	fa1f f588 	uxth.w	r5, r8
 8000f22:	fbb3 f0f2 	udiv	r0, r3, r2
 8000f26:	fb02 3310 	mls	r3, r2, r0, r3
 8000f2a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000f2e:	fb00 f30c 	mul.w	r3, r0, ip
 8000f32:	42ab      	cmp	r3, r5
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1e6>
 8000f36:	19ed      	adds	r5, r5, r7
 8000f38:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f3c:	d26f      	bcs.n	800101e <__udivmoddi4+0x2be>
 8000f3e:	42ab      	cmp	r3, r5
 8000f40:	d96d      	bls.n	800101e <__udivmoddi4+0x2be>
 8000f42:	3802      	subs	r0, #2
 8000f44:	443d      	add	r5, r7
 8000f46:	1aeb      	subs	r3, r5, r3
 8000f48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f4c:	e78f      	b.n	8000e6e <__udivmoddi4+0x10e>
 8000f4e:	f1c1 0720 	rsb	r7, r1, #32
 8000f52:	fa22 f807 	lsr.w	r8, r2, r7
 8000f56:	408b      	lsls	r3, r1
 8000f58:	fa05 f401 	lsl.w	r4, r5, r1
 8000f5c:	ea48 0303 	orr.w	r3, r8, r3
 8000f60:	fa20 fe07 	lsr.w	lr, r0, r7
 8000f64:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000f68:	40fd      	lsrs	r5, r7
 8000f6a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000f6e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000f72:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000f76:	fb0c 5519 	mls	r5, ip, r9, r5
 8000f7a:	fa1f f883 	uxth.w	r8, r3
 8000f7e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000f82:	fb09 f408 	mul.w	r4, r9, r8
 8000f86:	42ac      	cmp	r4, r5
 8000f88:	fa02 f201 	lsl.w	r2, r2, r1
 8000f8c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x244>
 8000f92:	18ed      	adds	r5, r5, r3
 8000f94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f98:	d243      	bcs.n	8001022 <__udivmoddi4+0x2c2>
 8000f9a:	42ac      	cmp	r4, r5
 8000f9c:	d941      	bls.n	8001022 <__udivmoddi4+0x2c2>
 8000f9e:	f1a9 0902 	sub.w	r9, r9, #2
 8000fa2:	441d      	add	r5, r3
 8000fa4:	1b2d      	subs	r5, r5, r4
 8000fa6:	fa1f fe8e 	uxth.w	lr, lr
 8000faa:	fbb5 f0fc 	udiv	r0, r5, ip
 8000fae:	fb0c 5510 	mls	r5, ip, r0, r5
 8000fb2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000fb6:	fb00 f808 	mul.w	r8, r0, r8
 8000fba:	45a0      	cmp	r8, r4
 8000fbc:	d907      	bls.n	8000fce <__udivmoddi4+0x26e>
 8000fbe:	18e4      	adds	r4, r4, r3
 8000fc0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000fc4:	d229      	bcs.n	800101a <__udivmoddi4+0x2ba>
 8000fc6:	45a0      	cmp	r8, r4
 8000fc8:	d927      	bls.n	800101a <__udivmoddi4+0x2ba>
 8000fca:	3802      	subs	r0, #2
 8000fcc:	441c      	add	r4, r3
 8000fce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fd2:	eba4 0408 	sub.w	r4, r4, r8
 8000fd6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fda:	454c      	cmp	r4, r9
 8000fdc:	46c6      	mov	lr, r8
 8000fde:	464d      	mov	r5, r9
 8000fe0:	d315      	bcc.n	800100e <__udivmoddi4+0x2ae>
 8000fe2:	d012      	beq.n	800100a <__udivmoddi4+0x2aa>
 8000fe4:	b156      	cbz	r6, 8000ffc <__udivmoddi4+0x29c>
 8000fe6:	ebba 030e 	subs.w	r3, sl, lr
 8000fea:	eb64 0405 	sbc.w	r4, r4, r5
 8000fee:	fa04 f707 	lsl.w	r7, r4, r7
 8000ff2:	40cb      	lsrs	r3, r1
 8000ff4:	431f      	orrs	r7, r3
 8000ff6:	40cc      	lsrs	r4, r1
 8000ff8:	6037      	str	r7, [r6, #0]
 8000ffa:	6074      	str	r4, [r6, #4]
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001002:	4618      	mov	r0, r3
 8001004:	e6f8      	b.n	8000df8 <__udivmoddi4+0x98>
 8001006:	4690      	mov	r8, r2
 8001008:	e6e0      	b.n	8000dcc <__udivmoddi4+0x6c>
 800100a:	45c2      	cmp	sl, r8
 800100c:	d2ea      	bcs.n	8000fe4 <__udivmoddi4+0x284>
 800100e:	ebb8 0e02 	subs.w	lr, r8, r2
 8001012:	eb69 0503 	sbc.w	r5, r9, r3
 8001016:	3801      	subs	r0, #1
 8001018:	e7e4      	b.n	8000fe4 <__udivmoddi4+0x284>
 800101a:	4628      	mov	r0, r5
 800101c:	e7d7      	b.n	8000fce <__udivmoddi4+0x26e>
 800101e:	4640      	mov	r0, r8
 8001020:	e791      	b.n	8000f46 <__udivmoddi4+0x1e6>
 8001022:	4681      	mov	r9, r0
 8001024:	e7be      	b.n	8000fa4 <__udivmoddi4+0x244>
 8001026:	4601      	mov	r1, r0
 8001028:	e778      	b.n	8000f1c <__udivmoddi4+0x1bc>
 800102a:	3802      	subs	r0, #2
 800102c:	443c      	add	r4, r7
 800102e:	e745      	b.n	8000ebc <__udivmoddi4+0x15c>
 8001030:	4608      	mov	r0, r1
 8001032:	e708      	b.n	8000e46 <__udivmoddi4+0xe6>
 8001034:	f1a8 0802 	sub.w	r8, r8, #2
 8001038:	443d      	add	r5, r7
 800103a:	e72b      	b.n	8000e94 <__udivmoddi4+0x134>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001044:	4a0e      	ldr	r2, [pc, #56]	; (8001080 <HAL_Init+0x40>)
 8001046:	4b0e      	ldr	r3, [pc, #56]	; (8001080 <HAL_Init+0x40>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800104e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001050:	4a0b      	ldr	r2, [pc, #44]	; (8001080 <HAL_Init+0x40>)
 8001052:	4b0b      	ldr	r3, [pc, #44]	; (8001080 <HAL_Init+0x40>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800105a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800105c:	4a08      	ldr	r2, [pc, #32]	; (8001080 <HAL_Init+0x40>)
 800105e:	4b08      	ldr	r3, [pc, #32]	; (8001080 <HAL_Init+0x40>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001066:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001068:	2003      	movs	r0, #3
 800106a:	f000 fbe1 	bl	8001830 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800106e:	2000      	movs	r0, #0
 8001070:	f000 f808 	bl	8001084 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001074:	f00b f972 	bl	800c35c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001078:	2300      	movs	r3, #0
}
 800107a:	4618      	mov	r0, r3
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40023c00 	.word	0x40023c00

08001084 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800108c:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <HAL_InitTick+0x54>)
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	4b12      	ldr	r3, [pc, #72]	; (80010dc <HAL_InitTick+0x58>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	4619      	mov	r1, r3
 8001096:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800109a:	fbb3 f3f1 	udiv	r3, r3, r1
 800109e:	fbb2 f3f3 	udiv	r3, r2, r3
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 fc07 	bl	80018b6 <HAL_SYSTICK_Config>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e00e      	b.n	80010d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2b0f      	cmp	r3, #15
 80010b6:	d80a      	bhi.n	80010ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010b8:	2200      	movs	r2, #0
 80010ba:	6879      	ldr	r1, [r7, #4]
 80010bc:	f04f 30ff 	mov.w	r0, #4294967295
 80010c0:	f000 fbc1 	bl	8001846 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010c4:	4a06      	ldr	r2, [pc, #24]	; (80010e0 <HAL_InitTick+0x5c>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ca:	2300      	movs	r3, #0
 80010cc:	e000      	b.n	80010d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	2000001c 	.word	0x2000001c
 80010dc:	20000004 	.word	0x20000004
 80010e0:	20000000 	.word	0x20000000

080010e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010e8:	4b06      	ldr	r3, [pc, #24]	; (8001104 <HAL_IncTick+0x20>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	461a      	mov	r2, r3
 80010ee:	4b06      	ldr	r3, [pc, #24]	; (8001108 <HAL_IncTick+0x24>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4413      	add	r3, r2
 80010f4:	4a04      	ldr	r2, [pc, #16]	; (8001108 <HAL_IncTick+0x24>)
 80010f6:	6013      	str	r3, [r2, #0]
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	20000004 	.word	0x20000004
 8001108:	20001014 	.word	0x20001014

0800110c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  return uwTick;
 8001110:	4b03      	ldr	r3, [pc, #12]	; (8001120 <HAL_GetTick+0x14>)
 8001112:	681b      	ldr	r3, [r3, #0]
}
 8001114:	4618      	mov	r0, r3
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	20001014 	.word	0x20001014

08001124 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800112c:	f7ff ffee 	bl	800110c <HAL_GetTick>
 8001130:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800113c:	d005      	beq.n	800114a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800113e:	4b09      	ldr	r3, [pc, #36]	; (8001164 <HAL_Delay+0x40>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	461a      	mov	r2, r3
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	4413      	add	r3, r2
 8001148:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800114a:	bf00      	nop
 800114c:	f7ff ffde 	bl	800110c <HAL_GetTick>
 8001150:	4602      	mov	r2, r0
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	1ad2      	subs	r2, r2, r3
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	429a      	cmp	r2, r3
 800115a:	d3f7      	bcc.n	800114c <HAL_Delay+0x28>
  {
  }
}
 800115c:	bf00      	nop
 800115e:	3710      	adds	r7, #16
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	20000004 	.word	0x20000004

08001168 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001170:	2300      	movs	r3, #0
 8001172:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d101      	bne.n	800117e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e033      	b.n	80011e6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001182:	2b00      	cmp	r3, #0
 8001184:	d109      	bne.n	800119a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f00b f910 	bl	800c3ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2200      	movs	r2, #0
 8001190:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2200      	movs	r2, #0
 8001196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119e:	f003 0310 	and.w	r3, r3, #16
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d118      	bne.n	80011d8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011aa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80011ae:	f023 0302 	bic.w	r3, r3, #2
 80011b2:	f043 0202 	orr.w	r2, r3, #2
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	f000 f94c 	bl	8001458 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2200      	movs	r2, #0
 80011c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ca:	f023 0303 	bic.w	r3, r3, #3
 80011ce:	f043 0201 	orr.w	r2, r3, #1
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	641a      	str	r2, [r3, #64]	; 0x40
 80011d6:	e001      	b.n	80011dc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3710      	adds	r7, #16
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
	...

080011f0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80011f0:	b490      	push	{r4, r7}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80011fa:	2300      	movs	r3, #0
 80011fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001204:	2b01      	cmp	r3, #1
 8001206:	d101      	bne.n	800120c <HAL_ADC_ConfigChannel+0x1c>
 8001208:	2302      	movs	r3, #2
 800120a:	e115      	b.n	8001438 <HAL_ADC_ConfigChannel+0x248>
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2201      	movs	r2, #1
 8001210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2b09      	cmp	r3, #9
 800121a:	d926      	bls.n	800126a <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	68d9      	ldr	r1, [r3, #12]
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	b29b      	uxth	r3, r3
 800122c:	4618      	mov	r0, r3
 800122e:	4603      	mov	r3, r0
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	4403      	add	r3, r0
 8001234:	3b1e      	subs	r3, #30
 8001236:	2007      	movs	r0, #7
 8001238:	fa00 f303 	lsl.w	r3, r0, r3
 800123c:	43db      	mvns	r3, r3
 800123e:	400b      	ands	r3, r1
 8001240:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	68d9      	ldr	r1, [r3, #12]
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	6898      	ldr	r0, [r3, #8]
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	b29b      	uxth	r3, r3
 8001256:	461c      	mov	r4, r3
 8001258:	4623      	mov	r3, r4
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	4423      	add	r3, r4
 800125e:	3b1e      	subs	r3, #30
 8001260:	fa00 f303 	lsl.w	r3, r0, r3
 8001264:	430b      	orrs	r3, r1
 8001266:	60d3      	str	r3, [r2, #12]
 8001268:	e023      	b.n	80012b2 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	6919      	ldr	r1, [r3, #16]
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	b29b      	uxth	r3, r3
 800127a:	4618      	mov	r0, r3
 800127c:	4603      	mov	r3, r0
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	4403      	add	r3, r0
 8001282:	2007      	movs	r0, #7
 8001284:	fa00 f303 	lsl.w	r3, r0, r3
 8001288:	43db      	mvns	r3, r3
 800128a:	400b      	ands	r3, r1
 800128c:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	6919      	ldr	r1, [r3, #16]
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	6898      	ldr	r0, [r3, #8]
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	461c      	mov	r4, r3
 80012a4:	4623      	mov	r3, r4
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	4423      	add	r3, r4
 80012aa:	fa00 f303 	lsl.w	r3, r0, r3
 80012ae:	430b      	orrs	r3, r1
 80012b0:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	2b06      	cmp	r3, #6
 80012b8:	d824      	bhi.n	8001304 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6819      	ldr	r1, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685a      	ldr	r2, [r3, #4]
 80012c8:	4613      	mov	r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	4413      	add	r3, r2
 80012ce:	3b05      	subs	r3, #5
 80012d0:	221f      	movs	r2, #31
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	43db      	mvns	r3, r3
 80012d8:	4003      	ands	r3, r0
 80012da:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6819      	ldr	r1, [r3, #0]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	461c      	mov	r4, r3
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685a      	ldr	r2, [r3, #4]
 80012f2:	4613      	mov	r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	4413      	add	r3, r2
 80012f8:	3b05      	subs	r3, #5
 80012fa:	fa04 f303 	lsl.w	r3, r4, r3
 80012fe:	4303      	orrs	r3, r0
 8001300:	634b      	str	r3, [r1, #52]	; 0x34
 8001302:	e04c      	b.n	800139e <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	2b0c      	cmp	r3, #12
 800130a:	d824      	bhi.n	8001356 <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6819      	ldr	r1, [r3, #0]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685a      	ldr	r2, [r3, #4]
 800131a:	4613      	mov	r3, r2
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	4413      	add	r3, r2
 8001320:	3b23      	subs	r3, #35	; 0x23
 8001322:	221f      	movs	r2, #31
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	4003      	ands	r3, r0
 800132c:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6819      	ldr	r1, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	b29b      	uxth	r3, r3
 800133e:	461c      	mov	r4, r3
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685a      	ldr	r2, [r3, #4]
 8001344:	4613      	mov	r3, r2
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	4413      	add	r3, r2
 800134a:	3b23      	subs	r3, #35	; 0x23
 800134c:	fa04 f303 	lsl.w	r3, r4, r3
 8001350:	4303      	orrs	r3, r0
 8001352:	630b      	str	r3, [r1, #48]	; 0x30
 8001354:	e023      	b.n	800139e <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6819      	ldr	r1, [r3, #0]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685a      	ldr	r2, [r3, #4]
 8001364:	4613      	mov	r3, r2
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	4413      	add	r3, r2
 800136a:	3b41      	subs	r3, #65	; 0x41
 800136c:	221f      	movs	r2, #31
 800136e:	fa02 f303 	lsl.w	r3, r2, r3
 8001372:	43db      	mvns	r3, r3
 8001374:	4003      	ands	r3, r0
 8001376:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6819      	ldr	r1, [r3, #0]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	b29b      	uxth	r3, r3
 8001388:	461c      	mov	r4, r3
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685a      	ldr	r2, [r3, #4]
 800138e:	4613      	mov	r3, r2
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	4413      	add	r3, r2
 8001394:	3b41      	subs	r3, #65	; 0x41
 8001396:	fa04 f303 	lsl.w	r3, r4, r3
 800139a:	4303      	orrs	r3, r0
 800139c:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800139e:	4b29      	ldr	r3, [pc, #164]	; (8001444 <HAL_ADC_ConfigChannel+0x254>)
 80013a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a28      	ldr	r2, [pc, #160]	; (8001448 <HAL_ADC_ConfigChannel+0x258>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d10f      	bne.n	80013cc <HAL_ADC_ConfigChannel+0x1dc>
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2b12      	cmp	r3, #18
 80013b2:	d10b      	bne.n	80013cc <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a1d      	ldr	r2, [pc, #116]	; (8001448 <HAL_ADC_ConfigChannel+0x258>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d12b      	bne.n	800142e <HAL_ADC_ConfigChannel+0x23e>
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a1c      	ldr	r2, [pc, #112]	; (800144c <HAL_ADC_ConfigChannel+0x25c>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d003      	beq.n	80013e8 <HAL_ADC_ConfigChannel+0x1f8>
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b11      	cmp	r3, #17
 80013e6:	d122      	bne.n	800142e <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a11      	ldr	r2, [pc, #68]	; (800144c <HAL_ADC_ConfigChannel+0x25c>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d111      	bne.n	800142e <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800140a:	4b11      	ldr	r3, [pc, #68]	; (8001450 <HAL_ADC_ConfigChannel+0x260>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a11      	ldr	r2, [pc, #68]	; (8001454 <HAL_ADC_ConfigChannel+0x264>)
 8001410:	fba2 2303 	umull	r2, r3, r2, r3
 8001414:	0c9a      	lsrs	r2, r3, #18
 8001416:	4613      	mov	r3, r2
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	4413      	add	r3, r2
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001420:	e002      	b.n	8001428 <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	3b01      	subs	r3, #1
 8001426:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d1f9      	bne.n	8001422 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2200      	movs	r2, #0
 8001432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001436:	2300      	movs	r3, #0
}
 8001438:	4618      	mov	r0, r3
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bc90      	pop	{r4, r7}
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	40012300 	.word	0x40012300
 8001448:	40012000 	.word	0x40012000
 800144c:	10000012 	.word	0x10000012
 8001450:	2000001c 	.word	0x2000001c
 8001454:	431bde83 	.word	0x431bde83

08001458 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001460:	4b79      	ldr	r3, [pc, #484]	; (8001648 <ADC_Init+0x1f0>)
 8001462:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	685a      	ldr	r2, [r3, #4]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	431a      	orrs	r2, r3
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	6812      	ldr	r2, [r2, #0]
 8001486:	6852      	ldr	r2, [r2, #4]
 8001488:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800148c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	6812      	ldr	r2, [r2, #0]
 8001496:	6851      	ldr	r1, [r2, #4]
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	6912      	ldr	r2, [r2, #16]
 800149c:	0212      	lsls	r2, r2, #8
 800149e:	430a      	orrs	r2, r1
 80014a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	6812      	ldr	r2, [r2, #0]
 80014aa:	6852      	ldr	r2, [r2, #4]
 80014ac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80014b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	6812      	ldr	r2, [r2, #0]
 80014ba:	6851      	ldr	r1, [r2, #4]
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	6892      	ldr	r2, [r2, #8]
 80014c0:	430a      	orrs	r2, r1
 80014c2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	6812      	ldr	r2, [r2, #0]
 80014cc:	6892      	ldr	r2, [r2, #8]
 80014ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	6812      	ldr	r2, [r2, #0]
 80014dc:	6891      	ldr	r1, [r2, #8]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	68d2      	ldr	r2, [r2, #12]
 80014e2:	430a      	orrs	r2, r1
 80014e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ea:	4a58      	ldr	r2, [pc, #352]	; (800164c <ADC_Init+0x1f4>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d022      	beq.n	8001536 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	6812      	ldr	r2, [r2, #0]
 80014f8:	6892      	ldr	r2, [r2, #8]
 80014fa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	6812      	ldr	r2, [r2, #0]
 8001508:	6891      	ldr	r1, [r2, #8]
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800150e:	430a      	orrs	r2, r1
 8001510:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	687a      	ldr	r2, [r7, #4]
 8001518:	6812      	ldr	r2, [r2, #0]
 800151a:	6892      	ldr	r2, [r2, #8]
 800151c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001520:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	6812      	ldr	r2, [r2, #0]
 800152a:	6891      	ldr	r1, [r2, #8]
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001530:	430a      	orrs	r2, r1
 8001532:	609a      	str	r2, [r3, #8]
 8001534:	e00f      	b.n	8001556 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	6812      	ldr	r2, [r2, #0]
 800153e:	6892      	ldr	r2, [r2, #8]
 8001540:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001544:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	6812      	ldr	r2, [r2, #0]
 800154e:	6892      	ldr	r2, [r2, #8]
 8001550:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001554:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	6812      	ldr	r2, [r2, #0]
 800155e:	6892      	ldr	r2, [r2, #8]
 8001560:	f022 0202 	bic.w	r2, r2, #2
 8001564:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	6812      	ldr	r2, [r2, #0]
 800156e:	6891      	ldr	r1, [r2, #8]
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	7e12      	ldrb	r2, [r2, #24]
 8001574:	0052      	lsls	r2, r2, #1
 8001576:	430a      	orrs	r2, r1
 8001578:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d01b      	beq.n	80015bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	687a      	ldr	r2, [r7, #4]
 800158a:	6812      	ldr	r2, [r2, #0]
 800158c:	6852      	ldr	r2, [r2, #4]
 800158e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001592:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	6812      	ldr	r2, [r2, #0]
 800159c:	6852      	ldr	r2, [r2, #4]
 800159e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80015a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	6812      	ldr	r2, [r2, #0]
 80015ac:	6851      	ldr	r1, [r2, #4]
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80015b2:	3a01      	subs	r2, #1
 80015b4:	0352      	lsls	r2, r2, #13
 80015b6:	430a      	orrs	r2, r1
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	e007      	b.n	80015cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	6812      	ldr	r2, [r2, #0]
 80015c4:	6852      	ldr	r2, [r2, #4]
 80015c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	6812      	ldr	r2, [r2, #0]
 80015d4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80015d6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80015da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	6812      	ldr	r2, [r2, #0]
 80015e4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	69d2      	ldr	r2, [r2, #28]
 80015ea:	3a01      	subs	r2, #1
 80015ec:	0512      	lsls	r2, r2, #20
 80015ee:	430a      	orrs	r2, r1
 80015f0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	6812      	ldr	r2, [r2, #0]
 80015fa:	6892      	ldr	r2, [r2, #8]
 80015fc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001600:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	6812      	ldr	r2, [r2, #0]
 800160a:	6891      	ldr	r1, [r2, #8]
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8001612:	0252      	lsls	r2, r2, #9
 8001614:	430a      	orrs	r2, r1
 8001616:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	6812      	ldr	r2, [r2, #0]
 8001620:	6892      	ldr	r2, [r2, #8]
 8001622:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001626:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	6812      	ldr	r2, [r2, #0]
 8001630:	6891      	ldr	r1, [r2, #8]
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	6952      	ldr	r2, [r2, #20]
 8001636:	0292      	lsls	r2, r2, #10
 8001638:	430a      	orrs	r2, r1
 800163a:	609a      	str	r2, [r3, #8]
}
 800163c:	bf00      	nop
 800163e:	3714      	adds	r7, #20
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr
 8001648:	40012300 	.word	0x40012300
 800164c:	0f000001 	.word	0x0f000001

08001650 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f003 0307 	and.w	r3, r3, #7
 800165e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001660:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <__NVIC_SetPriorityGrouping+0x44>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001666:	68ba      	ldr	r2, [r7, #8]
 8001668:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800166c:	4013      	ands	r3, r2
 800166e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001678:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800167c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001680:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001682:	4a04      	ldr	r2, [pc, #16]	; (8001694 <__NVIC_SetPriorityGrouping+0x44>)
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	60d3      	str	r3, [r2, #12]
}
 8001688:	bf00      	nop
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	e000ed00 	.word	0xe000ed00

08001698 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800169c:	4b04      	ldr	r3, [pc, #16]	; (80016b0 <__NVIC_GetPriorityGrouping+0x18>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	0a1b      	lsrs	r3, r3, #8
 80016a2:	f003 0307 	and.w	r3, r3, #7
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	db0b      	blt.n	80016de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016c6:	4909      	ldr	r1, [pc, #36]	; (80016ec <__NVIC_EnableIRQ+0x38>)
 80016c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016cc:	095b      	lsrs	r3, r3, #5
 80016ce:	79fa      	ldrb	r2, [r7, #7]
 80016d0:	f002 021f 	and.w	r2, r2, #31
 80016d4:	2001      	movs	r0, #1
 80016d6:	fa00 f202 	lsl.w	r2, r0, r2
 80016da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016de:	bf00      	nop
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	e000e100 	.word	0xe000e100

080016f0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	db10      	blt.n	8001724 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001702:	490b      	ldr	r1, [pc, #44]	; (8001730 <__NVIC_DisableIRQ+0x40>)
 8001704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001708:	095b      	lsrs	r3, r3, #5
 800170a:	79fa      	ldrb	r2, [r7, #7]
 800170c:	f002 021f 	and.w	r2, r2, #31
 8001710:	2001      	movs	r0, #1
 8001712:	fa00 f202 	lsl.w	r2, r0, r2
 8001716:	3320      	adds	r3, #32
 8001718:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800171c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001720:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	e000e100 	.word	0xe000e100

08001734 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	6039      	str	r1, [r7, #0]
 800173e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001744:	2b00      	cmp	r3, #0
 8001746:	db0a      	blt.n	800175e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001748:	490d      	ldr	r1, [pc, #52]	; (8001780 <__NVIC_SetPriority+0x4c>)
 800174a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174e:	683a      	ldr	r2, [r7, #0]
 8001750:	b2d2      	uxtb	r2, r2
 8001752:	0112      	lsls	r2, r2, #4
 8001754:	b2d2      	uxtb	r2, r2
 8001756:	440b      	add	r3, r1
 8001758:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800175c:	e00a      	b.n	8001774 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800175e:	4909      	ldr	r1, [pc, #36]	; (8001784 <__NVIC_SetPriority+0x50>)
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	f003 030f 	and.w	r3, r3, #15
 8001766:	3b04      	subs	r3, #4
 8001768:	683a      	ldr	r2, [r7, #0]
 800176a:	b2d2      	uxtb	r2, r2
 800176c:	0112      	lsls	r2, r2, #4
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	440b      	add	r3, r1
 8001772:	761a      	strb	r2, [r3, #24]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr
 8001780:	e000e100 	.word	0xe000e100
 8001784:	e000ed00 	.word	0xe000ed00

08001788 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001788:	b480      	push	{r7}
 800178a:	b089      	sub	sp, #36	; 0x24
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f003 0307 	and.w	r3, r3, #7
 800179a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	f1c3 0307 	rsb	r3, r3, #7
 80017a2:	2b04      	cmp	r3, #4
 80017a4:	bf28      	it	cs
 80017a6:	2304      	movcs	r3, #4
 80017a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	3304      	adds	r3, #4
 80017ae:	2b06      	cmp	r3, #6
 80017b0:	d902      	bls.n	80017b8 <NVIC_EncodePriority+0x30>
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	3b03      	subs	r3, #3
 80017b6:	e000      	b.n	80017ba <NVIC_EncodePriority+0x32>
 80017b8:	2300      	movs	r3, #0
 80017ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017bc:	2201      	movs	r2, #1
 80017be:	69bb      	ldr	r3, [r7, #24]
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	1e5a      	subs	r2, r3, #1
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	401a      	ands	r2, r3
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017ce:	2101      	movs	r1, #1
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	fa01 f303 	lsl.w	r3, r1, r3
 80017d6:	1e59      	subs	r1, r3, #1
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017dc:	4313      	orrs	r3, r2
         );
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3724      	adds	r7, #36	; 0x24
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
	...

080017ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3b01      	subs	r3, #1
 80017f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017fc:	d301      	bcc.n	8001802 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017fe:	2301      	movs	r3, #1
 8001800:	e00f      	b.n	8001822 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001802:	4a0a      	ldr	r2, [pc, #40]	; (800182c <SysTick_Config+0x40>)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	3b01      	subs	r3, #1
 8001808:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800180a:	210f      	movs	r1, #15
 800180c:	f04f 30ff 	mov.w	r0, #4294967295
 8001810:	f7ff ff90 	bl	8001734 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001814:	4b05      	ldr	r3, [pc, #20]	; (800182c <SysTick_Config+0x40>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800181a:	4b04      	ldr	r3, [pc, #16]	; (800182c <SysTick_Config+0x40>)
 800181c:	2207      	movs	r2, #7
 800181e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	e000e010 	.word	0xe000e010

08001830 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f7ff ff09 	bl	8001650 <__NVIC_SetPriorityGrouping>
}
 800183e:	bf00      	nop
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001846:	b580      	push	{r7, lr}
 8001848:	b086      	sub	sp, #24
 800184a:	af00      	add	r7, sp, #0
 800184c:	4603      	mov	r3, r0
 800184e:	60b9      	str	r1, [r7, #8]
 8001850:	607a      	str	r2, [r7, #4]
 8001852:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001858:	f7ff ff1e 	bl	8001698 <__NVIC_GetPriorityGrouping>
 800185c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	68b9      	ldr	r1, [r7, #8]
 8001862:	6978      	ldr	r0, [r7, #20]
 8001864:	f7ff ff90 	bl	8001788 <NVIC_EncodePriority>
 8001868:	4602      	mov	r2, r0
 800186a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800186e:	4611      	mov	r1, r2
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff ff5f 	bl	8001734 <__NVIC_SetPriority>
}
 8001876:	bf00      	nop
 8001878:	3718      	adds	r7, #24
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	b082      	sub	sp, #8
 8001882:	af00      	add	r7, sp, #0
 8001884:	4603      	mov	r3, r0
 8001886:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff ff11 	bl	80016b4 <__NVIC_EnableIRQ>
}
 8001892:	bf00      	nop
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	b082      	sub	sp, #8
 800189e:	af00      	add	r7, sp, #0
 80018a0:	4603      	mov	r3, r0
 80018a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80018a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff ff21 	bl	80016f0 <__NVIC_DisableIRQ>
}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b082      	sub	sp, #8
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f7ff ff94 	bl	80017ec <SysTick_Config>
 80018c4:	4603      	mov	r3, r0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
	...

080018d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80018dc:	f7ff fc16 	bl	800110c <HAL_GetTick>
 80018e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d101      	bne.n	80018ec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e099      	b.n	8001a20 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2200      	movs	r2, #0
 80018f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2202      	movs	r2, #2
 80018f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	6812      	ldr	r2, [r2, #0]
 8001904:	6812      	ldr	r2, [r2, #0]
 8001906:	f022 0201 	bic.w	r2, r2, #1
 800190a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800190c:	e00f      	b.n	800192e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800190e:	f7ff fbfd 	bl	800110c <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	2b05      	cmp	r3, #5
 800191a:	d908      	bls.n	800192e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2220      	movs	r2, #32
 8001920:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2203      	movs	r2, #3
 8001926:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e078      	b.n	8001a20 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0301 	and.w	r3, r3, #1
 8001938:	2b00      	cmp	r3, #0
 800193a:	d1e8      	bne.n	800190e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001944:	697a      	ldr	r2, [r7, #20]
 8001946:	4b38      	ldr	r3, [pc, #224]	; (8001a28 <HAL_DMA_Init+0x158>)
 8001948:	4013      	ands	r3, r2
 800194a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685a      	ldr	r2, [r3, #4]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800195a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	691b      	ldr	r3, [r3, #16]
 8001960:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001966:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001972:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6a1b      	ldr	r3, [r3, #32]
 8001978:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800197a:	697a      	ldr	r2, [r7, #20]
 800197c:	4313      	orrs	r3, r2
 800197e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001984:	2b04      	cmp	r3, #4
 8001986:	d107      	bne.n	8001998 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001990:	4313      	orrs	r3, r2
 8001992:	697a      	ldr	r2, [r7, #20]
 8001994:	4313      	orrs	r3, r2
 8001996:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	697a      	ldr	r2, [r7, #20]
 800199e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	695b      	ldr	r3, [r3, #20]
 80019a6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	f023 0307 	bic.w	r3, r3, #7
 80019ae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b4:	697a      	ldr	r2, [r7, #20]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019be:	2b04      	cmp	r3, #4
 80019c0:	d117      	bne.n	80019f2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c6:	697a      	ldr	r2, [r7, #20]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d00e      	beq.n	80019f2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f000 fa99 	bl	8001f0c <DMA_CheckFifoParam>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d008      	beq.n	80019f2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2240      	movs	r2, #64	; 0x40
 80019e4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2201      	movs	r2, #1
 80019ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80019ee:	2301      	movs	r3, #1
 80019f0:	e016      	b.n	8001a20 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f000 fa50 	bl	8001ea0 <DMA_CalcBaseAndBitshift>
 8001a00:	4603      	mov	r3, r0
 8001a02:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a08:	223f      	movs	r2, #63	; 0x3f
 8001a0a:	409a      	lsls	r2, r3
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2201      	movs	r2, #1
 8001a1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001a1e:	2300      	movs	r3, #0
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3718      	adds	r7, #24
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	f010803f 	.word	0xf010803f

08001a2c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
 8001a38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a42:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d101      	bne.n	8001a52 <HAL_DMA_Start_IT+0x26>
 8001a4e:	2302      	movs	r3, #2
 8001a50:	e048      	b.n	8001ae4 <HAL_DMA_Start_IT+0xb8>
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2201      	movs	r2, #1
 8001a56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d137      	bne.n	8001ad6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2202      	movs	r2, #2
 8001a6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2200      	movs	r2, #0
 8001a72:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	68b9      	ldr	r1, [r7, #8]
 8001a7a:	68f8      	ldr	r0, [r7, #12]
 8001a7c:	f000 f9e2 	bl	8001e44 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a84:	223f      	movs	r2, #63	; 0x3f
 8001a86:	409a      	lsls	r2, r3
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	68fa      	ldr	r2, [r7, #12]
 8001a92:	6812      	ldr	r2, [r2, #0]
 8001a94:	6812      	ldr	r2, [r2, #0]
 8001a96:	f042 0216 	orr.w	r2, r2, #22
 8001a9a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	68fa      	ldr	r2, [r7, #12]
 8001aa2:	6812      	ldr	r2, [r2, #0]
 8001aa4:	6952      	ldr	r2, [r2, #20]
 8001aa6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001aaa:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d007      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	68fa      	ldr	r2, [r7, #12]
 8001aba:	6812      	ldr	r2, [r2, #0]
 8001abc:	6812      	ldr	r2, [r2, #0]
 8001abe:	f042 0208 	orr.w	r2, r2, #8
 8001ac2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	68fa      	ldr	r2, [r7, #12]
 8001aca:	6812      	ldr	r2, [r2, #0]
 8001acc:	6812      	ldr	r2, [r2, #0]
 8001ace:	f042 0201 	orr.w	r2, r2, #1
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	e005      	b.n	8001ae2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ae2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3718      	adds	r7, #24
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d004      	beq.n	8001b0a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2280      	movs	r2, #128	; 0x80
 8001b04:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e00c      	b.n	8001b24 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2205      	movs	r2, #5
 8001b0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	6812      	ldr	r2, [r2, #0]
 8001b1a:	6812      	ldr	r2, [r2, #0]
 8001b1c:	f022 0201 	bic.w	r2, r2, #1
 8001b20:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b3c:	4b92      	ldr	r3, [pc, #584]	; (8001d88 <HAL_DMA_IRQHandler+0x258>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a92      	ldr	r2, [pc, #584]	; (8001d8c <HAL_DMA_IRQHandler+0x25c>)
 8001b42:	fba2 2303 	umull	r2, r3, r2, r3
 8001b46:	0a9b      	lsrs	r3, r3, #10
 8001b48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b5a:	2208      	movs	r2, #8
 8001b5c:	409a      	lsls	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	4013      	ands	r3, r2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d01a      	beq.n	8001b9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d013      	beq.n	8001b9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	6812      	ldr	r2, [r2, #0]
 8001b7c:	6812      	ldr	r2, [r2, #0]
 8001b7e:	f022 0204 	bic.w	r2, r2, #4
 8001b82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b88:	2208      	movs	r2, #8
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b94:	f043 0201 	orr.w	r2, r3, #1
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	409a      	lsls	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d012      	beq.n	8001bd2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	695b      	ldr	r3, [r3, #20]
 8001bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d00b      	beq.n	8001bd2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	409a      	lsls	r2, r3
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bca:	f043 0202 	orr.w	r2, r3, #2
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bd6:	2204      	movs	r2, #4
 8001bd8:	409a      	lsls	r2, r3
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d012      	beq.n	8001c08 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d00b      	beq.n	8001c08 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bf4:	2204      	movs	r2, #4
 8001bf6:	409a      	lsls	r2, r3
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c00:	f043 0204 	orr.w	r2, r3, #4
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c0c:	2210      	movs	r2, #16
 8001c0e:	409a      	lsls	r2, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	4013      	ands	r3, r2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d043      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0308 	and.w	r3, r3, #8
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d03c      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c2a:	2210      	movs	r2, #16
 8001c2c:	409a      	lsls	r2, r3
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d018      	beq.n	8001c72 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d108      	bne.n	8001c60 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d024      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	4798      	blx	r3
 8001c5e:	e01f      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d01b      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	4798      	blx	r3
 8001c70:	e016      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d107      	bne.n	8001c90 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	6812      	ldr	r2, [r2, #0]
 8001c88:	6812      	ldr	r2, [r2, #0]
 8001c8a:	f022 0208 	bic.w	r2, r2, #8
 8001c8e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d003      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ca4:	2220      	movs	r2, #32
 8001ca6:	409a      	lsls	r2, r3
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	4013      	ands	r3, r2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	f000 808e 	beq.w	8001dce <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0310 	and.w	r3, r3, #16
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	f000 8086 	beq.w	8001dce <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	409a      	lsls	r2, r3
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b05      	cmp	r3, #5
 8001cd8:	d136      	bne.n	8001d48 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	6812      	ldr	r2, [r2, #0]
 8001ce2:	6812      	ldr	r2, [r2, #0]
 8001ce4:	f022 0216 	bic.w	r2, r2, #22
 8001ce8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	6812      	ldr	r2, [r2, #0]
 8001cf2:	6952      	ldr	r2, [r2, #20]
 8001cf4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cf8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d103      	bne.n	8001d0a <HAL_DMA_IRQHandler+0x1da>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d007      	beq.n	8001d1a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	6812      	ldr	r2, [r2, #0]
 8001d12:	6812      	ldr	r2, [r2, #0]
 8001d14:	f022 0208 	bic.w	r2, r2, #8
 8001d18:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d1e:	223f      	movs	r2, #63	; 0x3f
 8001d20:	409a      	lsls	r2, r3
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2201      	movs	r2, #1
 8001d32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d07d      	beq.n	8001e3a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	4798      	blx	r3
        }
        return;
 8001d46:	e078      	b.n	8001e3a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d01c      	beq.n	8001d90 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d108      	bne.n	8001d76 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d030      	beq.n	8001dce <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	4798      	blx	r3
 8001d74:	e02b      	b.n	8001dce <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d027      	beq.n	8001dce <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	4798      	blx	r3
 8001d86:	e022      	b.n	8001dce <HAL_DMA_IRQHandler+0x29e>
 8001d88:	2000001c 	.word	0x2000001c
 8001d8c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d10f      	bne.n	8001dbe <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	6812      	ldr	r2, [r2, #0]
 8001da6:	6812      	ldr	r2, [r2, #0]
 8001da8:	f022 0210 	bic.w	r2, r2, #16
 8001dac:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2201      	movs	r2, #1
 8001dba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d032      	beq.n	8001e3c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d022      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2205      	movs	r2, #5
 8001de6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	6812      	ldr	r2, [r2, #0]
 8001df2:	6812      	ldr	r2, [r2, #0]
 8001df4:	f022 0201 	bic.w	r2, r2, #1
 8001df8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	697a      	ldr	r2, [r7, #20]
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d807      	bhi.n	8001e16 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0301 	and.w	r3, r3, #1
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d1f2      	bne.n	8001dfa <HAL_DMA_IRQHandler+0x2ca>
 8001e14:	e000      	b.n	8001e18 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001e16:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2201      	movs	r2, #1
 8001e24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d005      	beq.n	8001e3c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	4798      	blx	r3
 8001e38:	e000      	b.n	8001e3c <HAL_DMA_IRQHandler+0x30c>
        return;
 8001e3a:	bf00      	nop
    }
  }
}
 8001e3c:	3718      	adds	r7, #24
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop

08001e44 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
 8001e50:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	6812      	ldr	r2, [r2, #0]
 8001e5a:	6812      	ldr	r2, [r2, #0]
 8001e5c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e60:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	683a      	ldr	r2, [r7, #0]
 8001e68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	2b40      	cmp	r3, #64	; 0x40
 8001e70:	d108      	bne.n	8001e84 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	68ba      	ldr	r2, [r7, #8]
 8001e80:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001e82:	e007      	b.n	8001e94 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68ba      	ldr	r2, [r7, #8]
 8001e8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	60da      	str	r2, [r3, #12]
}
 8001e94:	bf00      	nop
 8001e96:	3714      	adds	r7, #20
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	3b10      	subs	r3, #16
 8001eb0:	4a14      	ldr	r2, [pc, #80]	; (8001f04 <DMA_CalcBaseAndBitshift+0x64>)
 8001eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb6:	091b      	lsrs	r3, r3, #4
 8001eb8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001eba:	4a13      	ldr	r2, [pc, #76]	; (8001f08 <DMA_CalcBaseAndBitshift+0x68>)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2b03      	cmp	r3, #3
 8001ecc:	d909      	bls.n	8001ee2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001ed6:	f023 0303 	bic.w	r3, r3, #3
 8001eda:	1d1a      	adds	r2, r3, #4
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	659a      	str	r2, [r3, #88]	; 0x58
 8001ee0:	e007      	b.n	8001ef2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001eea:	f023 0303 	bic.w	r3, r3, #3
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	aaaaaaab 	.word	0xaaaaaaab
 8001f08:	0800fb80 	.word	0x0800fb80

08001f0c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f14:	2300      	movs	r3, #0
 8001f16:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f1c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d11f      	bne.n	8001f66 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	2b03      	cmp	r3, #3
 8001f2a:	d855      	bhi.n	8001fd8 <DMA_CheckFifoParam+0xcc>
 8001f2c:	a201      	add	r2, pc, #4	; (adr r2, 8001f34 <DMA_CheckFifoParam+0x28>)
 8001f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f32:	bf00      	nop
 8001f34:	08001f45 	.word	0x08001f45
 8001f38:	08001f57 	.word	0x08001f57
 8001f3c:	08001f45 	.word	0x08001f45
 8001f40:	08001fd9 	.word	0x08001fd9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d045      	beq.n	8001fdc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f54:	e042      	b.n	8001fdc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f5a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001f5e:	d13f      	bne.n	8001fe0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f64:	e03c      	b.n	8001fe0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f6e:	d121      	bne.n	8001fb4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	2b03      	cmp	r3, #3
 8001f74:	d836      	bhi.n	8001fe4 <DMA_CheckFifoParam+0xd8>
 8001f76:	a201      	add	r2, pc, #4	; (adr r2, 8001f7c <DMA_CheckFifoParam+0x70>)
 8001f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f7c:	08001f8d 	.word	0x08001f8d
 8001f80:	08001f93 	.word	0x08001f93
 8001f84:	08001f8d 	.word	0x08001f8d
 8001f88:	08001fa5 	.word	0x08001fa5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8001f90:	e02f      	b.n	8001ff2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d024      	beq.n	8001fe8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fa2:	e021      	b.n	8001fe8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001fac:	d11e      	bne.n	8001fec <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001fb2:	e01b      	b.n	8001fec <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d902      	bls.n	8001fc0 <DMA_CheckFifoParam+0xb4>
 8001fba:	2b03      	cmp	r3, #3
 8001fbc:	d003      	beq.n	8001fc6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001fbe:	e018      	b.n	8001ff2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	73fb      	strb	r3, [r7, #15]
      break;
 8001fc4:	e015      	b.n	8001ff2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d00e      	beq.n	8001ff0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	73fb      	strb	r3, [r7, #15]
      break;
 8001fd6:	e00b      	b.n	8001ff0 <DMA_CheckFifoParam+0xe4>
      break;
 8001fd8:	bf00      	nop
 8001fda:	e00a      	b.n	8001ff2 <DMA_CheckFifoParam+0xe6>
      break;
 8001fdc:	bf00      	nop
 8001fde:	e008      	b.n	8001ff2 <DMA_CheckFifoParam+0xe6>
      break;
 8001fe0:	bf00      	nop
 8001fe2:	e006      	b.n	8001ff2 <DMA_CheckFifoParam+0xe6>
      break;
 8001fe4:	bf00      	nop
 8001fe6:	e004      	b.n	8001ff2 <DMA_CheckFifoParam+0xe6>
      break;
 8001fe8:	bf00      	nop
 8001fea:	e002      	b.n	8001ff2 <DMA_CheckFifoParam+0xe6>
      break;   
 8001fec:	bf00      	nop
 8001fee:	e000      	b.n	8001ff2 <DMA_CheckFifoParam+0xe6>
      break;
 8001ff0:	bf00      	nop
    }
  } 
  
  return status; 
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3714      	adds	r7, #20
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002000:	b480      	push	{r7}
 8002002:	b089      	sub	sp, #36	; 0x24
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800200a:	2300      	movs	r3, #0
 800200c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800200e:	2300      	movs	r3, #0
 8002010:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002012:	2300      	movs	r3, #0
 8002014:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002016:	2300      	movs	r3, #0
 8002018:	61fb      	str	r3, [r7, #28]
 800201a:	e165      	b.n	80022e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800201c:	2201      	movs	r2, #1
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	4013      	ands	r3, r2
 800202e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	429a      	cmp	r2, r3
 8002036:	f040 8154 	bne.w	80022e2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	2b02      	cmp	r3, #2
 8002040:	d003      	beq.n	800204a <HAL_GPIO_Init+0x4a>
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2b12      	cmp	r3, #18
 8002048:	d123      	bne.n	8002092 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	08da      	lsrs	r2, r3, #3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	3208      	adds	r2, #8
 8002052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002056:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	f003 0307 	and.w	r3, r3, #7
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	220f      	movs	r2, #15
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	43db      	mvns	r3, r3
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	4013      	ands	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	691a      	ldr	r2, [r3, #16]
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	f003 0307 	and.w	r3, r3, #7
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	fa02 f303 	lsl.w	r3, r2, r3
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	4313      	orrs	r3, r2
 8002082:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	08da      	lsrs	r2, r3, #3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	3208      	adds	r2, #8
 800208c:	69b9      	ldr	r1, [r7, #24]
 800208e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	2203      	movs	r2, #3
 800209e:	fa02 f303 	lsl.w	r3, r2, r3
 80020a2:	43db      	mvns	r3, r3
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	4013      	ands	r3, r2
 80020a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f003 0203 	and.w	r2, r3, #3
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	4313      	orrs	r3, r2
 80020be:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d00b      	beq.n	80020e6 <HAL_GPIO_Init+0xe6>
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d007      	beq.n	80020e6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020da:	2b11      	cmp	r3, #17
 80020dc:	d003      	beq.n	80020e6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b12      	cmp	r3, #18
 80020e4:	d130      	bne.n	8002148 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	2203      	movs	r2, #3
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	43db      	mvns	r3, r3
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	4013      	ands	r3, r2
 80020fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	68da      	ldr	r2, [r3, #12]
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4313      	orrs	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800211c:	2201      	movs	r2, #1
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	43db      	mvns	r3, r3
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	4013      	ands	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	091b      	lsrs	r3, r3, #4
 8002132:	f003 0201 	and.w	r2, r3, #1
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	4313      	orrs	r3, r2
 8002140:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	2203      	movs	r2, #3
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	43db      	mvns	r3, r3
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	4013      	ands	r3, r2
 800215e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	689a      	ldr	r2, [r3, #8]
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	fa02 f303 	lsl.w	r3, r2, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	4313      	orrs	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002180:	2b00      	cmp	r3, #0
 8002182:	f000 80ae 	beq.w	80022e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	4a5c      	ldr	r2, [pc, #368]	; (80022fc <HAL_GPIO_Init+0x2fc>)
 800218c:	4b5b      	ldr	r3, [pc, #364]	; (80022fc <HAL_GPIO_Init+0x2fc>)
 800218e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002190:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002194:	6453      	str	r3, [r2, #68]	; 0x44
 8002196:	4b59      	ldr	r3, [pc, #356]	; (80022fc <HAL_GPIO_Init+0x2fc>)
 8002198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021a2:	4a57      	ldr	r2, [pc, #348]	; (8002300 <HAL_GPIO_Init+0x300>)
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	089b      	lsrs	r3, r3, #2
 80021a8:	3302      	adds	r3, #2
 80021aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	f003 0303 	and.w	r3, r3, #3
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	220f      	movs	r2, #15
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43db      	mvns	r3, r3
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	4013      	ands	r3, r2
 80021c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a4e      	ldr	r2, [pc, #312]	; (8002304 <HAL_GPIO_Init+0x304>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d025      	beq.n	800221a <HAL_GPIO_Init+0x21a>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a4d      	ldr	r2, [pc, #308]	; (8002308 <HAL_GPIO_Init+0x308>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d01f      	beq.n	8002216 <HAL_GPIO_Init+0x216>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a4c      	ldr	r2, [pc, #304]	; (800230c <HAL_GPIO_Init+0x30c>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d019      	beq.n	8002212 <HAL_GPIO_Init+0x212>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a4b      	ldr	r2, [pc, #300]	; (8002310 <HAL_GPIO_Init+0x310>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d013      	beq.n	800220e <HAL_GPIO_Init+0x20e>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a4a      	ldr	r2, [pc, #296]	; (8002314 <HAL_GPIO_Init+0x314>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d00d      	beq.n	800220a <HAL_GPIO_Init+0x20a>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a49      	ldr	r2, [pc, #292]	; (8002318 <HAL_GPIO_Init+0x318>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d007      	beq.n	8002206 <HAL_GPIO_Init+0x206>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a48      	ldr	r2, [pc, #288]	; (800231c <HAL_GPIO_Init+0x31c>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d101      	bne.n	8002202 <HAL_GPIO_Init+0x202>
 80021fe:	2306      	movs	r3, #6
 8002200:	e00c      	b.n	800221c <HAL_GPIO_Init+0x21c>
 8002202:	2307      	movs	r3, #7
 8002204:	e00a      	b.n	800221c <HAL_GPIO_Init+0x21c>
 8002206:	2305      	movs	r3, #5
 8002208:	e008      	b.n	800221c <HAL_GPIO_Init+0x21c>
 800220a:	2304      	movs	r3, #4
 800220c:	e006      	b.n	800221c <HAL_GPIO_Init+0x21c>
 800220e:	2303      	movs	r3, #3
 8002210:	e004      	b.n	800221c <HAL_GPIO_Init+0x21c>
 8002212:	2302      	movs	r3, #2
 8002214:	e002      	b.n	800221c <HAL_GPIO_Init+0x21c>
 8002216:	2301      	movs	r3, #1
 8002218:	e000      	b.n	800221c <HAL_GPIO_Init+0x21c>
 800221a:	2300      	movs	r3, #0
 800221c:	69fa      	ldr	r2, [r7, #28]
 800221e:	f002 0203 	and.w	r2, r2, #3
 8002222:	0092      	lsls	r2, r2, #2
 8002224:	4093      	lsls	r3, r2
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	4313      	orrs	r3, r2
 800222a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800222c:	4934      	ldr	r1, [pc, #208]	; (8002300 <HAL_GPIO_Init+0x300>)
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	089b      	lsrs	r3, r3, #2
 8002232:	3302      	adds	r3, #2
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800223a:	4b39      	ldr	r3, [pc, #228]	; (8002320 <HAL_GPIO_Init+0x320>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	43db      	mvns	r3, r3
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	4013      	ands	r3, r2
 8002248:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002252:	2b00      	cmp	r3, #0
 8002254:	d003      	beq.n	800225e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002256:	69ba      	ldr	r2, [r7, #24]
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	4313      	orrs	r3, r2
 800225c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800225e:	4a30      	ldr	r2, [pc, #192]	; (8002320 <HAL_GPIO_Init+0x320>)
 8002260:	69bb      	ldr	r3, [r7, #24]
 8002262:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002264:	4b2e      	ldr	r3, [pc, #184]	; (8002320 <HAL_GPIO_Init+0x320>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	43db      	mvns	r3, r3
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	4013      	ands	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d003      	beq.n	8002288 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	4313      	orrs	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002288:	4a25      	ldr	r2, [pc, #148]	; (8002320 <HAL_GPIO_Init+0x320>)
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800228e:	4b24      	ldr	r3, [pc, #144]	; (8002320 <HAL_GPIO_Init+0x320>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	43db      	mvns	r3, r3
 8002298:	69ba      	ldr	r2, [r7, #24]
 800229a:	4013      	ands	r3, r2
 800229c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d003      	beq.n	80022b2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022b2:	4a1b      	ldr	r2, [pc, #108]	; (8002320 <HAL_GPIO_Init+0x320>)
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022b8:	4b19      	ldr	r3, [pc, #100]	; (8002320 <HAL_GPIO_Init+0x320>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	43db      	mvns	r3, r3
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	4013      	ands	r3, r2
 80022c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d003      	beq.n	80022dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80022d4:	69ba      	ldr	r2, [r7, #24]
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	4313      	orrs	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022dc:	4a10      	ldr	r2, [pc, #64]	; (8002320 <HAL_GPIO_Init+0x320>)
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	3301      	adds	r3, #1
 80022e6:	61fb      	str	r3, [r7, #28]
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	2b0f      	cmp	r3, #15
 80022ec:	f67f ae96 	bls.w	800201c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022f0:	bf00      	nop
 80022f2:	3724      	adds	r7, #36	; 0x24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	40023800 	.word	0x40023800
 8002300:	40013800 	.word	0x40013800
 8002304:	40020000 	.word	0x40020000
 8002308:	40020400 	.word	0x40020400
 800230c:	40020800 	.word	0x40020800
 8002310:	40020c00 	.word	0x40020c00
 8002314:	40021000 	.word	0x40021000
 8002318:	40021400 	.word	0x40021400
 800231c:	40021800 	.word	0x40021800
 8002320:	40013c00 	.word	0x40013c00

08002324 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	460b      	mov	r3, r1
 800232e:	807b      	strh	r3, [r7, #2]
 8002330:	4613      	mov	r3, r2
 8002332:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002334:	787b      	ldrb	r3, [r7, #1]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d003      	beq.n	8002342 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800233a:	887a      	ldrh	r2, [r7, #2]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002340:	e003      	b.n	800234a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002342:	887b      	ldrh	r3, [r7, #2]
 8002344:	041a      	lsls	r2, r3, #16
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	619a      	str	r2, [r3, #24]
}
 800234a:	bf00      	nop
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
	...

08002358 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	4603      	mov	r3, r0
 8002360:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002362:	4b08      	ldr	r3, [pc, #32]	; (8002384 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002364:	695a      	ldr	r2, [r3, #20]
 8002366:	88fb      	ldrh	r3, [r7, #6]
 8002368:	4013      	ands	r3, r2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d006      	beq.n	800237c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800236e:	4a05      	ldr	r2, [pc, #20]	; (8002384 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002370:	88fb      	ldrh	r3, [r7, #6]
 8002372:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002374:	88fb      	ldrh	r3, [r7, #6]
 8002376:	4618      	mov	r0, r3
 8002378:	f000 f806 	bl	8002388 <HAL_GPIO_EXTI_Callback>
  }
}
 800237c:	bf00      	nop
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	40013c00 	.word	0x40013c00

08002388 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002392:	bf00      	nop
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
	...

080023a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023a0:	b590      	push	{r4, r7, lr}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d101      	bne.n	80023b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e10f      	b.n	80025d2 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d106      	bne.n	80023cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f00a f8cc 	bl	800c564 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2224      	movs	r2, #36	; 0x24
 80023d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	6812      	ldr	r2, [r2, #0]
 80023de:	f022 0201 	bic.w	r2, r2, #1
 80023e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80023e4:	f000 f9f2 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 80023e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	4a7b      	ldr	r2, [pc, #492]	; (80025dc <HAL_I2C_Init+0x23c>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d807      	bhi.n	8002404 <HAL_I2C_Init+0x64>
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	4a7a      	ldr	r2, [pc, #488]	; (80025e0 <HAL_I2C_Init+0x240>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	bf94      	ite	ls
 80023fc:	2301      	movls	r3, #1
 80023fe:	2300      	movhi	r3, #0
 8002400:	b2db      	uxtb	r3, r3
 8002402:	e006      	b.n	8002412 <HAL_I2C_Init+0x72>
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4a77      	ldr	r2, [pc, #476]	; (80025e4 <HAL_I2C_Init+0x244>)
 8002408:	4293      	cmp	r3, r2
 800240a:	bf94      	ite	ls
 800240c:	2301      	movls	r3, #1
 800240e:	2300      	movhi	r3, #0
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e0db      	b.n	80025d2 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	4a72      	ldr	r2, [pc, #456]	; (80025e8 <HAL_I2C_Init+0x248>)
 800241e:	fba2 2303 	umull	r2, r3, r2, r3
 8002422:	0c9b      	lsrs	r3, r3, #18
 8002424:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	6812      	ldr	r2, [r2, #0]
 800242e:	6852      	ldr	r2, [r2, #4]
 8002430:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8002434:	68ba      	ldr	r2, [r7, #8]
 8002436:	430a      	orrs	r2, r1
 8002438:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6a1b      	ldr	r3, [r3, #32]
 8002444:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	4863      	ldr	r0, [pc, #396]	; (80025dc <HAL_I2C_Init+0x23c>)
 800244e:	4283      	cmp	r3, r0
 8002450:	d802      	bhi.n	8002458 <HAL_I2C_Init+0xb8>
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	3301      	adds	r3, #1
 8002456:	e009      	b.n	800246c <HAL_I2C_Init+0xcc>
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800245e:	fb00 f303 	mul.w	r3, r0, r3
 8002462:	4862      	ldr	r0, [pc, #392]	; (80025ec <HAL_I2C_Init+0x24c>)
 8002464:	fba0 0303 	umull	r0, r3, r0, r3
 8002468:	099b      	lsrs	r3, r3, #6
 800246a:	3301      	adds	r3, #1
 800246c:	430b      	orrs	r3, r1
 800246e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6818      	ldr	r0, [r3, #0]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800247e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	4955      	ldr	r1, [pc, #340]	; (80025dc <HAL_I2C_Init+0x23c>)
 8002488:	428b      	cmp	r3, r1
 800248a:	d80d      	bhi.n	80024a8 <HAL_I2C_Init+0x108>
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	1e59      	subs	r1, r3, #1
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	fbb1 f3f3 	udiv	r3, r1, r3
 800249a:	3301      	adds	r3, #1
 800249c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024a0:	2b04      	cmp	r3, #4
 80024a2:	bf38      	it	cc
 80024a4:	2304      	movcc	r3, #4
 80024a6:	e04f      	b.n	8002548 <HAL_I2C_Init+0x1a8>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d111      	bne.n	80024d4 <HAL_I2C_Init+0x134>
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	1e5c      	subs	r4, r3, #1
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6859      	ldr	r1, [r3, #4]
 80024b8:	460b      	mov	r3, r1
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	440b      	add	r3, r1
 80024be:	fbb4 f3f3 	udiv	r3, r4, r3
 80024c2:	3301      	adds	r3, #1
 80024c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	bf0c      	ite	eq
 80024cc:	2301      	moveq	r3, #1
 80024ce:	2300      	movne	r3, #0
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	e012      	b.n	80024fa <HAL_I2C_Init+0x15a>
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	1e5c      	subs	r4, r3, #1
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6859      	ldr	r1, [r3, #4]
 80024dc:	460b      	mov	r3, r1
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	440b      	add	r3, r1
 80024e2:	0099      	lsls	r1, r3, #2
 80024e4:	440b      	add	r3, r1
 80024e6:	fbb4 f3f3 	udiv	r3, r4, r3
 80024ea:	3301      	adds	r3, #1
 80024ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	bf0c      	ite	eq
 80024f4:	2301      	moveq	r3, #1
 80024f6:	2300      	movne	r3, #0
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <HAL_I2C_Init+0x162>
 80024fe:	2301      	movs	r3, #1
 8002500:	e022      	b.n	8002548 <HAL_I2C_Init+0x1a8>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d10e      	bne.n	8002528 <HAL_I2C_Init+0x188>
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	1e5c      	subs	r4, r3, #1
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6859      	ldr	r1, [r3, #4]
 8002512:	460b      	mov	r3, r1
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	440b      	add	r3, r1
 8002518:	fbb4 f3f3 	udiv	r3, r4, r3
 800251c:	3301      	adds	r3, #1
 800251e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002522:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002526:	e00f      	b.n	8002548 <HAL_I2C_Init+0x1a8>
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	1e5c      	subs	r4, r3, #1
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6859      	ldr	r1, [r3, #4]
 8002530:	460b      	mov	r3, r1
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	0099      	lsls	r1, r3, #2
 8002538:	440b      	add	r3, r1
 800253a:	fbb4 f3f3 	udiv	r3, r4, r3
 800253e:	3301      	adds	r3, #1
 8002540:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002544:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002548:	4313      	orrs	r3, r2
 800254a:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	6812      	ldr	r2, [r2, #0]
 8002554:	6812      	ldr	r2, [r2, #0]
 8002556:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	69d0      	ldr	r0, [r2, #28]
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	6a12      	ldr	r2, [r2, #32]
 8002562:	4302      	orrs	r2, r0
 8002564:	430a      	orrs	r2, r1
 8002566:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002576:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800257a:	6879      	ldr	r1, [r7, #4]
 800257c:	6908      	ldr	r0, [r1, #16]
 800257e:	6879      	ldr	r1, [r7, #4]
 8002580:	68c9      	ldr	r1, [r1, #12]
 8002582:	4301      	orrs	r1, r0
 8002584:	430b      	orrs	r3, r1
 8002586:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	6812      	ldr	r2, [r2, #0]
 8002590:	68d2      	ldr	r2, [r2, #12]
 8002592:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	6950      	ldr	r0, [r2, #20]
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	6992      	ldr	r2, [r2, #24]
 800259e:	4302      	orrs	r2, r0
 80025a0:	430a      	orrs	r2, r1
 80025a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	6812      	ldr	r2, [r2, #0]
 80025ac:	6812      	ldr	r2, [r2, #0]
 80025ae:	f042 0201 	orr.w	r2, r2, #1
 80025b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2220      	movs	r2, #32
 80025be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3714      	adds	r7, #20
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd90      	pop	{r4, r7, pc}
 80025da:	bf00      	nop
 80025dc:	000186a0 	.word	0x000186a0
 80025e0:	001e847f 	.word	0x001e847f
 80025e4:	003d08ff 	.word	0x003d08ff
 80025e8:	431bde83 	.word	0x431bde83
 80025ec:	10624dd3 	.word	0x10624dd3

080025f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d101      	bne.n	8002604 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e0ca      	b.n	800279a <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002604:	4b67      	ldr	r3, [pc, #412]	; (80027a4 <HAL_RCC_ClockConfig+0x1b4>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 020f 	and.w	r2, r3, #15
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	429a      	cmp	r2, r3
 8002610:	d20c      	bcs.n	800262c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002612:	4b64      	ldr	r3, [pc, #400]	; (80027a4 <HAL_RCC_ClockConfig+0x1b4>)
 8002614:	683a      	ldr	r2, [r7, #0]
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800261a:	4b62      	ldr	r3, [pc, #392]	; (80027a4 <HAL_RCC_ClockConfig+0x1b4>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 020f 	and.w	r2, r3, #15
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	429a      	cmp	r2, r3
 8002626:	d001      	beq.n	800262c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e0b6      	b.n	800279a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0302 	and.w	r3, r3, #2
 8002634:	2b00      	cmp	r3, #0
 8002636:	d020      	beq.n	800267a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0304 	and.w	r3, r3, #4
 8002640:	2b00      	cmp	r3, #0
 8002642:	d005      	beq.n	8002650 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002644:	4a58      	ldr	r2, [pc, #352]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002646:	4b58      	ldr	r3, [pc, #352]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800264e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0308 	and.w	r3, r3, #8
 8002658:	2b00      	cmp	r3, #0
 800265a:	d005      	beq.n	8002668 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800265c:	4a52      	ldr	r2, [pc, #328]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 800265e:	4b52      	ldr	r3, [pc, #328]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002666:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002668:	494f      	ldr	r1, [pc, #316]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 800266a:	4b4f      	ldr	r3, [pc, #316]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	4313      	orrs	r3, r2
 8002678:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	2b00      	cmp	r3, #0
 8002684:	d044      	beq.n	8002710 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d107      	bne.n	800269e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800268e:	4b46      	ldr	r3, [pc, #280]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d119      	bne.n	80026ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e07d      	b.n	800279a <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d003      	beq.n	80026ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026aa:	2b03      	cmp	r3, #3
 80026ac:	d107      	bne.n	80026be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026ae:	4b3e      	ldr	r3, [pc, #248]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d109      	bne.n	80026ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e06d      	b.n	800279a <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026be:	4b3a      	ldr	r3, [pc, #232]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e065      	b.n	800279a <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026ce:	4936      	ldr	r1, [pc, #216]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 80026d0:	4b35      	ldr	r3, [pc, #212]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	f023 0203 	bic.w	r2, r3, #3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	4313      	orrs	r3, r2
 80026de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026e0:	f7fe fd14 	bl	800110c <HAL_GetTick>
 80026e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026e6:	e00a      	b.n	80026fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026e8:	f7fe fd10 	bl	800110c <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e04d      	b.n	800279a <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026fe:	4b2a      	ldr	r3, [pc, #168]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 020c 	and.w	r2, r3, #12
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	429a      	cmp	r2, r3
 800270e:	d1eb      	bne.n	80026e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002710:	4b24      	ldr	r3, [pc, #144]	; (80027a4 <HAL_RCC_ClockConfig+0x1b4>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 020f 	and.w	r2, r3, #15
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	429a      	cmp	r2, r3
 800271c:	d90c      	bls.n	8002738 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800271e:	4b21      	ldr	r3, [pc, #132]	; (80027a4 <HAL_RCC_ClockConfig+0x1b4>)
 8002720:	683a      	ldr	r2, [r7, #0]
 8002722:	b2d2      	uxtb	r2, r2
 8002724:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002726:	4b1f      	ldr	r3, [pc, #124]	; (80027a4 <HAL_RCC_ClockConfig+0x1b4>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 020f 	and.w	r2, r3, #15
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	429a      	cmp	r2, r3
 8002732:	d001      	beq.n	8002738 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e030      	b.n	800279a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0304 	and.w	r3, r3, #4
 8002740:	2b00      	cmp	r3, #0
 8002742:	d008      	beq.n	8002756 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002744:	4918      	ldr	r1, [pc, #96]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002746:	4b18      	ldr	r3, [pc, #96]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	4313      	orrs	r3, r2
 8002754:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0308 	and.w	r3, r3, #8
 800275e:	2b00      	cmp	r3, #0
 8002760:	d009      	beq.n	8002776 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002762:	4911      	ldr	r1, [pc, #68]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002764:	4b10      	ldr	r3, [pc, #64]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	00db      	lsls	r3, r3, #3
 8002772:	4313      	orrs	r3, r2
 8002774:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002776:	f000 fb7b 	bl	8002e70 <HAL_RCC_GetSysClockFreq>
 800277a:	4601      	mov	r1, r0
 800277c:	4b0a      	ldr	r3, [pc, #40]	; (80027a8 <HAL_RCC_ClockConfig+0x1b8>)
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	091b      	lsrs	r3, r3, #4
 8002782:	f003 030f 	and.w	r3, r3, #15
 8002786:	4a09      	ldr	r2, [pc, #36]	; (80027ac <HAL_RCC_ClockConfig+0x1bc>)
 8002788:	5cd3      	ldrb	r3, [r2, r3]
 800278a:	fa21 f303 	lsr.w	r3, r1, r3
 800278e:	4a08      	ldr	r2, [pc, #32]	; (80027b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002790:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002792:	2000      	movs	r0, #0
 8002794:	f7fe fc76 	bl	8001084 <HAL_InitTick>

  return HAL_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	40023c00 	.word	0x40023c00
 80027a8:	40023800 	.word	0x40023800
 80027ac:	0800fc1c 	.word	0x0800fc1c
 80027b0:	2000001c 	.word	0x2000001c

080027b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027b8:	4b03      	ldr	r3, [pc, #12]	; (80027c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80027ba:	681b      	ldr	r3, [r3, #0]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	2000001c 	.word	0x2000001c

080027cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80027d0:	f7ff fff0 	bl	80027b4 <HAL_RCC_GetHCLKFreq>
 80027d4:	4601      	mov	r1, r0
 80027d6:	4b05      	ldr	r3, [pc, #20]	; (80027ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	0a9b      	lsrs	r3, r3, #10
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	4a03      	ldr	r2, [pc, #12]	; (80027f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027e2:	5cd3      	ldrb	r3, [r2, r3]
 80027e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40023800 	.word	0x40023800
 80027f0:	0800fc2c 	.word	0x0800fc2c

080027f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80027f8:	f7ff ffdc 	bl	80027b4 <HAL_RCC_GetHCLKFreq>
 80027fc:	4601      	mov	r1, r0
 80027fe:	4b05      	ldr	r3, [pc, #20]	; (8002814 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	0b5b      	lsrs	r3, r3, #13
 8002804:	f003 0307 	and.w	r3, r3, #7
 8002808:	4a03      	ldr	r2, [pc, #12]	; (8002818 <HAL_RCC_GetPCLK2Freq+0x24>)
 800280a:	5cd3      	ldrb	r3, [r2, r3]
 800280c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002810:	4618      	mov	r0, r3
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40023800 	.word	0x40023800
 8002818:	0800fc2c 	.word	0x0800fc2c

0800281c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b08c      	sub	sp, #48	; 0x30
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002824:	2300      	movs	r3, #0
 8002826:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8002828:	2300      	movs	r3, #0
 800282a:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 800282c:	2300      	movs	r3, #0
 800282e:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002830:	2300      	movs	r3, #0
 8002832:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8002834:	2300      	movs	r3, #0
 8002836:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002838:	2300      	movs	r3, #0
 800283a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 800283c:	2300      	movs	r3, #0
 800283e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002840:	2300      	movs	r3, #0
 8002842:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8002844:	2300      	movs	r3, #0
 8002846:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	2b00      	cmp	r3, #0
 8002852:	d010      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002854:	496f      	ldr	r1, [pc, #444]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002856:	4b6f      	ldr	r3, [pc, #444]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002858:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800285c:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002864:	4313      	orrs	r3, r2
 8002866:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8002872:	2301      	movs	r3, #1
 8002874:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	d010      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8002882:	4964      	ldr	r1, [pc, #400]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002884:	4b63      	ldr	r3, [pc, #396]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002886:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800288a:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002892:	4313      	orrs	r3, r2
 8002894:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800289c:	2b00      	cmp	r3, #0
 800289e:	d101      	bne.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80028a0:	2301      	movs	r3, #1
 80028a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0304 	and.w	r3, r3, #4
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d017      	beq.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80028b0:	4958      	ldr	r1, [pc, #352]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028b2:	4b58      	ldr	r3, [pc, #352]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c0:	4313      	orrs	r3, r2
 80028c2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028ce:	d101      	bne.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80028d0:	2301      	movs	r3, #1
 80028d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d101      	bne.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80028dc:	2301      	movs	r3, #1
 80028de:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0308 	and.w	r3, r3, #8
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d017      	beq.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80028ec:	4949      	ldr	r1, [pc, #292]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028ee:	4b49      	ldr	r3, [pc, #292]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028f4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028fc:	4313      	orrs	r3, r2
 80028fe:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002906:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800290a:	d101      	bne.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 800290c:	2301      	movs	r3, #1
 800290e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002914:	2b00      	cmp	r3, #0
 8002916:	d101      	bne.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8002918:	2301      	movs	r3, #1
 800291a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0320 	and.w	r3, r3, #32
 8002924:	2b00      	cmp	r3, #0
 8002926:	f000 808a 	beq.w	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800292a:	2300      	movs	r3, #0
 800292c:	60bb      	str	r3, [r7, #8]
 800292e:	4a39      	ldr	r2, [pc, #228]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002930:	4b38      	ldr	r3, [pc, #224]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002938:	6413      	str	r3, [r2, #64]	; 0x40
 800293a:	4b36      	ldr	r3, [pc, #216]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002942:	60bb      	str	r3, [r7, #8]
 8002944:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002946:	4a34      	ldr	r2, [pc, #208]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002948:	4b33      	ldr	r3, [pc, #204]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002950:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002952:	f7fe fbdb 	bl	800110c <HAL_GetTick>
 8002956:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002958:	e008      	b.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800295a:	f7fe fbd7 	bl	800110c <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d901      	bls.n	800296c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	e278      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800296c:	4b2a      	ldr	r3, [pc, #168]	; (8002a18 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002974:	2b00      	cmp	r3, #0
 8002976:	d0f0      	beq.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002978:	4b26      	ldr	r3, [pc, #152]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800297a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800297c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002980:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002982:	6a3b      	ldr	r3, [r7, #32]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d02f      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002990:	6a3b      	ldr	r3, [r7, #32]
 8002992:	429a      	cmp	r2, r3
 8002994:	d028      	beq.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002996:	4b1f      	ldr	r3, [pc, #124]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800299a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800299e:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80029a0:	4b1e      	ldr	r3, [pc, #120]	; (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80029a2:	2201      	movs	r2, #1
 80029a4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80029a6:	4b1d      	ldr	r3, [pc, #116]	; (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80029ac:	4a19      	ldr	r2, [pc, #100]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029ae:	6a3b      	ldr	r3, [r7, #32]
 80029b0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80029b2:	4b18      	ldr	r3, [pc, #96]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d114      	bne.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80029be:	f7fe fba5 	bl	800110c <HAL_GetTick>
 80029c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029c4:	e00a      	b.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029c6:	f7fe fba1 	bl	800110c <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d901      	bls.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e240      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029dc:	4b0d      	ldr	r3, [pc, #52]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029e0:	f003 0302 	and.w	r3, r3, #2
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d0ee      	beq.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80029f4:	d114      	bne.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80029f6:	4907      	ldr	r1, [pc, #28]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029f8:	4b06      	ldr	r3, [pc, #24]	; (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a04:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002a08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	608b      	str	r3, [r1, #8]
 8002a10:	e00c      	b.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8002a12:	bf00      	nop
 8002a14:	40023800 	.word	0x40023800
 8002a18:	40007000 	.word	0x40007000
 8002a1c:	42470e40 	.word	0x42470e40
 8002a20:	4a4a      	ldr	r2, [pc, #296]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a22:	4b4a      	ldr	r3, [pc, #296]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002a2a:	6093      	str	r3, [r2, #8]
 8002a2c:	4947      	ldr	r1, [pc, #284]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a2e:	4b47      	ldr	r3, [pc, #284]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a30:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0310 	and.w	r3, r3, #16
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d004      	beq.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002a4a:	4a41      	ldr	r2, [pc, #260]	; (8002b50 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002a52:	6013      	str	r3, [r2, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d00a      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002a60:	493a      	ldr	r1, [pc, #232]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a62:	4b3a      	ldr	r3, [pc, #232]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a68:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a70:	4313      	orrs	r3, r2
 8002a72:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d00a      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002a82:	4932      	ldr	r1, [pc, #200]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a84:	4b31      	ldr	r3, [pc, #196]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a8a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a92:	4313      	orrs	r3, r2
 8002a94:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d011      	beq.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002aa4:	4929      	ldr	r1, [pc, #164]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002aa6:	4b29      	ldr	r3, [pc, #164]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002aa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aac:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002abe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ac2:	d101      	bne.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d00a      	beq.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002ad4:	491d      	ldr	r1, [pc, #116]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ad6:	4b1d      	ldr	r3, [pc, #116]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ad8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002adc:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d011      	beq.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8002af6:	4915      	ldr	r1, [pc, #84]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002af8:	4b14      	ldr	r3, [pc, #80]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002afa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002afe:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b06:	4313      	orrs	r3, r2
 8002b08:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b14:	d101      	bne.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8002b16:	2301      	movs	r3, #1
 8002b18:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d005      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b28:	f040 80ff 	bne.w	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002b2c:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002b32:	f7fe faeb 	bl	800110c <HAL_GetTick>
 8002b36:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b38:	e00e      	b.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002b3a:	f7fe fae7 	bl	800110c <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d907      	bls.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e188      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	424711e0 	.word	0x424711e0
 8002b54:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b58:	4b7e      	ldr	r3, [pc, #504]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1ea      	bne.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0301 	and.w	r3, r3, #1
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d003      	beq.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d009      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d028      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d124      	bne.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002b8c:	4b71      	ldr	r3, [pc, #452]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b92:	0c1b      	lsrs	r3, r3, #16
 8002b94:	f003 0303 	and.w	r3, r3, #3
 8002b98:	3301      	adds	r3, #1
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002b9e:	4b6d      	ldr	r3, [pc, #436]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002ba0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ba4:	0e1b      	lsrs	r3, r3, #24
 8002ba6:	f003 030f 	and.w	r3, r3, #15
 8002baa:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8002bac:	4969      	ldr	r1, [pc, #420]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685a      	ldr	r2, [r3, #4]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	019b      	lsls	r3, r3, #6
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	085b      	lsrs	r3, r3, #1
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	041b      	lsls	r3, r3, #16
 8002bc2:	431a      	orrs	r2, r3
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	061b      	lsls	r3, r3, #24
 8002bc8:	431a      	orrs	r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	071b      	lsls	r3, r3, #28
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0304 	and.w	r3, r3, #4
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d004      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002bea:	d00a      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d035      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bfc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c00:	d130      	bne.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002c02:	4b54      	ldr	r3, [pc, #336]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c08:	0c1b      	lsrs	r3, r3, #16
 8002c0a:	f003 0303 	and.w	r3, r3, #3
 8002c0e:	3301      	adds	r3, #1
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c14:	4b4f      	ldr	r3, [pc, #316]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c1a:	0f1b      	lsrs	r3, r3, #28
 8002c1c:	f003 0307 	and.w	r3, r3, #7
 8002c20:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8002c22:	494c      	ldr	r1, [pc, #304]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	019b      	lsls	r3, r3, #6
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	085b      	lsrs	r3, r3, #1
 8002c34:	3b01      	subs	r3, #1
 8002c36:	041b      	lsls	r3, r3, #16
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	061b      	lsls	r3, r3, #24
 8002c40:	431a      	orrs	r2, r3
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	071b      	lsls	r3, r3, #28
 8002c46:	4313      	orrs	r3, r2
 8002c48:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002c4c:	4941      	ldr	r1, [pc, #260]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c4e:	4b41      	ldr	r3, [pc, #260]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c54:	f023 021f 	bic.w	r2, r3, #31
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d029      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c78:	d124      	bne.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002c7a:	4b36      	ldr	r3, [pc, #216]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c80:	0c1b      	lsrs	r3, r3, #16
 8002c82:	f003 0303 	and.w	r3, r3, #3
 8002c86:	3301      	adds	r3, #1
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c8c:	4b31      	ldr	r3, [pc, #196]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c92:	0f1b      	lsrs	r3, r3, #28
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8002c9a:	492e      	ldr	r1, [pc, #184]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	019b      	lsls	r3, r3, #6
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	085b      	lsrs	r3, r3, #1
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	041b      	lsls	r3, r3, #16
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	061b      	lsls	r3, r3, #24
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	071b      	lsls	r3, r3, #28
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d016      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002cd0:	4920      	ldr	r1, [pc, #128]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	685a      	ldr	r2, [r3, #4]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	019b      	lsls	r3, r3, #6
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	085b      	lsrs	r3, r3, #1
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	041b      	lsls	r3, r3, #16
 8002ce8:	431a      	orrs	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	061b      	lsls	r3, r3, #24
 8002cf0:	431a      	orrs	r2, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	695b      	ldr	r3, [r3, #20]
 8002cf6:	071b      	lsls	r3, r3, #28
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002cfe:	4b16      	ldr	r3, [pc, #88]	; (8002d58 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002d00:	2201      	movs	r2, #1
 8002d02:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d04:	f7fe fa02 	bl	800110c <HAL_GetTick>
 8002d08:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002d0c:	f7fe f9fe 	bl	800110c <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e09f      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002d1e:	4b0d      	ldr	r3, [pc, #52]	; (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d0f0      	beq.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8002d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	f040 8095 	bne.w	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002d32:	4b0a      	ldr	r3, [pc, #40]	; (8002d5c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d38:	f7fe f9e8 	bl	800110c <HAL_GetTick>
 8002d3c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002d3e:	e00f      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002d40:	f7fe f9e4 	bl	800110c <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d908      	bls.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e085      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002d52:	bf00      	nop
 8002d54:	40023800 	.word	0x40023800
 8002d58:	42470068 	.word	0x42470068
 8002d5c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002d60:	4b41      	ldr	r3, [pc, #260]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d6c:	d0e8      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0304 	and.w	r3, r3, #4
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d003      	beq.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x566>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d009      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d02b      	beq.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d127      	bne.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002d96:	4b34      	ldr	r3, [pc, #208]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d9c:	0c1b      	lsrs	r3, r3, #16
 8002d9e:	f003 0303 	and.w	r3, r3, #3
 8002da2:	3301      	adds	r3, #1
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8002da8:	492f      	ldr	r1, [pc, #188]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	699a      	ldr	r2, [r3, #24]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	019b      	lsls	r3, r3, #6
 8002db4:	431a      	orrs	r2, r3
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	085b      	lsrs	r3, r3, #1
 8002dba:	3b01      	subs	r3, #1
 8002dbc:	041b      	lsls	r3, r3, #16
 8002dbe:	431a      	orrs	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc4:	061b      	lsls	r3, r3, #24
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002dcc:	4926      	ldr	r1, [pc, #152]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002dce:	4b26      	ldr	r3, [pc, #152]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002dd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002dd4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ddc:	3b01      	subs	r3, #1
 8002dde:	021b      	lsls	r3, r3, #8
 8002de0:	4313      	orrs	r3, r2
 8002de2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d01d      	beq.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x612>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002df6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002dfa:	d118      	bne.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002dfc:	4b1a      	ldr	r3, [pc, #104]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e02:	0e1b      	lsrs	r3, r3, #24
 8002e04:	f003 030f 	and.w	r3, r3, #15
 8002e08:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8002e0a:	4917      	ldr	r1, [pc, #92]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	699a      	ldr	r2, [r3, #24]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	69db      	ldr	r3, [r3, #28]
 8002e14:	019b      	lsls	r3, r3, #6
 8002e16:	431a      	orrs	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a1b      	ldr	r3, [r3, #32]
 8002e1c:	085b      	lsrs	r3, r3, #1
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	041b      	lsls	r3, r3, #16
 8002e22:	431a      	orrs	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	061b      	lsls	r3, r3, #24
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002e2e:	4b0f      	ldr	r3, [pc, #60]	; (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002e30:	2201      	movs	r2, #1
 8002e32:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002e34:	f7fe f96a 	bl	800110c <HAL_GetTick>
 8002e38:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e3a:	e008      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002e3c:	f7fe f966 	bl	800110c <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e007      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e4e:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e5a:	d1ef      	bne.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3730      	adds	r7, #48	; 0x30
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	40023800 	.word	0x40023800
 8002e6c:	42470070 	.word	0x42470070

08002e70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e74:	b091      	sub	sp, #68	; 0x44
 8002e76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 8002e80:	2300      	movs	r3, #0
 8002e82:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t pllr = 0U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e8c:	4b9e      	ldr	r3, [pc, #632]	; (8003108 <HAL_RCC_GetSysClockFreq+0x298>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f003 030c 	and.w	r3, r3, #12
 8002e94:	2b0c      	cmp	r3, #12
 8002e96:	f200 812d 	bhi.w	80030f4 <HAL_RCC_GetSysClockFreq+0x284>
 8002e9a:	a201      	add	r2, pc, #4	; (adr r2, 8002ea0 <HAL_RCC_GetSysClockFreq+0x30>)
 8002e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea0:	08002ed5 	.word	0x08002ed5
 8002ea4:	080030f5 	.word	0x080030f5
 8002ea8:	080030f5 	.word	0x080030f5
 8002eac:	080030f5 	.word	0x080030f5
 8002eb0:	08002edb 	.word	0x08002edb
 8002eb4:	080030f5 	.word	0x080030f5
 8002eb8:	080030f5 	.word	0x080030f5
 8002ebc:	080030f5 	.word	0x080030f5
 8002ec0:	08002ee1 	.word	0x08002ee1
 8002ec4:	080030f5 	.word	0x080030f5
 8002ec8:	080030f5 	.word	0x080030f5
 8002ecc:	080030f5 	.word	0x080030f5
 8002ed0:	08002ff7 	.word	0x08002ff7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ed4:	4b8d      	ldr	r3, [pc, #564]	; (800310c <HAL_RCC_GetSysClockFreq+0x29c>)
 8002ed6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002ed8:	e10f      	b.n	80030fa <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002eda:	4b8d      	ldr	r3, [pc, #564]	; (8003110 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002edc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ede:	e10c      	b.n	80030fa <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ee0:	4b89      	ldr	r3, [pc, #548]	; (8003108 <HAL_RCC_GetSysClockFreq+0x298>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ee8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002eea:	4b87      	ldr	r3, [pc, #540]	; (8003108 <HAL_RCC_GetSysClockFreq+0x298>)
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d023      	beq.n	8002f3e <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ef6:	4b84      	ldr	r3, [pc, #528]	; (8003108 <HAL_RCC_GetSysClockFreq+0x298>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	099b      	lsrs	r3, r3, #6
 8002efc:	f04f 0400 	mov.w	r4, #0
 8002f00:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002f04:	f04f 0200 	mov.w	r2, #0
 8002f08:	ea03 0301 	and.w	r3, r3, r1
 8002f0c:	ea04 0402 	and.w	r4, r4, r2
 8002f10:	4a7f      	ldr	r2, [pc, #508]	; (8003110 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002f12:	fb02 f104 	mul.w	r1, r2, r4
 8002f16:	2200      	movs	r2, #0
 8002f18:	fb02 f203 	mul.w	r2, r2, r3
 8002f1c:	440a      	add	r2, r1
 8002f1e:	497c      	ldr	r1, [pc, #496]	; (8003110 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002f20:	fba3 0101 	umull	r0, r1, r3, r1
 8002f24:	1853      	adds	r3, r2, r1
 8002f26:	4619      	mov	r1, r3
 8002f28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f2a:	f04f 0400 	mov.w	r4, #0
 8002f2e:	461a      	mov	r2, r3
 8002f30:	4623      	mov	r3, r4
 8002f32:	f7fd fefd 	bl	8000d30 <__aeabi_uldivmod>
 8002f36:	4603      	mov	r3, r0
 8002f38:	460c      	mov	r4, r1
 8002f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f3c:	e04d      	b.n	8002fda <HAL_RCC_GetSysClockFreq+0x16a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f3e:	4b72      	ldr	r3, [pc, #456]	; (8003108 <HAL_RCC_GetSysClockFreq+0x298>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	099b      	lsrs	r3, r3, #6
 8002f44:	f04f 0400 	mov.w	r4, #0
 8002f48:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002f4c:	f04f 0200 	mov.w	r2, #0
 8002f50:	ea01 0103 	and.w	r1, r1, r3
 8002f54:	ea02 0204 	and.w	r2, r2, r4
 8002f58:	460b      	mov	r3, r1
 8002f5a:	4614      	mov	r4, r2
 8002f5c:	0160      	lsls	r0, r4, #5
 8002f5e:	6278      	str	r0, [r7, #36]	; 0x24
 8002f60:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002f62:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002f66:	6278      	str	r0, [r7, #36]	; 0x24
 8002f68:	015b      	lsls	r3, r3, #5
 8002f6a:	623b      	str	r3, [r7, #32]
 8002f6c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002f70:	1a5b      	subs	r3, r3, r1
 8002f72:	eb64 0402 	sbc.w	r4, r4, r2
 8002f76:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8002f7a:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8002f7e:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8002f82:	ebb8 0803 	subs.w	r8, r8, r3
 8002f86:	eb69 0904 	sbc.w	r9, r9, r4
 8002f8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f8e:	61fb      	str	r3, [r7, #28]
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f96:	61fb      	str	r3, [r7, #28]
 8002f98:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8002f9c:	61bb      	str	r3, [r7, #24]
 8002f9e:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002fa2:	eb18 0801 	adds.w	r8, r8, r1
 8002fa6:	eb49 0902 	adc.w	r9, r9, r2
 8002faa:	ea4f 2389 	mov.w	r3, r9, lsl #10
 8002fae:	617b      	str	r3, [r7, #20]
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	ea43 5398 	orr.w	r3, r3, r8, lsr #22
 8002fb6:	617b      	str	r3, [r7, #20]
 8002fb8:	ea4f 2388 	mov.w	r3, r8, lsl #10
 8002fbc:	613b      	str	r3, [r7, #16]
 8002fbe:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002fc2:	4640      	mov	r0, r8
 8002fc4:	4649      	mov	r1, r9
 8002fc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fc8:	f04f 0400 	mov.w	r4, #0
 8002fcc:	461a      	mov	r2, r3
 8002fce:	4623      	mov	r3, r4
 8002fd0:	f7fd feae 	bl	8000d30 <__aeabi_uldivmod>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	460c      	mov	r4, r1
 8002fd8:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002fda:	4b4b      	ldr	r3, [pc, #300]	; (8003108 <HAL_RCC_GetSysClockFreq+0x298>)
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	0c1b      	lsrs	r3, r3, #16
 8002fe0:	f003 0303 	and.w	r3, r3, #3
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002fea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ff2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ff4:	e081      	b.n	80030fa <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ff6:	4b44      	ldr	r3, [pc, #272]	; (8003108 <HAL_RCC_GetSysClockFreq+0x298>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ffe:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003000:	4b41      	ldr	r3, [pc, #260]	; (8003108 <HAL_RCC_GetSysClockFreq+0x298>)
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d023      	beq.n	8003054 <HAL_RCC_GetSysClockFreq+0x1e4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800300c:	4b3e      	ldr	r3, [pc, #248]	; (8003108 <HAL_RCC_GetSysClockFreq+0x298>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	099b      	lsrs	r3, r3, #6
 8003012:	f04f 0400 	mov.w	r4, #0
 8003016:	f240 11ff 	movw	r1, #511	; 0x1ff
 800301a:	f04f 0200 	mov.w	r2, #0
 800301e:	ea03 0301 	and.w	r3, r3, r1
 8003022:	ea04 0402 	and.w	r4, r4, r2
 8003026:	4a3a      	ldr	r2, [pc, #232]	; (8003110 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003028:	fb02 f104 	mul.w	r1, r2, r4
 800302c:	2200      	movs	r2, #0
 800302e:	fb02 f203 	mul.w	r2, r2, r3
 8003032:	440a      	add	r2, r1
 8003034:	4936      	ldr	r1, [pc, #216]	; (8003110 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003036:	fba3 0101 	umull	r0, r1, r3, r1
 800303a:	1853      	adds	r3, r2, r1
 800303c:	4619      	mov	r1, r3
 800303e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003040:	f04f 0400 	mov.w	r4, #0
 8003044:	461a      	mov	r2, r3
 8003046:	4623      	mov	r3, r4
 8003048:	f7fd fe72 	bl	8000d30 <__aeabi_uldivmod>
 800304c:	4603      	mov	r3, r0
 800304e:	460c      	mov	r4, r1
 8003050:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003052:	e043      	b.n	80030dc <HAL_RCC_GetSysClockFreq+0x26c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003054:	4b2c      	ldr	r3, [pc, #176]	; (8003108 <HAL_RCC_GetSysClockFreq+0x298>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	099b      	lsrs	r3, r3, #6
 800305a:	f04f 0400 	mov.w	r4, #0
 800305e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003062:	f04f 0200 	mov.w	r2, #0
 8003066:	ea01 0103 	and.w	r1, r1, r3
 800306a:	ea02 0204 	and.w	r2, r2, r4
 800306e:	460b      	mov	r3, r1
 8003070:	4614      	mov	r4, r2
 8003072:	0160      	lsls	r0, r4, #5
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	68f8      	ldr	r0, [r7, #12]
 8003078:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 800307c:	60f8      	str	r0, [r7, #12]
 800307e:	015b      	lsls	r3, r3, #5
 8003080:	60bb      	str	r3, [r7, #8]
 8003082:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003086:	1a5b      	subs	r3, r3, r1
 8003088:	eb64 0402 	sbc.w	r4, r4, r2
 800308c:	01a6      	lsls	r6, r4, #6
 800308e:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8003092:	019d      	lsls	r5, r3, #6
 8003094:	1aed      	subs	r5, r5, r3
 8003096:	eb66 0604 	sbc.w	r6, r6, r4
 800309a:	00f3      	lsls	r3, r6, #3
 800309c:	607b      	str	r3, [r7, #4]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80030a4:	607b      	str	r3, [r7, #4]
 80030a6:	00eb      	lsls	r3, r5, #3
 80030a8:	603b      	str	r3, [r7, #0]
 80030aa:	e897 0060 	ldmia.w	r7, {r5, r6}
 80030ae:	186d      	adds	r5, r5, r1
 80030b0:	eb46 0602 	adc.w	r6, r6, r2
 80030b4:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 80030b8:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 80030bc:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 80030c0:	4655      	mov	r5, sl
 80030c2:	465e      	mov	r6, fp
 80030c4:	4628      	mov	r0, r5
 80030c6:	4631      	mov	r1, r6
 80030c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030ca:	f04f 0400 	mov.w	r4, #0
 80030ce:	461a      	mov	r2, r3
 80030d0:	4623      	mov	r3, r4
 80030d2:	f7fd fe2d 	bl	8000d30 <__aeabi_uldivmod>
 80030d6:	4603      	mov	r3, r0
 80030d8:	460c      	mov	r4, r1
 80030da:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80030dc:	4b0a      	ldr	r3, [pc, #40]	; (8003108 <HAL_RCC_GetSysClockFreq+0x298>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	0f1b      	lsrs	r3, r3, #28
 80030e2:	f003 0307 	and.w	r3, r3, #7
 80030e6:	62fb      	str	r3, [r7, #44]	; 0x2c

      sysclockfreq = pllvco/pllr;
 80030e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80030ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80030f2:	e002      	b.n	80030fa <HAL_RCC_GetSysClockFreq+0x28a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030f4:	4b05      	ldr	r3, [pc, #20]	; (800310c <HAL_RCC_GetSysClockFreq+0x29c>)
 80030f6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80030f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3744      	adds	r7, #68	; 0x44
 8003100:	46bd      	mov	sp, r7
 8003102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003106:	bf00      	nop
 8003108:	40023800 	.word	0x40023800
 800310c:	00f42400 	.word	0x00f42400
 8003110:	017d7840 	.word	0x017d7840

08003114 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b00      	cmp	r3, #0
 800312a:	f000 8083 	beq.w	8003234 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800312e:	4b95      	ldr	r3, [pc, #596]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f003 030c 	and.w	r3, r3, #12
 8003136:	2b04      	cmp	r3, #4
 8003138:	d019      	beq.n	800316e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800313a:	4b92      	ldr	r3, [pc, #584]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003142:	2b08      	cmp	r3, #8
 8003144:	d106      	bne.n	8003154 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003146:	4b8f      	ldr	r3, [pc, #572]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800314e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003152:	d00c      	beq.n	800316e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003154:	4b8b      	ldr	r3, [pc, #556]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800315c:	2b0c      	cmp	r3, #12
 800315e:	d112      	bne.n	8003186 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003160:	4b88      	ldr	r3, [pc, #544]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003168:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800316c:	d10b      	bne.n	8003186 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800316e:	4b85      	ldr	r3, [pc, #532]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d05b      	beq.n	8003232 <HAL_RCC_OscConfig+0x11e>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d157      	bne.n	8003232 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e216      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800318e:	d106      	bne.n	800319e <HAL_RCC_OscConfig+0x8a>
 8003190:	4a7c      	ldr	r2, [pc, #496]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003192:	4b7c      	ldr	r3, [pc, #496]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800319a:	6013      	str	r3, [r2, #0]
 800319c:	e01d      	b.n	80031da <HAL_RCC_OscConfig+0xc6>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031a6:	d10c      	bne.n	80031c2 <HAL_RCC_OscConfig+0xae>
 80031a8:	4a76      	ldr	r2, [pc, #472]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 80031aa:	4b76      	ldr	r3, [pc, #472]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031b2:	6013      	str	r3, [r2, #0]
 80031b4:	4a73      	ldr	r2, [pc, #460]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 80031b6:	4b73      	ldr	r3, [pc, #460]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031be:	6013      	str	r3, [r2, #0]
 80031c0:	e00b      	b.n	80031da <HAL_RCC_OscConfig+0xc6>
 80031c2:	4a70      	ldr	r2, [pc, #448]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 80031c4:	4b6f      	ldr	r3, [pc, #444]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031cc:	6013      	str	r3, [r2, #0]
 80031ce:	4a6d      	ldr	r2, [pc, #436]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 80031d0:	4b6c      	ldr	r3, [pc, #432]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031d8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d013      	beq.n	800320a <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031e2:	f7fd ff93 	bl	800110c <HAL_GetTick>
 80031e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031e8:	e008      	b.n	80031fc <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031ea:	f7fd ff8f 	bl	800110c <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b64      	cmp	r3, #100	; 0x64
 80031f6:	d901      	bls.n	80031fc <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e1db      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031fc:	4b61      	ldr	r3, [pc, #388]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d0f0      	beq.n	80031ea <HAL_RCC_OscConfig+0xd6>
 8003208:	e014      	b.n	8003234 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800320a:	f7fd ff7f 	bl	800110c <HAL_GetTick>
 800320e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003210:	e008      	b.n	8003224 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003212:	f7fd ff7b 	bl	800110c <HAL_GetTick>
 8003216:	4602      	mov	r2, r0
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	2b64      	cmp	r3, #100	; 0x64
 800321e:	d901      	bls.n	8003224 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8003220:	2303      	movs	r3, #3
 8003222:	e1c7      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003224:	4b57      	ldr	r3, [pc, #348]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d1f0      	bne.n	8003212 <HAL_RCC_OscConfig+0xfe>
 8003230:	e000      	b.n	8003234 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003232:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0302 	and.w	r3, r3, #2
 800323c:	2b00      	cmp	r3, #0
 800323e:	d06f      	beq.n	8003320 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003240:	4b50      	ldr	r3, [pc, #320]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f003 030c 	and.w	r3, r3, #12
 8003248:	2b00      	cmp	r3, #0
 800324a:	d017      	beq.n	800327c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800324c:	4b4d      	ldr	r3, [pc, #308]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003254:	2b08      	cmp	r3, #8
 8003256:	d105      	bne.n	8003264 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003258:	4b4a      	ldr	r3, [pc, #296]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d00b      	beq.n	800327c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003264:	4b47      	ldr	r3, [pc, #284]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800326c:	2b0c      	cmp	r3, #12
 800326e:	d11c      	bne.n	80032aa <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003270:	4b44      	ldr	r3, [pc, #272]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d116      	bne.n	80032aa <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800327c:	4b41      	ldr	r3, [pc, #260]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d005      	beq.n	8003294 <HAL_RCC_OscConfig+0x180>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d001      	beq.n	8003294 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e18f      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003294:	493b      	ldr	r1, [pc, #236]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003296:	4b3b      	ldr	r3, [pc, #236]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	00db      	lsls	r3, r3, #3
 80032a4:	4313      	orrs	r3, r2
 80032a6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032a8:	e03a      	b.n	8003320 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d020      	beq.n	80032f4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032b2:	4b35      	ldr	r3, [pc, #212]	; (8003388 <HAL_RCC_OscConfig+0x274>)
 80032b4:	2201      	movs	r2, #1
 80032b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b8:	f7fd ff28 	bl	800110c <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032be:	e008      	b.n	80032d2 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032c0:	f7fd ff24 	bl	800110c <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e170      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032d2:	4b2c      	ldr	r3, [pc, #176]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0302 	and.w	r3, r3, #2
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d0f0      	beq.n	80032c0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032de:	4929      	ldr	r1, [pc, #164]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 80032e0:	4b28      	ldr	r3, [pc, #160]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	4313      	orrs	r3, r2
 80032f0:	600b      	str	r3, [r1, #0]
 80032f2:	e015      	b.n	8003320 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032f4:	4b24      	ldr	r3, [pc, #144]	; (8003388 <HAL_RCC_OscConfig+0x274>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032fa:	f7fd ff07 	bl	800110c <HAL_GetTick>
 80032fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003300:	e008      	b.n	8003314 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003302:	f7fd ff03 	bl	800110c <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b02      	cmp	r3, #2
 800330e:	d901      	bls.n	8003314 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e14f      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003314:	4b1b      	ldr	r3, [pc, #108]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0302 	and.w	r3, r3, #2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1f0      	bne.n	8003302 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0308 	and.w	r3, r3, #8
 8003328:	2b00      	cmp	r3, #0
 800332a:	d037      	beq.n	800339c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	695b      	ldr	r3, [r3, #20]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d016      	beq.n	8003362 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003334:	4b15      	ldr	r3, [pc, #84]	; (800338c <HAL_RCC_OscConfig+0x278>)
 8003336:	2201      	movs	r2, #1
 8003338:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800333a:	f7fd fee7 	bl	800110c <HAL_GetTick>
 800333e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003340:	e008      	b.n	8003354 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003342:	f7fd fee3 	bl	800110c <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d901      	bls.n	8003354 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e12f      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003354:	4b0b      	ldr	r3, [pc, #44]	; (8003384 <HAL_RCC_OscConfig+0x270>)
 8003356:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d0f0      	beq.n	8003342 <HAL_RCC_OscConfig+0x22e>
 8003360:	e01c      	b.n	800339c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003362:	4b0a      	ldr	r3, [pc, #40]	; (800338c <HAL_RCC_OscConfig+0x278>)
 8003364:	2200      	movs	r2, #0
 8003366:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003368:	f7fd fed0 	bl	800110c <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800336e:	e00f      	b.n	8003390 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003370:	f7fd fecc 	bl	800110c <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d908      	bls.n	8003390 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e118      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
 8003382:	bf00      	nop
 8003384:	40023800 	.word	0x40023800
 8003388:	42470000 	.word	0x42470000
 800338c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003390:	4b8a      	ldr	r3, [pc, #552]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 8003392:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d1e9      	bne.n	8003370 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0304 	and.w	r3, r3, #4
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	f000 8097 	beq.w	80034d8 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033aa:	2300      	movs	r3, #0
 80033ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ae:	4b83      	ldr	r3, [pc, #524]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 80033b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d10f      	bne.n	80033da <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033ba:	2300      	movs	r3, #0
 80033bc:	60fb      	str	r3, [r7, #12]
 80033be:	4a7f      	ldr	r2, [pc, #508]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 80033c0:	4b7e      	ldr	r3, [pc, #504]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 80033c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033c8:	6413      	str	r3, [r2, #64]	; 0x40
 80033ca:	4b7c      	ldr	r3, [pc, #496]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 80033cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033d2:	60fb      	str	r3, [r7, #12]
 80033d4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80033d6:	2301      	movs	r3, #1
 80033d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033da:	4b79      	ldr	r3, [pc, #484]	; (80035c0 <HAL_RCC_OscConfig+0x4ac>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d118      	bne.n	8003418 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033e6:	4a76      	ldr	r2, [pc, #472]	; (80035c0 <HAL_RCC_OscConfig+0x4ac>)
 80033e8:	4b75      	ldr	r3, [pc, #468]	; (80035c0 <HAL_RCC_OscConfig+0x4ac>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033f2:	f7fd fe8b 	bl	800110c <HAL_GetTick>
 80033f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f8:	e008      	b.n	800340c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033fa:	f7fd fe87 	bl	800110c <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	2b02      	cmp	r3, #2
 8003406:	d901      	bls.n	800340c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	e0d3      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800340c:	4b6c      	ldr	r3, [pc, #432]	; (80035c0 <HAL_RCC_OscConfig+0x4ac>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003414:	2b00      	cmp	r3, #0
 8003416:	d0f0      	beq.n	80033fa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	2b01      	cmp	r3, #1
 800341e:	d106      	bne.n	800342e <HAL_RCC_OscConfig+0x31a>
 8003420:	4a66      	ldr	r2, [pc, #408]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 8003422:	4b66      	ldr	r3, [pc, #408]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 8003424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003426:	f043 0301 	orr.w	r3, r3, #1
 800342a:	6713      	str	r3, [r2, #112]	; 0x70
 800342c:	e01c      	b.n	8003468 <HAL_RCC_OscConfig+0x354>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	2b05      	cmp	r3, #5
 8003434:	d10c      	bne.n	8003450 <HAL_RCC_OscConfig+0x33c>
 8003436:	4a61      	ldr	r2, [pc, #388]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 8003438:	4b60      	ldr	r3, [pc, #384]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 800343a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800343c:	f043 0304 	orr.w	r3, r3, #4
 8003440:	6713      	str	r3, [r2, #112]	; 0x70
 8003442:	4a5e      	ldr	r2, [pc, #376]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 8003444:	4b5d      	ldr	r3, [pc, #372]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 8003446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003448:	f043 0301 	orr.w	r3, r3, #1
 800344c:	6713      	str	r3, [r2, #112]	; 0x70
 800344e:	e00b      	b.n	8003468 <HAL_RCC_OscConfig+0x354>
 8003450:	4a5a      	ldr	r2, [pc, #360]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 8003452:	4b5a      	ldr	r3, [pc, #360]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 8003454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003456:	f023 0301 	bic.w	r3, r3, #1
 800345a:	6713      	str	r3, [r2, #112]	; 0x70
 800345c:	4a57      	ldr	r2, [pc, #348]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 800345e:	4b57      	ldr	r3, [pc, #348]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 8003460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003462:	f023 0304 	bic.w	r3, r3, #4
 8003466:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d015      	beq.n	800349c <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003470:	f7fd fe4c 	bl	800110c <HAL_GetTick>
 8003474:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003476:	e00a      	b.n	800348e <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003478:	f7fd fe48 	bl	800110c <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	f241 3288 	movw	r2, #5000	; 0x1388
 8003486:	4293      	cmp	r3, r2
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e092      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800348e:	4b4b      	ldr	r3, [pc, #300]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 8003490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d0ee      	beq.n	8003478 <HAL_RCC_OscConfig+0x364>
 800349a:	e014      	b.n	80034c6 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800349c:	f7fd fe36 	bl	800110c <HAL_GetTick>
 80034a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034a2:	e00a      	b.n	80034ba <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034a4:	f7fd fe32 	bl	800110c <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e07c      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034ba:	4b40      	ldr	r3, [pc, #256]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 80034bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1ee      	bne.n	80034a4 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034c6:	7dfb      	ldrb	r3, [r7, #23]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d105      	bne.n	80034d8 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034cc:	4a3b      	ldr	r2, [pc, #236]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 80034ce:	4b3b      	ldr	r3, [pc, #236]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034d6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d068      	beq.n	80035b2 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034e0:	4b36      	ldr	r3, [pc, #216]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f003 030c 	and.w	r3, r3, #12
 80034e8:	2b08      	cmp	r3, #8
 80034ea:	d060      	beq.n	80035ae <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d145      	bne.n	8003580 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034f4:	4b33      	ldr	r3, [pc, #204]	; (80035c4 <HAL_RCC_OscConfig+0x4b0>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034fa:	f7fd fe07 	bl	800110c <HAL_GetTick>
 80034fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003500:	e008      	b.n	8003514 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003502:	f7fd fe03 	bl	800110c <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	2b02      	cmp	r3, #2
 800350e:	d901      	bls.n	8003514 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e04f      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003514:	4b29      	ldr	r3, [pc, #164]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d1f0      	bne.n	8003502 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003520:	4926      	ldr	r1, [pc, #152]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69da      	ldr	r2, [r3, #28]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a1b      	ldr	r3, [r3, #32]
 800352a:	431a      	orrs	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003530:	019b      	lsls	r3, r3, #6
 8003532:	431a      	orrs	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003538:	085b      	lsrs	r3, r3, #1
 800353a:	3b01      	subs	r3, #1
 800353c:	041b      	lsls	r3, r3, #16
 800353e:	431a      	orrs	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003544:	061b      	lsls	r3, r3, #24
 8003546:	431a      	orrs	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354c:	071b      	lsls	r3, r3, #28
 800354e:	4313      	orrs	r3, r2
 8003550:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003552:	4b1c      	ldr	r3, [pc, #112]	; (80035c4 <HAL_RCC_OscConfig+0x4b0>)
 8003554:	2201      	movs	r2, #1
 8003556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003558:	f7fd fdd8 	bl	800110c <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003560:	f7fd fdd4 	bl	800110c <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e020      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003572:	4b12      	ldr	r3, [pc, #72]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0f0      	beq.n	8003560 <HAL_RCC_OscConfig+0x44c>
 800357e:	e018      	b.n	80035b2 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003580:	4b10      	ldr	r3, [pc, #64]	; (80035c4 <HAL_RCC_OscConfig+0x4b0>)
 8003582:	2200      	movs	r2, #0
 8003584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003586:	f7fd fdc1 	bl	800110c <HAL_GetTick>
 800358a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800358c:	e008      	b.n	80035a0 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800358e:	f7fd fdbd 	bl	800110c <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	2b02      	cmp	r3, #2
 800359a:	d901      	bls.n	80035a0 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e009      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a0:	4b06      	ldr	r3, [pc, #24]	; (80035bc <HAL_RCC_OscConfig+0x4a8>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1f0      	bne.n	800358e <HAL_RCC_OscConfig+0x47a>
 80035ac:	e001      	b.n	80035b2 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e000      	b.n	80035b4 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	40023800 	.word	0x40023800
 80035c0:	40007000 	.word	0x40007000
 80035c4:	42470060 	.word	0x42470060

080035c8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d101      	bne.n	80035da <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e083      	b.n	80036e2 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	7f5b      	ldrb	r3, [r3, #29]
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d105      	bne.n	80035f0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f009 f802 	bl	800c5f4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2202      	movs	r2, #2
 80035f4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	22ca      	movs	r2, #202	; 0xca
 80035fc:	625a      	str	r2, [r3, #36]	; 0x24
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2253      	movs	r2, #83	; 0x53
 8003604:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f000 faa8 	bl	8003b5c <RTC_EnterInitMode>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d008      	beq.n	8003624 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	22ff      	movs	r2, #255	; 0xff
 8003618:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2204      	movs	r2, #4
 800361e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e05e      	b.n	80036e2 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003632:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003636:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	6812      	ldr	r2, [r2, #0]
 8003640:	6891      	ldr	r1, [r2, #8]
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	6850      	ldr	r0, [r2, #4]
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	6912      	ldr	r2, [r2, #16]
 800364a:	4310      	orrs	r0, r2
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	6952      	ldr	r2, [r2, #20]
 8003650:	4302      	orrs	r2, r0
 8003652:	430a      	orrs	r2, r1
 8003654:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	68d2      	ldr	r2, [r2, #12]
 800365e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	6812      	ldr	r2, [r2, #0]
 8003668:	6911      	ldr	r1, [r2, #16]
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	6892      	ldr	r2, [r2, #8]
 800366e:	0412      	lsls	r2, r2, #16
 8003670:	430a      	orrs	r2, r1
 8003672:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	6812      	ldr	r2, [r2, #0]
 800367c:	68d2      	ldr	r2, [r2, #12]
 800367e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003682:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 0320 	and.w	r3, r3, #32
 800368e:	2b00      	cmp	r3, #0
 8003690:	d10e      	bne.n	80036b0 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f000 fa3a 	bl	8003b0c <HAL_RTC_WaitForSynchro>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d008      	beq.n	80036b0 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	22ff      	movs	r2, #255	; 0xff
 80036a4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2204      	movs	r2, #4
 80036aa:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e018      	b.n	80036e2 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	6812      	ldr	r2, [r2, #0]
 80036b8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80036ba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036be:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	6812      	ldr	r2, [r2, #0]
 80036c8:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	6992      	ldr	r2, [r2, #24]
 80036ce:	430a      	orrs	r2, r1
 80036d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	22ff      	movs	r2, #255	; 0xff
 80036d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80036e0:	2300      	movs	r3, #0
  }
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80036ea:	b590      	push	{r4, r7, lr}
 80036ec:	b087      	sub	sp, #28
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	60f8      	str	r0, [r7, #12]
 80036f2:	60b9      	str	r1, [r7, #8]
 80036f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80036f6:	2300      	movs	r3, #0
 80036f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	7f1b      	ldrb	r3, [r3, #28]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d101      	bne.n	8003706 <HAL_RTC_SetTime+0x1c>
 8003702:	2302      	movs	r3, #2
 8003704:	e0aa      	b.n	800385c <HAL_RTC_SetTime+0x172>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2201      	movs	r2, #1
 800370a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2202      	movs	r2, #2
 8003710:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d126      	bne.n	8003766 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003722:	2b00      	cmp	r3, #0
 8003724:	d102      	bne.n	800372c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	2200      	movs	r2, #0
 800372a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	4618      	mov	r0, r3
 8003732:	f000 fa3f 	bl	8003bb4 <RTC_ByteToBcd2>
 8003736:	4603      	mov	r3, r0
 8003738:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	785b      	ldrb	r3, [r3, #1]
 800373e:	4618      	mov	r0, r3
 8003740:	f000 fa38 	bl	8003bb4 <RTC_ByteToBcd2>
 8003744:	4603      	mov	r3, r0
 8003746:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003748:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	789b      	ldrb	r3, [r3, #2]
 800374e:	4618      	mov	r0, r3
 8003750:	f000 fa30 	bl	8003bb4 <RTC_ByteToBcd2>
 8003754:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003756:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	78db      	ldrb	r3, [r3, #3]
 800375e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8003760:	4313      	orrs	r3, r2
 8003762:	617b      	str	r3, [r7, #20]
 8003764:	e018      	b.n	8003798 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003770:	2b00      	cmp	r3, #0
 8003772:	d102      	bne.n	800377a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	2200      	movs	r2, #0
 8003778:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	785b      	ldrb	r3, [r3, #1]
 8003784:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003786:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8003788:	68ba      	ldr	r2, [r7, #8]
 800378a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800378c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	78db      	ldrb	r3, [r3, #3]
 8003792:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003794:	4313      	orrs	r3, r2
 8003796:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	22ca      	movs	r2, #202	; 0xca
 800379e:	625a      	str	r2, [r3, #36]	; 0x24
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2253      	movs	r2, #83	; 0x53
 80037a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f000 f9d7 	bl	8003b5c <RTC_EnterInitMode>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00b      	beq.n	80037cc <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	22ff      	movs	r2, #255	; 0xff
 80037ba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2204      	movs	r2, #4
 80037c0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2200      	movs	r2, #0
 80037c6:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e047      	b.n	800385c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80037d6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80037da:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	6812      	ldr	r2, [r2, #0]
 80037e4:	6892      	ldr	r2, [r2, #8]
 80037e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80037ea:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68fa      	ldr	r2, [r7, #12]
 80037f2:	6812      	ldr	r2, [r2, #0]
 80037f4:	6891      	ldr	r1, [r2, #8]
 80037f6:	68ba      	ldr	r2, [r7, #8]
 80037f8:	68d0      	ldr	r0, [r2, #12]
 80037fa:	68ba      	ldr	r2, [r7, #8]
 80037fc:	6912      	ldr	r2, [r2, #16]
 80037fe:	4302      	orrs	r2, r0
 8003800:	430a      	orrs	r2, r1
 8003802:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68fa      	ldr	r2, [r7, #12]
 800380a:	6812      	ldr	r2, [r2, #0]
 800380c:	68d2      	ldr	r2, [r2, #12]
 800380e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003812:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 0320 	and.w	r3, r3, #32
 800381e:	2b00      	cmp	r3, #0
 8003820:	d111      	bne.n	8003846 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003822:	68f8      	ldr	r0, [r7, #12]
 8003824:	f000 f972 	bl	8003b0c <HAL_RTC_WaitForSynchro>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00b      	beq.n	8003846 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	22ff      	movs	r2, #255	; 0xff
 8003834:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2204      	movs	r2, #4
 800383a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2200      	movs	r2, #0
 8003840:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e00a      	b.n	800385c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	22ff      	movs	r2, #255	; 0xff
 800384c:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2201      	movs	r2, #1
 8003852:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800385a:	2300      	movs	r3, #0
  }
}
 800385c:	4618      	mov	r0, r3
 800385e:	371c      	adds	r7, #28
 8003860:	46bd      	mov	sp, r7
 8003862:	bd90      	pop	{r4, r7, pc}

08003864 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b086      	sub	sp, #24
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003870:	2300      	movs	r3, #0
 8003872:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	691b      	ldr	r3, [r3, #16]
 8003884:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003896:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800389a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	0c1b      	lsrs	r3, r3, #16
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038a6:	b2da      	uxtb	r2, r3
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	0a1b      	lsrs	r3, r3, #8
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038b6:	b2da      	uxtb	r2, r3
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038c4:	b2da      	uxtb	r2, r3
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	0c1b      	lsrs	r3, r3, #16
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038d4:	b2da      	uxtb	r2, r3
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d11a      	bne.n	8003916 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	4618      	mov	r0, r3
 80038e6:	f000 f983 	bl	8003bf0 <RTC_Bcd2ToByte>
 80038ea:	4603      	mov	r3, r0
 80038ec:	461a      	mov	r2, r3
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	785b      	ldrb	r3, [r3, #1]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f000 f97a 	bl	8003bf0 <RTC_Bcd2ToByte>
 80038fc:	4603      	mov	r3, r0
 80038fe:	461a      	mov	r2, r3
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	789b      	ldrb	r3, [r3, #2]
 8003908:	4618      	mov	r0, r3
 800390a:	f000 f971 	bl	8003bf0 <RTC_Bcd2ToByte>
 800390e:	4603      	mov	r3, r0
 8003910:	461a      	mov	r2, r3
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3718      	adds	r7, #24
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003920:	b590      	push	{r4, r7, lr}
 8003922:	b087      	sub	sp, #28
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800392c:	2300      	movs	r3, #0
 800392e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	7f1b      	ldrb	r3, [r3, #28]
 8003934:	2b01      	cmp	r3, #1
 8003936:	d101      	bne.n	800393c <HAL_RTC_SetDate+0x1c>
 8003938:	2302      	movs	r3, #2
 800393a:	e094      	b.n	8003a66 <HAL_RTC_SetDate+0x146>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2201      	movs	r2, #1
 8003940:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2202      	movs	r2, #2
 8003946:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10e      	bne.n	800396c <HAL_RTC_SetDate+0x4c>
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	785b      	ldrb	r3, [r3, #1]
 8003952:	f003 0310 	and.w	r3, r3, #16
 8003956:	2b00      	cmp	r3, #0
 8003958:	d008      	beq.n	800396c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	785b      	ldrb	r3, [r3, #1]
 800395e:	f023 0310 	bic.w	r3, r3, #16
 8003962:	b2db      	uxtb	r3, r3
 8003964:	330a      	adds	r3, #10
 8003966:	b2da      	uxtb	r2, r3
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d11c      	bne.n	80039ac <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	78db      	ldrb	r3, [r3, #3]
 8003976:	4618      	mov	r0, r3
 8003978:	f000 f91c 	bl	8003bb4 <RTC_ByteToBcd2>
 800397c:	4603      	mov	r3, r0
 800397e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	785b      	ldrb	r3, [r3, #1]
 8003984:	4618      	mov	r0, r3
 8003986:	f000 f915 	bl	8003bb4 <RTC_ByteToBcd2>
 800398a:	4603      	mov	r3, r0
 800398c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800398e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	789b      	ldrb	r3, [r3, #2]
 8003994:	4618      	mov	r0, r3
 8003996:	f000 f90d 	bl	8003bb4 <RTC_ByteToBcd2>
 800399a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800399c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80039a6:	4313      	orrs	r3, r2
 80039a8:	617b      	str	r3, [r7, #20]
 80039aa:	e00e      	b.n	80039ca <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	78db      	ldrb	r3, [r3, #3]
 80039b0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	785b      	ldrb	r3, [r3, #1]
 80039b6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80039b8:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80039ba:	68ba      	ldr	r2, [r7, #8]
 80039bc:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80039be:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80039c6:	4313      	orrs	r3, r2
 80039c8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	22ca      	movs	r2, #202	; 0xca
 80039d0:	625a      	str	r2, [r3, #36]	; 0x24
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2253      	movs	r2, #83	; 0x53
 80039d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80039da:	68f8      	ldr	r0, [r7, #12]
 80039dc:	f000 f8be 	bl	8003b5c <RTC_EnterInitMode>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00b      	beq.n	80039fe <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	22ff      	movs	r2, #255	; 0xff
 80039ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2204      	movs	r2, #4
 80039f2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2200      	movs	r2, #0
 80039f8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e033      	b.n	8003a66 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003a08:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003a0c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	6812      	ldr	r2, [r2, #0]
 8003a16:	68d2      	ldr	r2, [r2, #12]
 8003a18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a1c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f003 0320 	and.w	r3, r3, #32
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d111      	bne.n	8003a50 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003a2c:	68f8      	ldr	r0, [r7, #12]
 8003a2e:	f000 f86d 	bl	8003b0c <HAL_RTC_WaitForSynchro>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00b      	beq.n	8003a50 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	22ff      	movs	r2, #255	; 0xff
 8003a3e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2204      	movs	r2, #4
 8003a44:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e00a      	b.n	8003a66 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	22ff      	movs	r2, #255	; 0xff
 8003a56:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8003a64:	2300      	movs	r3, #0
  }
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	371c      	adds	r7, #28
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd90      	pop	{r4, r7, pc}

08003a6e <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b086      	sub	sp, #24
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	60f8      	str	r0, [r7, #12]
 8003a76:	60b9      	str	r1, [r7, #8]
 8003a78:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003a88:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003a8c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	0c1b      	lsrs	r3, r3, #16
 8003a92:	b2da      	uxtb	r2, r3
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	0a1b      	lsrs	r3, r3, #8
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	f003 031f 	and.w	r3, r3, #31
 8003aa2:	b2da      	uxtb	r2, r3
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ab0:	b2da      	uxtb	r2, r3
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	0b5b      	lsrs	r3, r3, #13
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	f003 0307 	and.w	r3, r3, #7
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d11a      	bne.n	8003b02 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	78db      	ldrb	r3, [r3, #3]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f000 f88d 	bl	8003bf0 <RTC_Bcd2ToByte>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	461a      	mov	r2, r3
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	785b      	ldrb	r3, [r3, #1]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 f884 	bl	8003bf0 <RTC_Bcd2ToByte>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	461a      	mov	r2, r3
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	789b      	ldrb	r3, [r3, #2]
 8003af4:	4618      	mov	r0, r3
 8003af6:	f000 f87b 	bl	8003bf0 <RTC_Bcd2ToByte>
 8003afa:	4603      	mov	r3, r0
 8003afc:	461a      	mov	r2, r3
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003b02:	2300      	movs	r3, #0
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	3718      	adds	r7, #24
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b14:	2300      	movs	r3, #0
 8003b16:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	6812      	ldr	r2, [r2, #0]
 8003b20:	68d2      	ldr	r2, [r2, #12]
 8003b22:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003b26:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b28:	f7fd faf0 	bl	800110c <HAL_GetTick>
 8003b2c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003b2e:	e009      	b.n	8003b44 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003b30:	f7fd faec 	bl	800110c <HAL_GetTick>
 8003b34:	4602      	mov	r2, r0
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	1ad3      	subs	r3, r2, r3
 8003b3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b3e:	d901      	bls.n	8003b44 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e007      	b.n	8003b54 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	f003 0320 	and.w	r3, r3, #32
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d0ee      	beq.n	8003b30 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3710      	adds	r7, #16
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b64:	2300      	movs	r3, #0
 8003b66:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d119      	bne.n	8003baa <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b7e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b80:	f7fd fac4 	bl	800110c <HAL_GetTick>
 8003b84:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003b86:	e009      	b.n	8003b9c <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003b88:	f7fd fac0 	bl	800110c <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b96:	d901      	bls.n	8003b9c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e007      	b.n	8003bac <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d0ee      	beq.n	8003b88 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	4603      	mov	r3, r0
 8003bbc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8003bc2:	e005      	b.n	8003bd0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003bca:	79fb      	ldrb	r3, [r7, #7]
 8003bcc:	3b0a      	subs	r3, #10
 8003bce:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8003bd0:	79fb      	ldrb	r3, [r7, #7]
 8003bd2:	2b09      	cmp	r3, #9
 8003bd4:	d8f6      	bhi.n	8003bc4 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	011b      	lsls	r3, r3, #4
 8003bdc:	b2da      	uxtb	r2, r3
 8003bde:	79fb      	ldrb	r3, [r7, #7]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	b2db      	uxtb	r3, r3
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3714      	adds	r7, #20
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003bfe:	79fb      	ldrb	r3, [r7, #7]
 8003c00:	091b      	lsrs	r3, r3, #4
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	461a      	mov	r2, r3
 8003c06:	4613      	mov	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	4413      	add	r3, r2
 8003c0c:	005b      	lsls	r3, r3, #1
 8003c0e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8003c10:	79fb      	ldrb	r3, [r7, #7]
 8003c12:	f003 030f 	and.w	r3, r3, #15
 8003c16:	b2da      	uxtb	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	4413      	add	r3, r2
 8003c1e:	b2db      	uxtb	r3, r3
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3714      	adds	r7, #20
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b082      	sub	sp, #8
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d101      	bne.n	8003c3e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e01d      	b.n	8003c7a <HAL_SD_Init+0x4e>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d105      	bne.n	8003c56 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f008 fce5 	bl	800c620 <HAL_SD_MspInit>
#endif
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2203      	movs	r2, #3
 8003c5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 f810 	bl	8003c84 <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	631a      	str	r2, [r3, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3708      	adds	r7, #8
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
	...

08003c84 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003c84:	b5b0      	push	{r4, r5, r7, lr}
 8003c86:	b08e      	sub	sp, #56	; 0x38
 8003c88:	af04      	add	r7, sp, #16
 8003c8a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	627b      	str	r3, [r7, #36]	; 0x24
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003c90:	2300      	movs	r3, #0
 8003c92:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003c94:	2300      	movs	r3, #0
 8003c96:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003ca4:	2376      	movs	r3, #118	; 0x76
 8003ca6:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681d      	ldr	r5, [r3, #0]
 8003cac:	466c      	mov	r4, sp
 8003cae:	f107 0318 	add.w	r3, r7, #24
 8003cb2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003cb6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003cba:	f107 030c 	add.w	r3, r7, #12
 8003cbe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003cc0:	4628      	mov	r0, r5
 8003cc2:	f002 fd87 	bl	80067d4 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd); 
 8003cc6:	4b1c      	ldr	r3, [pc, #112]	; (8003d38 <HAL_SD_InitCard+0xb4>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f002 fdc8 	bl	8006866 <SDIO_PowerState_ON>
  
  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003cd6:	4b18      	ldr	r3, [pc, #96]	; (8003d38 <HAL_SD_InitCard+0xb4>)
 8003cd8:	2201      	movs	r2, #1
 8003cda:	601a      	str	r2, [r3, #0]
  
  /* Required power up waiting time before starting the SD initialization 
  sequence */
  HAL_Delay(2U);
 8003cdc:	2002      	movs	r0, #2
 8003cde:	f7fd fa21 	bl	8001124 <HAL_Delay>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 ffea 	bl	8004cbc <SD_PowerON>
 8003ce8:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d00b      	beq.n	8003d08 <HAL_SD_InitCard+0x84>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e013      	b.n	8003d30 <HAL_SD_InitCard+0xac>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 ff0e 	bl	8004b2a <SD_InitCard>
 8003d0e:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d00b      	beq.n	8003d2e <HAL_SD_InitCard+0xaa>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d24:	431a      	orrs	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e000      	b.n	8003d30 <HAL_SD_InitCard+0xac>
  }

  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3728      	adds	r7, #40	; 0x28
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bdb0      	pop	{r4, r5, r7, pc}
 8003d38:	422580a0 	.word	0x422580a0

08003d3c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd Block Address from where data is to be read  
  * @param  NumberOfBlocks Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b08c      	sub	sp, #48	; 0x30
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
 8003d48:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d107      	bne.n	8003d64 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d58:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e0ab      	b.n	8003ebc <HAL_SD_ReadBlocks_DMA+0x180>
  }
  
  if(hsd->State == HAL_SD_STATE_READY)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	f040 80a4 	bne.w	8003eba <HAL_SD_ReadBlocks_DMA+0x17e>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	441a      	add	r2, r3
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d907      	bls.n	8003d96 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d8a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e092      	b.n	8003ebc <HAL_SD_ReadBlocks_DMA+0x180>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2203      	movs	r2, #3
 8003d9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2200      	movs	r2, #0
 8003da4:	62da      	str	r2, [r3, #44]	; 0x2c
    
#ifdef SDIO_STA_STBITERR
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	6812      	ldr	r2, [r2, #0]
 8003dae:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003db0:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8003db4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
    
    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dba:	4a42      	ldr	r2, [pc, #264]	; (8003ec4 <HAL_SD_ReadBlocks_DMA+0x188>)
 8003dbc:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dc2:	4a41      	ldr	r2, [pc, #260]	; (8003ec8 <HAL_SD_ReadBlocks_DMA+0x18c>)
 8003dc4:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dca:	2200      	movs	r2, #0
 8003dcc:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	3380      	adds	r3, #128	; 0x80
 8003dd8:	4619      	mov	r1, r3
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	025b      	lsls	r3, r3, #9
 8003de0:	089b      	lsrs	r3, r3, #2
 8003de2:	f7fd fe23 	bl	8001a2c <HAL_DMA_Start_IT>
    
    /* Enable SD DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003de6:	4b39      	ldr	r3, [pc, #228]	; (8003ecc <HAL_SD_ReadBlocks_DMA+0x190>)
 8003de8:	2201      	movs	r2, #1
 8003dea:	601a      	str	r2, [r3, #0]
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d002      	beq.n	8003dfa <HAL_SD_ReadBlocks_DMA+0xbe>
    {
      BlockAdd *= 512U;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	025b      	lsls	r3, r3, #9
 8003df8:	607b      	str	r3, [r7, #4]
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8003dfe:	617b      	str	r3, [r7, #20]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	025b      	lsls	r3, r3, #9
 8003e04:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003e06:	2390      	movs	r3, #144	; 0x90
 8003e08:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003e12:	2301      	movs	r3, #1
 8003e14:	62bb      	str	r3, [r7, #40]	; 0x28
    SDIO_ConfigData(hsd->Instance, &config);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f107 0214 	add.w	r2, r7, #20
 8003e1e:	4611      	mov	r1, r2
 8003e20:	4618      	mov	r0, r3
 8003e22:	f002 fd88 	bl	8006936 <SDIO_ConfigData>

    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f002 fdad 	bl	800698e <SDMMC_CmdBlockLength>
 8003e34:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d010      	beq.n	8003e5e <HAL_SD_ReadBlocks_DMA+0x122>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003e44:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e4c:	431a      	orrs	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2201      	movs	r2, #1
 8003e56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e02e      	b.n	8003ebc <HAL_SD_ReadBlocks_DMA+0x180>
    }
        
    /* Read Blocks in DMA mode */
    if(NumberOfBlocks > 1U)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d90a      	bls.n	8003e7a <HAL_SD_ReadBlocks_DMA+0x13e>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2282      	movs	r2, #130	; 0x82
 8003e68:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Multi Block command */ 
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	6879      	ldr	r1, [r7, #4]
 8003e70:	4618      	mov	r0, r3
 8003e72:	f002 fdd4 	bl	8006a1e <SDMMC_CmdReadMultiBlock>
 8003e76:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003e78:	e009      	b.n	8003e8e <HAL_SD_ReadBlocks_DMA+0x152>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2281      	movs	r2, #129	; 0x81
 8003e7e:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Single Block command */ 
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	6879      	ldr	r1, [r7, #4]
 8003e86:	4618      	mov	r0, r3
 8003e88:	f002 fda5 	bl	80069d6 <SDMMC_CmdReadSingleBlock>
 8003e8c:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d010      	beq.n	8003eb6 <HAL_SD_ReadBlocks_DMA+0x17a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003e9c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ea4:	431a      	orrs	r2, r3
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e002      	b.n	8003ebc <HAL_SD_ReadBlocks_DMA+0x180>
    }

    return HAL_OK;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	e000      	b.n	8003ebc <HAL_SD_ReadBlocks_DMA+0x180>
  }
  else
  {
    return HAL_BUSY;
 8003eba:	2302      	movs	r3, #2
  }
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3730      	adds	r7, #48	; 0x30
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	0800493b 	.word	0x0800493b
 8003ec8:	080049a9 	.word	0x080049a9
 8003ecc:	4225858c 	.word	0x4225858c

08003ed0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd Block Address where data will be written  
  * @param  NumberOfBlocks Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b08c      	sub	sp, #48	; 0x30
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
 8003edc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d107      	bne.n	8003ef8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eec:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e0ab      	b.n	8004050 <HAL_SD_WriteBlocks_DMA+0x180>
  }
  
  if(hsd->State == HAL_SD_STATE_READY)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	f040 80a4 	bne.w	800404e <HAL_SD_WriteBlocks_DMA+0x17e>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	441a      	add	r2, r3
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d907      	bls.n	8003f2a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f1e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e092      	b.n	8004050 <HAL_SD_WriteBlocks_DMA+0x180>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2203      	movs	r2, #3
 8003f2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	2200      	movs	r2, #0
 8003f38:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Enable SD Error interrupts */  
#ifdef SDIO_STA_STBITERR
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));    
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));    
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68fa      	ldr	r2, [r7, #12]
 8003f40:	6812      	ldr	r2, [r2, #0]
 8003f42:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003f44:	f042 021a 	orr.w	r2, r2, #26
 8003f48:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
    
    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	4a42      	ldr	r2, [pc, #264]	; (8004058 <HAL_SD_WriteBlocks_DMA+0x188>)
 8003f50:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f56:	4a41      	ldr	r2, [pc, #260]	; (800405c <HAL_SD_WriteBlocks_DMA+0x18c>)
 8003f58:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5e:	2200      	movs	r2, #0
 8003f60:	651a      	str	r2, [r3, #80]	; 0x50
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d002      	beq.n	8003f70 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      BlockAdd *= 512U;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	025b      	lsls	r3, r3, #9
 8003f6e:	607b      	str	r3, [r7, #4]
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f002 fd08 	bl	800698e <SDMMC_CmdBlockLength>
 8003f7e:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8003f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d010      	beq.n	8003fa8 <HAL_SD_WriteBlocks_DMA+0xd8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003f8e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f96:	431a      	orrs	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e053      	b.n	8004050 <HAL_SD_WriteBlocks_DMA+0x180>
    }
    
    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d90a      	bls.n	8003fc4 <HAL_SD_WriteBlocks_DMA+0xf4>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	22a0      	movs	r2, #160	; 0xa0
 8003fb2:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Multi Block command */ 
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	6879      	ldr	r1, [r7, #4]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f002 fd77 	bl	8006aae <SDMMC_CmdWriteMultiBlock>
 8003fc0:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003fc2:	e009      	b.n	8003fd8 <HAL_SD_WriteBlocks_DMA+0x108>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2290      	movs	r2, #144	; 0x90
 8003fc8:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	6879      	ldr	r1, [r7, #4]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f002 fd48 	bl	8006a66 <SDMMC_CmdWriteSingleBlock>
 8003fd6:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d010      	beq.n	8004000 <HAL_SD_WriteBlocks_DMA+0x130>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS); 
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8003fe6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e027      	b.n	8004050 <HAL_SD_WriteBlocks_DMA+0x180>
    }
    
    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8004000:	4b17      	ldr	r3, [pc, #92]	; (8004060 <HAL_SD_WriteBlocks_DMA+0x190>)
 8004002:	2201      	movs	r2, #1
 8004004:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800400a:	68b9      	ldr	r1, [r7, #8]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	3380      	adds	r3, #128	; 0x80
 8004012:	461a      	mov	r2, r3
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	025b      	lsls	r3, r3, #9
 8004018:	089b      	lsrs	r3, r3, #2
 800401a:	f7fd fd07 	bl	8001a2c <HAL_DMA_Start_IT>
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800401e:	f04f 33ff 	mov.w	r3, #4294967295
 8004022:	617b      	str	r3, [r7, #20]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	025b      	lsls	r3, r3, #9
 8004028:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800402a:	2390      	movs	r3, #144	; 0x90
 800402c:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800402e:	2300      	movs	r3, #0
 8004030:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004032:	2300      	movs	r3, #0
 8004034:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8004036:	2301      	movs	r3, #1
 8004038:	62bb      	str	r3, [r7, #40]	; 0x28
    SDIO_ConfigData(hsd->Instance, &config);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f107 0214 	add.w	r2, r7, #20
 8004042:	4611      	mov	r1, r2
 8004044:	4618      	mov	r0, r3
 8004046:	f002 fc76 	bl	8006936 <SDIO_ConfigData>
    
    return HAL_OK;
 800404a:	2300      	movs	r3, #0
 800404c:	e000      	b.n	8004050 <HAL_SD_WriteBlocks_DMA+0x180>
  }
  else
  {
    return HAL_BUSY;
 800404e:	2302      	movs	r3, #2
  }
}
 8004050:	4618      	mov	r0, r3
 8004052:	3730      	adds	r7, #48	; 0x30
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}
 8004058:	08004911 	.word	0x08004911
 800405c:	080049a9 	.word	0x080049a9
 8004060:	4225858c 	.word	0x4225858c

08004064 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800406c:	2300      	movs	r3, #0
 800406e:	60fb      	str	r3, [r7, #12]
  
  /* Check for SDIO interrupt flags */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DATAEND) != RESET)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800407a:	2b00      	cmp	r3, #0
 800407c:	f000 808b 	beq.w	8004196 <HAL_SD_IRQHandler+0x132>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND); 
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004088:	639a      	str	r2, [r3, #56]	; 0x38
    
#ifdef SDIO_STA_STBITERR
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	6812      	ldr	r2, [r2, #0]
 8004092:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004094:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8004098:	63da      	str	r2, [r3, #60]	; 0x3c
                             SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);
#endif
    
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800409e:	f003 0308 	and.w	r3, r3, #8
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d03a      	beq.n	800411c <HAL_SD_IRQHandler+0xb8>
    {
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d105      	bne.n	80040be <HAL_SD_IRQHandler+0x5a>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b6:	f003 0320 	and.w	r3, r3, #32
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d011      	beq.n	80040e2 <HAL_SD_IRQHandler+0x7e>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f002 fd18 	bl	8006af8 <SDMMC_CmdStopTransfer>
 80040c8:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d008      	beq.n	80040e2 <HAL_SD_IRQHandler+0x7e>
        {
          hsd->ErrorCode |= errorstate;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	431a      	orrs	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f000 f915 	bl	800430c <HAL_SD_ErrorCallback>
#endif
        }
      }
      
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80040ea:	639a      	str	r2, [r3, #56]	; 0x38
      
      hsd->State = HAL_SD_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f8:	f003 0301 	and.w	r3, r3, #1
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d105      	bne.n	800410c <HAL_SD_IRQHandler+0xa8>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004104:	f003 0302 	and.w	r3, r3, #2
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <HAL_SD_IRQHandler+0xb0>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f006 fd99 	bl	800ac44 <HAL_SD_RxCpltCallback>
      hsd->State = HAL_SD_STATE_READY;
      HAL_SD_ErrorCallback(hsd);
    }
  }
#endif
}
 8004112:	e0f3      	b.n	80042fc <HAL_SD_IRQHandler+0x298>
        HAL_SD_TxCpltCallback(hsd);
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f006 fd8b 	bl	800ac30 <HAL_SD_TxCpltCallback>
}
 800411a:	e0ef      	b.n	80042fc <HAL_SD_IRQHandler+0x298>
    else if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 80e9 	beq.w	80042fc <HAL_SD_IRQHandler+0x298>
      if((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800412e:	f003 0320 	and.w	r3, r3, #32
 8004132:	2b00      	cmp	r3, #0
 8004134:	d011      	beq.n	800415a <HAL_SD_IRQHandler+0xf6>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4618      	mov	r0, r3
 800413c:	f002 fcdc 	bl	8006af8 <SDMMC_CmdStopTransfer>
 8004140:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d008      	beq.n	800415a <HAL_SD_IRQHandler+0xf6>
          hsd->ErrorCode |= errorstate;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	431a      	orrs	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f000 f8d9 	bl	800430c <HAL_SD_ErrorCallback>
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) == RESET) && ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == RESET))
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	2b00      	cmp	r3, #0
 8004164:	f040 80ca 	bne.w	80042fc <HAL_SD_IRQHandler+0x298>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b00      	cmp	r3, #0
 8004172:	f040 80c3 	bne.w	80042fc <HAL_SD_IRQHandler+0x298>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	6812      	ldr	r2, [r2, #0]
 800417e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004180:	f022 0208 	bic.w	r2, r2, #8
 8004184:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2201      	movs	r2, #1
 800418a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f006 fd4e 	bl	800ac30 <HAL_SD_TxCpltCallback>
}
 8004194:	e0b2      	b.n	80042fc <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXFIFOHE) != RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800419c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d008      	beq.n	80041b6 <HAL_SD_IRQHandler+0x152>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_TXFIFOHE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80041ac:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Write_IT(hsd);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 ffe0 	bl	8005174 <SD_Write_IT>
}
 80041b4:	e0a2      	b.n	80042fc <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXFIFOHF) != RESET)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d008      	beq.n	80041d6 <HAL_SD_IRQHandler+0x172>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXFIFOHF);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80041cc:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Read_IT(hsd);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 ffa8 	bl	8005124 <SD_Read_IT>
}
 80041d4:	e092      	b.n	80042fc <HAL_SD_IRQHandler+0x298>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_TXUNDERR) != RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041dc:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f000 808b 	beq.w	80042fc <HAL_SD_IRQHandler+0x298>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL) != RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ec:	f003 0302 	and.w	r3, r3, #2
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d005      	beq.n	8004200 <HAL_SD_IRQHandler+0x19c>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL; 
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f8:	f043 0202 	orr.w	r2, r3, #2
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DTIMEOUT) != RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	2b00      	cmp	r3, #0
 800420c:	d005      	beq.n	800421a <HAL_SD_IRQHandler+0x1b6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT; 
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004212:	f043 0208 	orr.w	r2, r3, #8
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXOVERR) != RESET)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004220:	f003 0320 	and.w	r3, r3, #32
 8004224:	2b00      	cmp	r3, #0
 8004226:	d005      	beq.n	8004234 <HAL_SD_IRQHandler+0x1d0>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN; 
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800422c:	f043 0220 	orr.w	r2, r3, #32
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXUNDERR) != RESET)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800423a:	f003 0310 	and.w	r3, r3, #16
 800423e:	2b00      	cmp	r3, #0
 8004240:	d005      	beq.n	800424e <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN; 
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004246:	f043 0210 	orr.w	r2, r3, #16
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004256:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	6812      	ldr	r2, [r2, #0]
 8004260:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004262:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8004266:	63da      	str	r2, [r3, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004270:	2b00      	cmp	r3, #0
 8004272:	d036      	beq.n	80042e2 <HAL_SD_IRQHandler+0x27e>
      if(hsd->hdmatx != NULL)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004278:	2b00      	cmp	r3, #0
 800427a:	d011      	beq.n	80042a0 <HAL_SD_IRQHandler+0x23c>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004280:	4a20      	ldr	r2, [pc, #128]	; (8004304 <HAL_SD_IRQHandler+0x2a0>)
 8004282:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004288:	4618      	mov	r0, r3
 800428a:	f7fd fc2f 	bl	8001aec <HAL_DMA_Abort_IT>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d033      	beq.n	80042fc <HAL_SD_IRQHandler+0x298>
          SD_DMATxAbort(hsd->hdmatx);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004298:	4618      	mov	r0, r3
 800429a:	f000 fbca 	bl	8004a32 <SD_DMATxAbort>
}
 800429e:	e02d      	b.n	80042fc <HAL_SD_IRQHandler+0x298>
      else if(hsd->hdmarx != NULL)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d011      	beq.n	80042cc <HAL_SD_IRQHandler+0x268>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042ac:	4a16      	ldr	r2, [pc, #88]	; (8004308 <HAL_SD_IRQHandler+0x2a4>)
 80042ae:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7fd fc19 	bl	8001aec <HAL_DMA_Abort_IT>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d01d      	beq.n	80042fc <HAL_SD_IRQHandler+0x298>
          SD_DMARxAbort(hsd->hdmarx);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042c4:	4618      	mov	r0, r3
 80042c6:	f000 fbf2 	bl	8004aae <SD_DMARxAbort>
}
 80042ca:	e017      	b.n	80042fc <HAL_SD_IRQHandler+0x298>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_AbortCallback(hsd);
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f006 fc9e 	bl	800ac1c <HAL_SD_AbortCallback>
}
 80042e0:	e00c      	b.n	80042fc <HAL_SD_IRQHandler+0x298>
    else if((hsd->Context & SD_CONTEXT_IT) != RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042e6:	f003 0308 	and.w	r3, r3, #8
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d006      	beq.n	80042fc <HAL_SD_IRQHandler+0x298>
      hsd->State = HAL_SD_STATE_READY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2201      	movs	r2, #1
 80042f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      HAL_SD_ErrorCallback(hsd);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 f808 	bl	800430c <HAL_SD_ErrorCallback>
}
 80042fc:	bf00      	nop
 80042fe:	3710      	adds	r7, #16
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}
 8004304:	08004a33 	.word	0x08004a33
 8004308:	08004aaf 	.word	0x08004aaf

0800430c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */ 
}
 8004314:	bf00      	nop
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004320:	b490      	push	{r4, r7}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800432a:	2300      	movs	r3, #0
 800432c:	60fb      	str	r3, [r7, #12]
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004332:	0e1b      	lsrs	r3, r3, #24
 8004334:	60fb      	str	r3, [r7, #12]
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	099b      	lsrs	r3, r3, #6
 800433a:	b2db      	uxtb	r3, r3
 800433c:	f003 0303 	and.w	r3, r3, #3
 8004340:	b2da      	uxtb	r2, r3
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	701a      	strb	r2, [r3, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	089b      	lsrs	r3, r3, #2
 800434a:	b2db      	uxtb	r3, r3
 800434c:	f003 030f 	and.w	r3, r3, #15
 8004350:	b2da      	uxtb	r2, r3
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	705a      	strb	r2, [r3, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	b2db      	uxtb	r3, r3
 800435a:	f003 0303 	and.w	r3, r3, #3
 800435e:	b2da      	uxtb	r2, r3
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	709a      	strb	r2, [r3, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0U] & 0x00FF0000U) >> 16U;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004368:	0c1b      	lsrs	r3, r3, #16
 800436a:	b2db      	uxtb	r3, r3
 800436c:	60fb      	str	r3, [r7, #12]
  pCSD->TAAC = (uint8_t)tmp;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	b2da      	uxtb	r2, r3
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	70da      	strb	r2, [r3, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0U] & 0x0000FF00U) >> 8U;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800437a:	0a1b      	lsrs	r3, r3, #8
 800437c:	b2db      	uxtb	r3, r3
 800437e:	60fb      	str	r3, [r7, #12]
  pCSD->NSAC = (uint8_t)tmp;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	b2da      	uxtb	r2, r3
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	711a      	strb	r2, [r3, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0U] & 0x000000FFU;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800438c:	b2db      	uxtb	r3, r3
 800438e:	60fb      	str	r3, [r7, #12]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	b2da      	uxtb	r2, r3
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	715a      	strb	r2, [r3, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800439c:	0e1b      	lsrs	r3, r3, #24
 800439e:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	011b      	lsls	r3, r3, #4
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	80da      	strh	r2, [r3, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80043b0:	0c1b      	lsrs	r3, r3, #16
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	88db      	ldrh	r3, [r3, #6]
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	091b      	lsrs	r3, r3, #4
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	f003 030f 	and.w	r3, r3, #15
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	4313      	orrs	r3, r2
 80043ca:	b29a      	uxth	r2, r3
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	80da      	strh	r2, [r3, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	f003 030f 	and.w	r3, r3, #15
 80043d8:	b2da      	uxtb	r2, r3
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	721a      	strb	r2, [r3, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80043e2:	0a1b      	lsrs	r3, r3, #8
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	60fb      	str	r3, [r7, #12]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	09db      	lsrs	r3, r3, #7
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	b2da      	uxtb	r2, r3
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	725a      	strb	r2, [r3, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	099b      	lsrs	r3, r3, #6
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	f003 0301 	and.w	r3, r3, #1
 8004402:	b2da      	uxtb	r2, r3
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	729a      	strb	r2, [r3, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	095b      	lsrs	r3, r3, #5
 800440c:	b2db      	uxtb	r3, r3
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	b2da      	uxtb	r2, r3
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	72da      	strb	r2, [r3, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	091b      	lsrs	r3, r3, #4
 800441c:	b2db      	uxtb	r3, r3
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	b2da      	uxtb	r2, r3
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	731a      	strb	r2, [r3, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	2200      	movs	r2, #0
 800442c:	735a      	strb	r2, [r3, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004432:	2b00      	cmp	r3, #0
 8004434:	f040 8086 	bne.w	8004544 <HAL_SD_GetCardCSD+0x224>
  {
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	029b      	lsls	r3, r3, #10
 800443c:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	611a      	str	r2, [r3, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004448:	b2db      	uxtb	r3, r3
 800444a:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp) << 2U;
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	691a      	ldr	r2, [r3, #16]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	431a      	orrs	r2, r3
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800445e:	0e1b      	lsrs	r3, r3, #24
 8004460:	b2db      	uxtb	r3, r3
 8004462:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	691a      	ldr	r2, [r3, #16]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	099b      	lsrs	r3, r3, #6
 800446c:	f003 0303 	and.w	r3, r3, #3
 8004470:	431a      	orrs	r2, r3
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	611a      	str	r2, [r3, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	08db      	lsrs	r3, r3, #3
 800447a:	b2db      	uxtb	r3, r3
 800447c:	f003 0307 	and.w	r3, r3, #7
 8004480:	b2da      	uxtb	r2, r3
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	751a      	strb	r2, [r3, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	b2db      	uxtb	r3, r3
 800448a:	f003 0307 	and.w	r3, r3, #7
 800448e:	b2da      	uxtb	r2, r3
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	755a      	strb	r2, [r3, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004498:	0c1b      	lsrs	r3, r3, #16
 800449a:	b2db      	uxtb	r3, r3
 800449c:	60fb      	str	r3, [r7, #12]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	095b      	lsrs	r3, r3, #5
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	f003 0307 	and.w	r3, r3, #7
 80044a8:	b2da      	uxtb	r2, r3
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	759a      	strb	r2, [r3, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	089b      	lsrs	r3, r3, #2
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	f003 0307 	and.w	r3, r3, #7
 80044b8:	b2da      	uxtb	r2, r3
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	75da      	strb	r2, [r3, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	005b      	lsls	r3, r3, #1
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	f003 0306 	and.w	r3, r3, #6
 80044ca:	b2da      	uxtb	r2, r3
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044d4:	0a1b      	lsrs	r3, r3, #8
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	7e1b      	ldrb	r3, [r3, #24]
 80044de:	b2da      	uxtb	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	09db      	lsrs	r3, r3, #7
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	4313      	orrs	r3, r2
 80044ee:	b2da      	uxtb	r2, r3
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	761a      	strb	r2, [r3, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	1c5a      	adds	r2, r3, #1
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	7e1b      	ldrb	r3, [r3, #24]
 8004502:	b2db      	uxtb	r3, r3
 8004504:	3302      	adds	r3, #2
 8004506:	2201      	movs	r2, #1
 8004508:	409a      	lsls	r2, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800450e:	fb02 f203 	mul.w	r2, r2, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	7a1b      	ldrb	r3, [r3, #8]
 800451a:	b2db      	uxtb	r3, r3
 800451c:	461a      	mov	r2, r3
 800451e:	2301      	movs	r3, #1
 8004520:	fa03 f202 	lsl.w	r2, r3, r2
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004530:	0a52      	lsrs	r2, r2, #9
 8004532:	fb02 f203 	mul.w	r2, r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004540:	661a      	str	r2, [r3, #96]	; 0x60
 8004542:	e051      	b.n	80045e8 <HAL_SD_GetCardCSD+0x2c8>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004548:	2b01      	cmp	r3, #1
 800454a:	d13c      	bne.n	80045c6 <HAL_SD_GetCardCSD+0x2a6>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004550:	b2db      	uxtb	r3, r3
 8004552:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	041b      	lsls	r3, r3, #16
 8004558:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004564:	0e1b      	lsrs	r3, r3, #24
 8004566:	b2db      	uxtb	r3, r3
 8004568:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp << 8U);
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	691a      	ldr	r2, [r3, #16]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	021b      	lsls	r3, r3, #8
 8004572:	431a      	orrs	r2, r3
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	611a      	str	r2, [r3, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800457c:	0c1b      	lsrs	r3, r3, #16
 800457e:	b2db      	uxtb	r3, r3
 8004580:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp);
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	691a      	ldr	r2, [r3, #16]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	431a      	orrs	r2, r3
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	611a      	str	r2, [r3, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004592:	0a1b      	lsrs	r3, r3, #8
 8004594:	b2db      	uxtb	r3, r3
 8004596:	60fb      	str	r3, [r7, #12]
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	691b      	ldr	r3, [r3, #16]
 800459c:	f04f 0400 	mov.w	r4, #0
 80045a0:	3301      	adds	r3, #1
 80045a2:	f144 0400 	adc.w	r4, r4, #0
 80045a6:	029a      	lsls	r2, r3, #10
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	655a      	str	r2, [r3, #84]	; 0x54
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045ba:	659a      	str	r2, [r3, #88]	; 0x58
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	661a      	str	r2, [r3, #96]	; 0x60
 80045c4:	e010      	b.n	80045e8 <HAL_SD_GetCardCSD+0x2c8>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80045ce:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e0c1      	b.n	800476c <HAL_SD_GetCardCSD+0x44c>
  }
  
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	099b      	lsrs	r3, r3, #6
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	b2da      	uxtb	r2, r3
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	765a      	strb	r2, [r3, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	005b      	lsls	r3, r3, #1
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004604:	b2da      	uxtb	r2, r3
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	769a      	strb	r2, [r3, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800460e:	b2db      	uxtb	r3, r3
 8004610:	60fb      	str	r3, [r7, #12]
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	7e9b      	ldrb	r3, [r3, #26]
 8004616:	b2da      	uxtb	r2, r3
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	09db      	lsrs	r3, r3, #7
 800461c:	b2db      	uxtb	r3, r3
 800461e:	f003 0301 	and.w	r3, r3, #1
 8004622:	b2db      	uxtb	r3, r3
 8004624:	4313      	orrs	r3, r2
 8004626:	b2da      	uxtb	r2, r3
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	769a      	strb	r2, [r3, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	b2db      	uxtb	r3, r3
 8004630:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004634:	b2da      	uxtb	r2, r3
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	76da      	strb	r2, [r3, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800463e:	0e1b      	lsrs	r3, r3, #24
 8004640:	b2db      	uxtb	r3, r3
 8004642:	60fb      	str	r3, [r7, #12]
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	09db      	lsrs	r3, r3, #7
 8004648:	b2db      	uxtb	r3, r3
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	b2da      	uxtb	r2, r3
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	771a      	strb	r2, [r3, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	095b      	lsrs	r3, r3, #5
 8004658:	b2db      	uxtb	r3, r3
 800465a:	f003 0303 	and.w	r3, r3, #3
 800465e:	b2da      	uxtb	r2, r3
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	775a      	strb	r2, [r3, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	089b      	lsrs	r3, r3, #2
 8004668:	b2db      	uxtb	r3, r3
 800466a:	f003 0307 	and.w	r3, r3, #7
 800466e:	b2da      	uxtb	r2, r3
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	779a      	strb	r2, [r3, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	b2db      	uxtb	r3, r3
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	b2db      	uxtb	r3, r3
 800467c:	f003 030c 	and.w	r3, r3, #12
 8004680:	b2da      	uxtb	r2, r3
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	77da      	strb	r2, [r3, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800468a:	0c1b      	lsrs	r3, r3, #16
 800468c:	b2db      	uxtb	r3, r3
 800468e:	60fb      	str	r3, [r7, #12]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	7fdb      	ldrb	r3, [r3, #31]
 8004694:	b2da      	uxtb	r2, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	099b      	lsrs	r3, r3, #6
 800469a:	b2db      	uxtb	r3, r3
 800469c:	f003 0303 	and.w	r3, r3, #3
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	4313      	orrs	r3, r2
 80046a4:	b2da      	uxtb	r2, r3
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	77da      	strb	r2, [r3, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	095b      	lsrs	r3, r3, #5
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	f883 2020 	strb.w	r2, [r3, #32]
  pCSD->Reserved3           = 0U;
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	f003 0301 	and.w	r3, r3, #1
 80046cc:	b2da      	uxtb	r2, r3
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046d8:	0a1b      	lsrs	r3, r3, #8
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	60fb      	str	r3, [r7, #12]
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	09db      	lsrs	r3, r3, #7
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	f003 0301 	and.w	r3, r3, #1
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	099b      	lsrs	r3, r3, #6
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	b2da      	uxtb	r2, r3
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	095b      	lsrs	r3, r3, #5
 8004706:	b2db      	uxtb	r3, r3
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	b2da      	uxtb	r2, r3
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	091b      	lsrs	r3, r3, #4
 8004718:	b2db      	uxtb	r3, r3
 800471a:	f003 0301 	and.w	r3, r3, #1
 800471e:	b2da      	uxtb	r2, r3
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	089b      	lsrs	r3, r3, #2
 800472a:	b2db      	uxtb	r3, r3
 800472c:	f003 0303 	and.w	r3, r3, #3
 8004730:	b2da      	uxtb	r2, r3
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	b2db      	uxtb	r3, r3
 800473c:	f003 0303 	and.w	r3, r3, #3
 8004740:	b2da      	uxtb	r2, r3
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800474c:	b2db      	uxtb	r3, r3
 800474e:	60fb      	str	r3, [r7, #12]
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	085b      	lsrs	r3, r3, #1
 8004754:	b2db      	uxtb	r3, r3
 8004756:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800475a:	b2da      	uxtb	r2, r3
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	2201      	movs	r2, #1
 8004766:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  return HAL_OK;
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bc90      	pop	{r4, r7}
 8004774:	4770      	bx	lr

08004776 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that 
  *         will contain the SD card status information 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004776:	b480      	push	{r7}
 8004778:	b083      	sub	sp, #12
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
 800477e:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	61da      	str	r2, [r3, #28]
  
  return HAL_OK;
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	370c      	adds	r7, #12
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr

080047ce <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80047ce:	b5b0      	push	{r4, r5, r7, lr}
 80047d0:	b08e      	sub	sp, #56	; 0x38
 80047d2:	af04      	add	r7, sp, #16
 80047d4:	6078      	str	r0, [r7, #4]
 80047d6:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80047d8:	2300      	movs	r3, #0
 80047da:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2203      	movs	r2, #3
 80047e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047e8:	2b03      	cmp	r3, #3
 80047ea:	d02e      	beq.n	800484a <HAL_SD_ConfigWideBusOperation+0x7c>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047f2:	d106      	bne.n	8004802 <HAL_SD_ConfigWideBusOperation+0x34>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	639a      	str	r2, [r3, #56]	; 0x38
 8004800:	e029      	b.n	8004856 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004808:	d10a      	bne.n	8004820 <HAL_SD_ConfigWideBusOperation+0x52>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 fb28 	bl	8004e60 <SD_WideBus_Enable>
 8004810:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004818:	431a      	orrs	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	639a      	str	r2, [r3, #56]	; 0x38
 800481e:	e01a      	b.n	8004856 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10a      	bne.n	800483c <HAL_SD_ConfigWideBusOperation+0x6e>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f000 fb67 	bl	8004efa <SD_WideBus_Disable>
 800482c:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004834:	431a      	orrs	r2, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	639a      	str	r2, [r3, #56]	; 0x38
 800483a:	e00c      	b.n	8004856 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004840:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	639a      	str	r2, [r3, #56]	; 0x38
 8004848:	e005      	b.n	8004856 <HAL_SD_ConfigWideBusOperation+0x88>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800484e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00a      	beq.n	8004874 <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004866:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e024      	b.n	80048be <HAL_SD_ConfigWideBusOperation+0xf0>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	623b      	str	r3, [r7, #32]
    SDIO_Init(hsd->Instance, Init);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681d      	ldr	r5, [r3, #0]
 800489a:	466c      	mov	r4, sp
 800489c:	f107 0318 	add.w	r3, r7, #24
 80048a0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80048a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80048a8:	f107 030c 	add.w	r3, r7, #12
 80048ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80048ae:	4628      	mov	r0, r5
 80048b0:	f001 ff90 	bl	80067d4 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 80048bc:	2300      	movs	r3, #0
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3728      	adds	r7, #40	; 0x28
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bdb0      	pop	{r4, r5, r7, pc}

080048c6 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80048c6:	b580      	push	{r7, lr}
 80048c8:	b086      	sub	sp, #24
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStateTypeDef cardstate =  HAL_SD_CARD_TRANSFER;
 80048ce:	2304      	movs	r3, #4
 80048d0:	75fb      	strb	r3, [r7, #23]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80048d2:	2300      	movs	r3, #0
 80048d4:	613b      	str	r3, [r7, #16]
  uint32_t resp1 = 0;
 80048d6:	2300      	movs	r3, #0
 80048d8:	60fb      	str	r3, [r7, #12]
  
  errorstate = SD_SendStatus(hsd, &resp1);
 80048da:	f107 030c 	add.w	r3, r7, #12
 80048de:	4619      	mov	r1, r3
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 fa93 	bl	8004e0c <SD_SendStatus>
 80048e6:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_OK)
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d005      	beq.n	80048fa <HAL_SD_GetCardState+0x34>
  {
    hsd->ErrorCode |= errorstate;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	431a      	orrs	r2, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = (HAL_SD_CardStateTypeDef)((resp1 >> 9U) & 0x0FU);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	0a5b      	lsrs	r3, r3, #9
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	f003 030f 	and.w	r3, r3, #15
 8004904:	75fb      	strb	r3, [r7, #23]
  
  return cardstate;
 8004906:	7dfb      	ldrb	r3, [r7, #23]
}
 8004908:	4618      	mov	r0, r3
 800490a:	3718      	adds	r7, #24
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)     
{
 8004910:	b480      	push	{r7}
 8004912:	b085      	sub	sp, #20
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800491c:	60fb      	str	r3, [r7, #12]
  
  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	6812      	ldr	r2, [r2, #0]
 8004926:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004928:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800492c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800492e:	bf00      	nop
 8004930:	3714      	adds	r7, #20
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr

0800493a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)  
{
 800493a:	b580      	push	{r7, lr}
 800493c:	b084      	sub	sp, #16
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004946:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004948:	2300      	movs	r3, #0
 800494a:	60bb      	str	r3, [r7, #8]
  
  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004950:	2b82      	cmp	r3, #130	; 0x82
 8004952:	d111      	bne.n	8004978 <SD_DMAReceiveCplt+0x3e>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4618      	mov	r0, r3
 800495a:	f002 f8cd 	bl	8006af8 <SDMMC_CmdStopTransfer>
 800495e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d008      	beq.n	8004978 <SD_DMAReceiveCplt+0x3e>
    {
      hsd->ErrorCode |= errorstate;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	431a      	orrs	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8004972:	68f8      	ldr	r0, [r7, #12]
 8004974:	f7ff fcca 	bl	800430c <HAL_SD_ErrorCallback>
    }
  }
  
  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	6812      	ldr	r2, [r2, #0]
 8004980:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004982:	f022 0208 	bic.w	r2, r2, #8
 8004986:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8004990:	639a      	str	r2, [r3, #56]	; 0x38
  
  hsd->State = HAL_SD_STATE_READY;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f006 f952 	bl	800ac44 <HAL_SD_RxCpltCallback>
#endif
}
 80049a0:	bf00      	nop
 80049a2:	3710      	adds	r7, #16
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <SD_DMAError>:
  * @brief  DMA SD communication error callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)   
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if((hsd->hdmarx->ErrorCode == HAL_DMA_ERROR_TE) || (hsd->hdmatx->ErrorCode == HAL_DMA_ERROR_TE))
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d004      	beq.n	80049ca <SD_DMAError+0x22>
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d12c      	bne.n	8004a24 <SD_DMAError+0x7c>
  {
    /* Clear All flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80049d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable All interrupts */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68fa      	ldr	r2, [r7, #12]
 80049da:	6812      	ldr	r2, [r2, #0]
 80049dc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80049de:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80049e2:	63da      	str	r2, [r3, #60]	; 0x3c
      SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);
    
    hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	639a      	str	r2, [r3, #56]	; 0x38
    CardState = HAL_SD_GetCardState(hsd);
 80049f0:	68f8      	ldr	r0, [r7, #12]
 80049f2:	f7ff ff68 	bl	80048c6 <HAL_SD_GetCardState>
 80049f6:	4603      	mov	r3, r0
 80049f8:	72fb      	strb	r3, [r7, #11]
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80049fa:	7afb      	ldrb	r3, [r7, #11]
 80049fc:	2b06      	cmp	r3, #6
 80049fe:	d002      	beq.n	8004a06 <SD_DMAError+0x5e>
 8004a00:	7afb      	ldrb	r3, [r7, #11]
 8004a02:	2b05      	cmp	r3, #5
 8004a04:	d10a      	bne.n	8004a1c <SD_DMAError+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f002 f874 	bl	8006af8 <SDMMC_CmdStopTransfer>
 8004a10:	4602      	mov	r2, r0
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a16:	431a      	orrs	r2, r3
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    hsd->State= HAL_SD_STATE_READY;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
  HAL_SD_ErrorCallback(hsd);
 8004a24:	68f8      	ldr	r0, [r7, #12]
 8004a26:	f7ff fc71 	bl	800430c <HAL_SD_ErrorCallback>
#endif
}
 8004a2a:	bf00      	nop
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)   
{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b084      	sub	sp, #16
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a3e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmatx != NULL)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d002      	beq.n	8004a4e <SD_DMATxAbort+0x1c>
  {
    hsd->hdmatx = NULL;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	641a      	str	r2, [r3, #64]	; 0x40
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmarx == NULL)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d127      	bne.n	8004aa6 <SD_DMATxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 8004a56:	68f8      	ldr	r0, [r7, #12]
 8004a58:	f7ff ff35 	bl	80048c6 <HAL_SD_GetCardState>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004a6e:	7afb      	ldrb	r3, [r7, #11]
 8004a70:	2b06      	cmp	r3, #6
 8004a72:	d002      	beq.n	8004a7a <SD_DMATxAbort+0x48>
 8004a74:	7afb      	ldrb	r3, [r7, #11]
 8004a76:	2b05      	cmp	r3, #5
 8004a78:	d115      	bne.n	8004aa6 <SD_DMATxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f002 f83a 	bl	8006af8 <SDMMC_CmdStopTransfer>
 8004a84:	4602      	mov	r2, r0
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a8a:	431a      	orrs	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d003      	beq.n	8004aa0 <SD_DMATxAbort+0x6e>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->AbortCpltCallback(hsd);
#else
        HAL_SD_AbortCallback(hsd);
 8004a98:	68f8      	ldr	r0, [r7, #12]
 8004a9a:	f006 f8bf 	bl	800ac1c <HAL_SD_AbortCallback>
        HAL_SD_ErrorCallback(hsd);
#endif
      }
    }
  }
}
 8004a9e:	e002      	b.n	8004aa6 <SD_DMATxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 8004aa0:	68f8      	ldr	r0, [r7, #12]
 8004aa2:	f7ff fc33 	bl	800430c <HAL_SD_ErrorCallback>
}
 8004aa6:	bf00      	nop
 8004aa8:	3710      	adds	r7, #16
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}

08004aae <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback 
  * @param  hdma DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)   
{
 8004aae:	b580      	push	{r7, lr}
 8004ab0:	b084      	sub	sp, #16
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aba:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmarx != NULL)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d002      	beq.n	8004aca <SD_DMARxAbort+0x1c>
  {
    hsd->hdmarx = NULL;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmatx == NULL)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d127      	bne.n	8004b22 <SD_DMARxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f7ff fef7 	bl	80048c6 <HAL_SD_GetCardState>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004aea:	7afb      	ldrb	r3, [r7, #11]
 8004aec:	2b06      	cmp	r3, #6
 8004aee:	d002      	beq.n	8004af6 <SD_DMARxAbort+0x48>
 8004af0:	7afb      	ldrb	r3, [r7, #11]
 8004af2:	2b05      	cmp	r3, #5
 8004af4:	d115      	bne.n	8004b22 <SD_DMARxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4618      	mov	r0, r3
 8004afc:	f001 fffc 	bl	8006af8 <SDMMC_CmdStopTransfer>
 8004b00:	4602      	mov	r2, r0
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b06:	431a      	orrs	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d003      	beq.n	8004b1c <SD_DMARxAbort+0x6e>
      {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
        hsd->AbortCpltCallback(hsd);
#else
        HAL_SD_AbortCallback(hsd);
 8004b14:	68f8      	ldr	r0, [r7, #12]
 8004b16:	f006 f881 	bl	800ac1c <HAL_SD_AbortCallback>
        HAL_SD_ErrorCallback(hsd);
#endif
      }
    }
  }
}
 8004b1a:	e002      	b.n	8004b22 <SD_DMARxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f7ff fbf5 	bl	800430c <HAL_SD_ErrorCallback>
}
 8004b22:	bf00      	nop
 8004b24:	3710      	adds	r7, #16
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}

08004b2a <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004b2a:	b5b0      	push	{r4, r5, r7, lr}
 8004b2c:	b094      	sub	sp, #80	; 0x50
 8004b2e:	af04      	add	r7, sp, #16
 8004b30:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004b32:	2300      	movs	r3, #0
 8004b34:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t sd_rca = 1U;
 8004b36:	2301      	movs	r3, #1
 8004b38:	81fb      	strh	r3, [r7, #14]
  
  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f001 fe9f 	bl	8006882 <SDIO_GetPowerState>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d102      	bne.n	8004b50 <SD_InitCard+0x26>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004b4a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004b4e:	e0b1      	b.n	8004cb4 <SD_InitCard+0x18a>
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b54:	2b03      	cmp	r3, #3
 8004b56:	d02f      	beq.n	8004bb8 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f002 f8e5 	bl	8006d2c <SDMMC_CmdSendCID>
 8004b62:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d001      	beq.n	8004b6e <SD_InitCard+0x44>
    {
      return errorstate;
 8004b6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b6c:	e0a2      	b.n	8004cb4 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2100      	movs	r1, #0
 8004b74:	4618      	mov	r0, r3
 8004b76:	f001 fec9 	bl	800690c <SDIO_GetResponse>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2104      	movs	r1, #4
 8004b86:	4618      	mov	r0, r3
 8004b88:	f001 fec0 	bl	800690c <SDIO_GetResponse>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	2108      	movs	r1, #8
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f001 feb7 	bl	800690c <SDIO_GetResponse>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	210c      	movs	r1, #12
 8004baa:	4618      	mov	r0, r3
 8004bac:	f001 feae 	bl	800690c <SDIO_GetResponse>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bbc:	2b03      	cmp	r3, #3
 8004bbe:	d00d      	beq.n	8004bdc <SD_InitCard+0xb2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f107 020e 	add.w	r2, r7, #14
 8004bc8:	4611      	mov	r1, r2
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f002 f8ef 	bl	8006dae <SDMMC_CmdSetRelAdd>
 8004bd0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004bd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d001      	beq.n	8004bdc <SD_InitCard+0xb2>
    {
      return errorstate;
 8004bd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bda:	e06b      	b.n	8004cb4 <SD_InitCard+0x18a>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004be0:	2b03      	cmp	r3, #3
 8004be2:	d036      	beq.n	8004c52 <SD_InitCard+0x128>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004be4:	89fb      	ldrh	r3, [r7, #14]
 8004be6:	461a      	mov	r2, r3
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bf4:	041b      	lsls	r3, r3, #16
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	4610      	mov	r0, r2
 8004bfa:	f002 f8b7 	bl	8006d6c <SDMMC_CmdSendCSD>
 8004bfe:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <SD_InitCard+0xe0>
    {
      return errorstate;
 8004c06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c08:	e054      	b.n	8004cb4 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2100      	movs	r1, #0
 8004c10:	4618      	mov	r0, r3
 8004c12:	f001 fe7b 	bl	800690c <SDIO_GetResponse>
 8004c16:	4602      	mov	r2, r0
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2104      	movs	r1, #4
 8004c22:	4618      	mov	r0, r3
 8004c24:	f001 fe72 	bl	800690c <SDIO_GetResponse>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2108      	movs	r1, #8
 8004c34:	4618      	mov	r0, r3
 8004c36:	f001 fe69 	bl	800690c <SDIO_GetResponse>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	210c      	movs	r1, #12
 8004c46:	4618      	mov	r0, r3
 8004c48:	f001 fe60 	bl	800690c <SDIO_GetResponse>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2104      	movs	r1, #4
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f001 fe57 	bl	800690c <SDIO_GetResponse>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	0d1a      	lsrs	r2, r3, #20
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 8004c66:	f107 0310 	add.w	r3, r7, #16
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f7ff fb57 	bl	8004320 <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6819      	ldr	r1, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c7a:	041b      	lsls	r3, r3, #16
 8004c7c:	f04f 0400 	mov.w	r4, #0
 8004c80:	461a      	mov	r2, r3
 8004c82:	4623      	mov	r3, r4
 8004c84:	4608      	mov	r0, r1
 8004c86:	f001 ff5b 	bl	8006b40 <SDMMC_CmdSelDesel>
 8004c8a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004c8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <SD_InitCard+0x16c>
  {
    return errorstate;
 8004c92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c94:	e00e      	b.n	8004cb4 <SD_InitCard+0x18a>
  }

  /* Configure SDIO peripheral interface */     
  SDIO_Init(hsd->Instance, hsd->Init);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681d      	ldr	r5, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	466c      	mov	r4, sp
 8004c9e:	f103 0210 	add.w	r2, r3, #16
 8004ca2:	ca07      	ldmia	r2, {r0, r1, r2}
 8004ca4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004ca8:	3304      	adds	r3, #4
 8004caa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004cac:	4628      	mov	r0, r5
 8004cae:	f001 fd91 	bl	80067d4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3740      	adds	r7, #64	; 0x40
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bdb0      	pop	{r4, r5, r7, pc}

08004cbc <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	617b      	str	r3, [r7, #20]
 8004ccc:	2300      	movs	r3, #0
 8004cce:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	60fb      	str	r3, [r7, #12]
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f001 ff56 	bl	8006b8a <SDMMC_CmdGoIdleState>
 8004cde:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d001      	beq.n	8004cea <SD_PowerON+0x2e>
  {
    return errorstate;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	e08c      	b.n	8004e04 <SD_PowerON+0x148>
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f001 ff6b 	bl	8006bca <SDMMC_CmdOperCond>
 8004cf4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d03d      	beq.n	8004d78 <SD_PowerON+0xbc>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	649a      	str	r2, [r3, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 8004d02:	e032      	b.n	8004d6a <SD_PowerON+0xae>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	1c5a      	adds	r2, r3, #1
 8004d08:	60ba      	str	r2, [r7, #8]
 8004d0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d102      	bne.n	8004d18 <SD_PowerON+0x5c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004d12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d16:	e075      	b.n	8004e04 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	2100      	movs	r1, #0
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f001 ff74 	bl	8006c0c <SDMMC_CmdAppCommand>
 8004d24:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d002      	beq.n	8004d32 <SD_PowerON+0x76>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004d2c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004d30:	e068      	b.n	8004e04 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2100      	movs	r1, #0
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f001 ff8b 	bl	8006c54 <SDMMC_CmdAppOperCommand>
 8004d3e:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d002      	beq.n	8004d4c <SD_PowerON+0x90>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004d46:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004d4a:	e05b      	b.n	8004e04 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2100      	movs	r1, #0
 8004d52:	4618      	mov	r0, r3
 8004d54:	f001 fdda 	bl	800690c <SDIO_GetResponse>
 8004d58:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	0fdb      	lsrs	r3, r3, #31
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d101      	bne.n	8004d66 <SD_PowerON+0xaa>
 8004d62:	2301      	movs	r3, #1
 8004d64:	e000      	b.n	8004d68 <SD_PowerON+0xac>
 8004d66:	2300      	movs	r3, #0
 8004d68:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d0c9      	beq.n	8004d04 <SD_PowerON+0x48>
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	645a      	str	r2, [r3, #68]	; 0x44
 8004d76:	e044      	b.n	8004e02 <SD_PowerON+0x146>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	649a      	str	r2, [r3, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 8004d7e:	e031      	b.n	8004de4 <SD_PowerON+0x128>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	1c5a      	adds	r2, r3, #1
 8004d84:	60ba      	str	r2, [r7, #8]
 8004d86:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d102      	bne.n	8004d94 <SD_PowerON+0xd8>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004d8e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d92:	e037      	b.n	8004e04 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2100      	movs	r1, #0
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f001 ff36 	bl	8006c0c <SDMMC_CmdAppCommand>
 8004da0:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d001      	beq.n	8004dac <SD_PowerON+0xf0>
      {
        return errorstate;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	e02b      	b.n	8004e04 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004db4:	4618      	mov	r0, r3
 8004db6:	f001 ff4d 	bl	8006c54 <SDMMC_CmdAppOperCommand>
 8004dba:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d001      	beq.n	8004dc6 <SD_PowerON+0x10a>
      {
        return errorstate;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	e01e      	b.n	8004e04 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2100      	movs	r1, #0
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f001 fd9d 	bl	800690c <SDIO_GetResponse>
 8004dd2:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	0fdb      	lsrs	r3, r3, #31
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d101      	bne.n	8004de0 <SD_PowerON+0x124>
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e000      	b.n	8004de2 <SD_PowerON+0x126>
 8004de0:	2300      	movs	r3, #0
 8004de2:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0ca      	beq.n	8004d80 <SD_PowerON+0xc4>
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d003      	beq.n	8004dfc <SD_PowerON+0x140>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	645a      	str	r2, [r3, #68]	; 0x44
 8004dfa:	e002      	b.n	8004e02 <SD_PowerON+0x146>
    }
    else
    {
      hsd->SdCard.CardType = CARD_SDSC;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }
  
  return HAL_SD_ERROR_NONE;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3718      	adds	r7, #24
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card 
  *         status (Card Status register)  
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004e16:	2300      	movs	r3, #0
 8004e18:	60fb      	str	r3, [r7, #12]
  
  if(pCardStatus == NULL)
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d102      	bne.n	8004e26 <SD_SendStatus+0x1a>
  {
    return HAL_SD_ERROR_PARAM;
 8004e20:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004e24:	e018      	b.n	8004e58 <SD_SendStatus+0x4c>
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e2e:	041b      	lsls	r3, r3, #16
 8004e30:	4619      	mov	r1, r3
 8004e32:	4610      	mov	r0, r2
 8004e34:	f001 ffde 	bl	8006df4 <SDMMC_CmdSendStatus>
 8004e38:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_OK)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d001      	beq.n	8004e44 <SD_SendStatus+0x38>
  {
    return errorstate;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	e009      	b.n	8004e58 <SD_SendStatus+0x4c>
  }
  
  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2100      	movs	r1, #0
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f001 fd5e 	bl	800690c <SDIO_GetResponse>
 8004e50:	4602      	mov	r2, r0
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	601a      	str	r2, [r3, #0]
  
  return HAL_SD_ERROR_NONE;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3710      	adds	r7, #16
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b086      	sub	sp, #24
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004e68:	2300      	movs	r3, #0
 8004e6a:	60fb      	str	r3, [r7, #12]
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004e70:	2300      	movs	r3, #0
 8004e72:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2100      	movs	r1, #0
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f001 fd46 	bl	800690c <SDIO_GetResponse>
 8004e80:	4603      	mov	r3, r0
 8004e82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e86:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e8a:	d102      	bne.n	8004e92 <SD_WideBus_Enable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004e8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004e90:	e02f      	b.n	8004ef2 <SD_WideBus_Enable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004e92:	f107 030c 	add.w	r3, r7, #12
 8004e96:	4619      	mov	r1, r3
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 f87b 	bl	8004f94 <SD_FindSCR>
 8004e9e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d001      	beq.n	8004eaa <SD_WideBus_Enable+0x4a>
  {
    return errorstate;
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	e023      	b.n	8004ef2 <SD_WideBus_Enable+0x92>
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d01c      	beq.n	8004eee <SD_WideBus_Enable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ebc:	041b      	lsls	r3, r3, #16
 8004ebe:	4619      	mov	r1, r3
 8004ec0:	4610      	mov	r0, r2
 8004ec2:	f001 fea3 	bl	8006c0c <SDMMC_CmdAppCommand>
 8004ec6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d001      	beq.n	8004ed2 <SD_WideBus_Enable+0x72>
    {
      return errorstate;
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	e00f      	b.n	8004ef2 <SD_WideBus_Enable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2102      	movs	r1, #2
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f001 fee0 	bl	8006c9e <SDMMC_CmdBusWidth>
 8004ede:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d001      	beq.n	8004eea <SD_WideBus_Enable+0x8a>
    {
      return errorstate;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	e003      	b.n	8004ef2 <SD_WideBus_Enable+0x92>
    }

    return HAL_SD_ERROR_NONE;
 8004eea:	2300      	movs	r3, #0
 8004eec:	e001      	b.n	8004ef2 <SD_WideBus_Enable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004eee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3718      	adds	r7, #24
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b086      	sub	sp, #24
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004f02:	2300      	movs	r3, #0
 8004f04:	60fb      	str	r3, [r7, #12]
 8004f06:	2300      	movs	r3, #0
 8004f08:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	2100      	movs	r1, #0
 8004f14:	4618      	mov	r0, r3
 8004f16:	f001 fcf9 	bl	800690c <SDIO_GetResponse>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f20:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004f24:	d102      	bne.n	8004f2c <SD_WideBus_Disable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004f26:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004f2a:	e02f      	b.n	8004f8c <SD_WideBus_Disable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004f2c:	f107 030c 	add.w	r3, r7, #12
 8004f30:	4619      	mov	r1, r3
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 f82e 	bl	8004f94 <SD_FindSCR>
 8004f38:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d001      	beq.n	8004f44 <SD_WideBus_Disable+0x4a>
  {
    return errorstate;
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	e023      	b.n	8004f8c <SD_WideBus_Disable+0x92>
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d01c      	beq.n	8004f88 <SD_WideBus_Disable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f56:	041b      	lsls	r3, r3, #16
 8004f58:	4619      	mov	r1, r3
 8004f5a:	4610      	mov	r0, r2
 8004f5c:	f001 fe56 	bl	8006c0c <SDMMC_CmdAppCommand>
 8004f60:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d001      	beq.n	8004f6c <SD_WideBus_Disable+0x72>
    {
      return errorstate;
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	e00f      	b.n	8004f8c <SD_WideBus_Disable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2100      	movs	r1, #0
 8004f72:	4618      	mov	r0, r3
 8004f74:	f001 fe93 	bl	8006c9e <SDMMC_CmdBusWidth>
 8004f78:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <SD_WideBus_Disable+0x8a>
    {
      return errorstate;
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	e003      	b.n	8004f8c <SD_WideBus_Disable+0x92>
    }
    
    return HAL_SD_ERROR_NONE;
 8004f84:	2300      	movs	r3, #0
 8004f86:	e001      	b.n	8004f8c <SD_WideBus_Disable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004f88:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3718      	adds	r7, #24
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8004f94:	b590      	push	{r4, r7, lr}
 8004f96:	b08f      	sub	sp, #60	; 0x3c
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8004fa2:	f7fc f8b3 	bl	800110c <HAL_GetTick>
 8004fa6:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t index = 0U;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8004fac:	2300      	movs	r3, #0
 8004fae:	60fb      	str	r3, [r7, #12]
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	613b      	str	r3, [r7, #16]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2108      	movs	r1, #8
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f001 fce7 	bl	800698e <SDMMC_CmdBlockLength>
 8004fc0:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8004fc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d001      	beq.n	8004fcc <SD_FindSCR+0x38>
  {
    return errorstate;
 8004fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fca:	e0a7      	b.n	800511c <SD_FindSCR+0x188>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fd4:	041b      	lsls	r3, r3, #16
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	4610      	mov	r0, r2
 8004fda:	f001 fe17 	bl	8006c0c <SDMMC_CmdAppCommand>
 8004fde:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8004fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <SD_FindSCR+0x56>
  {
    return errorstate;
 8004fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fe8:	e098      	b.n	800511c <SD_FindSCR+0x188>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004fea:	f04f 33ff 	mov.w	r3, #4294967295
 8004fee:	617b      	str	r3, [r7, #20]
  config.DataLength    = 8U;
 8004ff0:	2308      	movs	r3, #8
 8004ff2:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8004ff4:	2330      	movs	r3, #48	; 0x30
 8004ff6:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004ff8:	2302      	movs	r3, #2
 8004ffa:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDIO_DPSM_ENABLE;
 8005000:	2301      	movs	r3, #1
 8005002:	62bb      	str	r3, [r7, #40]	; 0x28
  SDIO_ConfigData(hsd->Instance, &config);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f107 0214 	add.w	r2, r7, #20
 800500c:	4611      	mov	r1, r2
 800500e:	4618      	mov	r0, r3
 8005010:	f001 fc91 	bl	8006936 <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4618      	mov	r0, r3
 800501a:	f001 fe64 	bl	8006ce6 <SDMMC_CmdSendSCR>
 800501e:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8005020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005022:	2b00      	cmp	r3, #0
 8005024:	d022      	beq.n	800506c <SD_FindSCR+0xd8>
  {
    return errorstate;
 8005026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005028:	e078      	b.n	800511c <SD_FindSCR+0x188>
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005030:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005034:	2b00      	cmp	r3, #0
 8005036:	d00e      	beq.n	8005056 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8005038:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	f107 020c 	add.w	r2, r7, #12
 8005040:	18d4      	adds	r4, r2, r3
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4618      	mov	r0, r3
 8005048:	f001 fbef 	bl	800682a <SDIO_ReadFIFO>
 800504c:	4603      	mov	r3, r0
 800504e:	6023      	str	r3, [r4, #0]
      index++;
 8005050:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005052:	3301      	adds	r3, #1
 8005054:	637b      	str	r3, [r7, #52]	; 0x34
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8005056:	f7fc f859 	bl	800110c <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005064:	d102      	bne.n	800506c <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8005066:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800506a:	e057      	b.n	800511c <SD_FindSCR+0x188>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005072:	f240 432a 	movw	r3, #1066	; 0x42a
 8005076:	4013      	ands	r3, r2
 8005078:	2b00      	cmp	r3, #0
 800507a:	d0d6      	beq.n	800502a <SD_FindSCR+0x96>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005082:	f003 0308 	and.w	r3, r3, #8
 8005086:	2b00      	cmp	r3, #0
 8005088:	d005      	beq.n	8005096 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2208      	movs	r2, #8
 8005090:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005092:	2308      	movs	r3, #8
 8005094:	e042      	b.n	800511c <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800509c:	f003 0302 	and.w	r3, r3, #2
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d005      	beq.n	80050b0 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2202      	movs	r2, #2
 80050aa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80050ac:	2302      	movs	r3, #2
 80050ae:	e035      	b.n	800511c <SD_FindSCR+0x188>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050b6:	f003 0320 	and.w	r3, r3, #32
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d005      	beq.n	80050ca <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2220      	movs	r2, #32
 80050c4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 80050c6:	2320      	movs	r3, #32
 80050c8:	e028      	b.n	800511c <SD_FindSCR+0x188>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80050d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	3304      	adds	r3, #4
 80050d8:	68fa      	ldr	r2, [r7, #12]
 80050da:	0611      	lsls	r1, r2, #24
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	0212      	lsls	r2, r2, #8
 80050e0:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 80050e4:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	0a12      	lsrs	r2, r2, #8
 80050ea:	f402 427f 	and.w	r2, r2, #65280	; 0xff00
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80050ee:	4311      	orrs	r1, r2
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 80050f0:	68fa      	ldr	r2, [r7, #12]
 80050f2:	0e12      	lsrs	r2, r2, #24
 80050f4:	430a      	orrs	r2, r1
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 80050f6:	601a      	str	r2, [r3, #0]
    
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	061a      	lsls	r2, r3, #24
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	021b      	lsls	r3, r3, #8
 8005100:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005104:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	0a1b      	lsrs	r3, r3, #8
 800510a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 800510e:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	0e1b      	lsrs	r3, r3, #24
 8005114:	431a      	orrs	r2, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	601a      	str	r2, [r3, #0]
  }

  return HAL_SD_ERROR_NONE;
 800511a:	2300      	movs	r3, #0
}
 800511c:	4618      	mov	r0, r3
 800511e:	373c      	adds	r7, #60	; 0x3c
 8005120:	46bd      	mov	sp, r7
 8005122:	bd90      	pop	{r4, r7, pc}

08005124 <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8005124:	b590      	push	{r4, r7, lr}
 8005126:	b085      	sub	sp, #20
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800512c:	2300      	movs	r3, #0
 800512e:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;

  tmp = (uint32_t*)hsd->pRxBuffPtr;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005134:	60bb      	str	r3, [r7, #8]
  
  /* Read data from SDIO Rx FIFO */
  for(count = 0U; count < 8U; count++)
 8005136:	2300      	movs	r3, #0
 8005138:	60fb      	str	r3, [r7, #12]
 800513a:	e00d      	b.n	8005158 <SD_Read_IT+0x34>
  {
    *(tmp + count) = SDIO_ReadFIFO(hsd->Instance);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	68ba      	ldr	r2, [r7, #8]
 8005142:	18d4      	adds	r4, r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4618      	mov	r0, r3
 800514a:	f001 fb6e 	bl	800682a <SDIO_ReadFIFO>
 800514e:	4603      	mov	r3, r0
 8005150:	6023      	str	r3, [r4, #0]
  for(count = 0U; count < 8U; count++)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	3301      	adds	r3, #1
 8005156:	60fb      	str	r3, [r7, #12]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2b07      	cmp	r3, #7
 800515c:	d9ee      	bls.n	800513c <SD_Read_IT+0x18>
  }
  
  hsd->pRxBuffPtr += 8U;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005162:	f103 0220 	add.w	r2, r3, #32
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	629a      	str	r2, [r3, #40]	; 0x28
  
  return HAL_OK;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	3714      	adds	r7, #20
 8005170:	46bd      	mov	sp, r7
 8005172:	bd90      	pop	{r4, r7, pc}

08005174 <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800517c:	2300      	movs	r3, #0
 800517e:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;
  
  tmp = (uint32_t*)hsd->pTxBuffPtr;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a1b      	ldr	r3, [r3, #32]
 8005184:	60bb      	str	r3, [r7, #8]
  
  /* Write data to SDIO Tx FIFO */
  for(count = 0U; count < 8U; count++)
 8005186:	2300      	movs	r3, #0
 8005188:	60fb      	str	r3, [r7, #12]
 800518a:	e00b      	b.n	80051a4 <SD_Write_IT+0x30>
  {
    SDIO_WriteFIFO(hsd->Instance, (tmp + count));
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6818      	ldr	r0, [r3, #0]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	68ba      	ldr	r2, [r7, #8]
 8005196:	4413      	add	r3, r2
 8005198:	4619      	mov	r1, r3
 800519a:	f001 fb53 	bl	8006844 <SDIO_WriteFIFO>
  for(count = 0U; count < 8U; count++)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	3301      	adds	r3, #1
 80051a2:	60fb      	str	r3, [r7, #12]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2b07      	cmp	r3, #7
 80051a8:	d9f0      	bls.n	800518c <SD_Write_IT+0x18>
  }
  
  hsd->pTxBuffPtr += 8U;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a1b      	ldr	r3, [r3, #32]
 80051ae:	f103 0220 	add.w	r2, r3, #32
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	621a      	str	r2, [r3, #32]
  
  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3710      	adds	r7, #16
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d101      	bne.n	80051d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e055      	b.n	800527e <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d106      	bne.n	80051f2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f007 fb07 	bl	800c800 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2202      	movs	r2, #2
 80051f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	6812      	ldr	r2, [r2, #0]
 8005202:	6812      	ldr	r2, [r2, #0]
 8005204:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005208:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	6851      	ldr	r1, [r2, #4]
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	6892      	ldr	r2, [r2, #8]
 8005216:	4311      	orrs	r1, r2
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	68d2      	ldr	r2, [r2, #12]
 800521c:	4311      	orrs	r1, r2
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	6912      	ldr	r2, [r2, #16]
 8005222:	4311      	orrs	r1, r2
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	6952      	ldr	r2, [r2, #20]
 8005228:	4311      	orrs	r1, r2
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	6992      	ldr	r2, [r2, #24]
 800522e:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005232:	4311      	orrs	r1, r2
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	69d2      	ldr	r2, [r2, #28]
 8005238:	4311      	orrs	r1, r2
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	6a12      	ldr	r2, [r2, #32]
 800523e:	4311      	orrs	r1, r2
 8005240:	687a      	ldr	r2, [r7, #4]
 8005242:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005244:	430a      	orrs	r2, r1
 8005246:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	687a      	ldr	r2, [r7, #4]
 800524e:	6992      	ldr	r2, [r2, #24]
 8005250:	0c12      	lsrs	r2, r2, #16
 8005252:	f002 0104 	and.w	r1, r2, #4
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800525a:	430a      	orrs	r2, r1
 800525c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	6812      	ldr	r2, [r2, #0]
 8005266:	69d2      	ldr	r2, [r2, #28]
 8005268:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800526c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800527c:	2300      	movs	r3, #0
}
 800527e:	4618      	mov	r0, r3
 8005280:	3708      	adds	r7, #8
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}

08005286 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005286:	b580      	push	{r7, lr}
 8005288:	b088      	sub	sp, #32
 800528a:	af00      	add	r7, sp, #0
 800528c:	60f8      	str	r0, [r7, #12]
 800528e:	60b9      	str	r1, [r7, #8]
 8005290:	603b      	str	r3, [r7, #0]
 8005292:	4613      	mov	r3, r2
 8005294:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005296:	2300      	movs	r3, #0
 8005298:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d101      	bne.n	80052a8 <HAL_SPI_Transmit+0x22>
 80052a4:	2302      	movs	r3, #2
 80052a6:	e11c      	b.n	80054e2 <HAL_SPI_Transmit+0x25c>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052b0:	f7fb ff2c 	bl	800110c <HAL_GetTick>
 80052b4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80052b6:	88fb      	ldrh	r3, [r7, #6]
 80052b8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d002      	beq.n	80052cc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80052c6:	2302      	movs	r3, #2
 80052c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80052ca:	e101      	b.n	80054d0 <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d002      	beq.n	80052d8 <HAL_SPI_Transmit+0x52>
 80052d2:	88fb      	ldrh	r3, [r7, #6]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d102      	bne.n	80052de <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	77fb      	strb	r3, [r7, #31]
    goto error;
 80052dc:	e0f8      	b.n	80054d0 <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2203      	movs	r2, #3
 80052e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2200      	movs	r2, #0
 80052ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	68ba      	ldr	r2, [r7, #8]
 80052f0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	88fa      	ldrh	r2, [r7, #6]
 80052f6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	88fa      	ldrh	r2, [r7, #6]
 80052fc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2200      	movs	r2, #0
 8005302:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2200      	movs	r2, #0
 8005308:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2200      	movs	r2, #0
 8005314:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2200      	movs	r2, #0
 800531a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005324:	d107      	bne.n	8005336 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	6812      	ldr	r2, [r2, #0]
 800532e:	6812      	ldr	r2, [r2, #0]
 8005330:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005334:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005340:	2b40      	cmp	r3, #64	; 0x40
 8005342:	d007      	beq.n	8005354 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	6812      	ldr	r2, [r2, #0]
 800534c:	6812      	ldr	r2, [r2, #0]
 800534e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005352:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800535c:	d14b      	bne.n	80053f6 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d002      	beq.n	800536c <HAL_SPI_Transmit+0xe6>
 8005366:	8afb      	ldrh	r3, [r7, #22]
 8005368:	2b01      	cmp	r3, #1
 800536a:	d13e      	bne.n	80053ea <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005374:	8812      	ldrh	r2, [r2, #0]
 8005376:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800537c:	1c9a      	adds	r2, r3, #2
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005386:	b29b      	uxth	r3, r3
 8005388:	3b01      	subs	r3, #1
 800538a:	b29a      	uxth	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005390:	e02b      	b.n	80053ea <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	f003 0302 	and.w	r3, r3, #2
 800539c:	2b02      	cmp	r3, #2
 800539e:	d112      	bne.n	80053c6 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68fa      	ldr	r2, [r7, #12]
 80053a6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80053a8:	8812      	ldrh	r2, [r2, #0]
 80053aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b0:	1c9a      	adds	r2, r3, #2
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	3b01      	subs	r3, #1
 80053be:	b29a      	uxth	r2, r3
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	86da      	strh	r2, [r3, #54]	; 0x36
 80053c4:	e011      	b.n	80053ea <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053c6:	f7fb fea1 	bl	800110c <HAL_GetTick>
 80053ca:	4602      	mov	r2, r0
 80053cc:	69bb      	ldr	r3, [r7, #24]
 80053ce:	1ad2      	subs	r2, r2, r3
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d303      	bcc.n	80053de <HAL_SPI_Transmit+0x158>
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053dc:	d102      	bne.n	80053e4 <HAL_SPI_Transmit+0x15e>
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d102      	bne.n	80053ea <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80053e8:	e072      	b.n	80054d0 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d1ce      	bne.n	8005392 <HAL_SPI_Transmit+0x10c>
 80053f4:	e04c      	b.n	8005490 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d002      	beq.n	8005404 <HAL_SPI_Transmit+0x17e>
 80053fe:	8afb      	ldrh	r3, [r7, #22]
 8005400:	2b01      	cmp	r3, #1
 8005402:	d140      	bne.n	8005486 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	330c      	adds	r3, #12
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800540e:	7812      	ldrb	r2, [r2, #0]
 8005410:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005416:	1c5a      	adds	r2, r3, #1
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005420:	b29b      	uxth	r3, r3
 8005422:	3b01      	subs	r3, #1
 8005424:	b29a      	uxth	r2, r3
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800542a:	e02c      	b.n	8005486 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	f003 0302 	and.w	r3, r3, #2
 8005436:	2b02      	cmp	r3, #2
 8005438:	d113      	bne.n	8005462 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	330c      	adds	r3, #12
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005444:	7812      	ldrb	r2, [r2, #0]
 8005446:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800544c:	1c5a      	adds	r2, r3, #1
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005456:	b29b      	uxth	r3, r3
 8005458:	3b01      	subs	r3, #1
 800545a:	b29a      	uxth	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005460:	e011      	b.n	8005486 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005462:	f7fb fe53 	bl	800110c <HAL_GetTick>
 8005466:	4602      	mov	r2, r0
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	1ad2      	subs	r2, r2, r3
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	429a      	cmp	r2, r3
 8005470:	d303      	bcc.n	800547a <HAL_SPI_Transmit+0x1f4>
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005478:	d102      	bne.n	8005480 <HAL_SPI_Transmit+0x1fa>
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d102      	bne.n	8005486 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8005480:	2303      	movs	r3, #3
 8005482:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005484:	e024      	b.n	80054d0 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800548a:	b29b      	uxth	r3, r3
 800548c:	2b00      	cmp	r3, #0
 800548e:	d1cd      	bne.n	800542c <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005490:	69ba      	ldr	r2, [r7, #24]
 8005492:	6839      	ldr	r1, [r7, #0]
 8005494:	68f8      	ldr	r0, [r7, #12]
 8005496:	f000 fb9d 	bl	8005bd4 <SPI_EndRxTxTransaction>
 800549a:	4603      	mov	r3, r0
 800549c:	2b00      	cmp	r3, #0
 800549e:	d002      	beq.n	80054a6 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2220      	movs	r2, #32
 80054a4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d10a      	bne.n	80054c4 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054ae:	2300      	movs	r3, #0
 80054b0:	613b      	str	r3, [r7, #16]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	613b      	str	r3, [r7, #16]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	613b      	str	r3, [r7, #16]
 80054c2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d001      	beq.n	80054d0 <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80054e0:	7ffb      	ldrb	r3, [r7, #31]
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3720      	adds	r7, #32
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}

080054ea <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054ea:	b580      	push	{r7, lr}
 80054ec:	b088      	sub	sp, #32
 80054ee:	af02      	add	r7, sp, #8
 80054f0:	60f8      	str	r0, [r7, #12]
 80054f2:	60b9      	str	r1, [r7, #8]
 80054f4:	603b      	str	r3, [r7, #0]
 80054f6:	4613      	mov	r3, r2
 80054f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054fa:	2300      	movs	r3, #0
 80054fc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005506:	d112      	bne.n	800552e <HAL_SPI_Receive+0x44>
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d10e      	bne.n	800552e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2204      	movs	r2, #4
 8005514:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005518:	88fa      	ldrh	r2, [r7, #6]
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	9300      	str	r3, [sp, #0]
 800551e:	4613      	mov	r3, r2
 8005520:	68ba      	ldr	r2, [r7, #8]
 8005522:	68b9      	ldr	r1, [r7, #8]
 8005524:	68f8      	ldr	r0, [r7, #12]
 8005526:	f000 f8e6 	bl	80056f6 <HAL_SPI_TransmitReceive>
 800552a:	4603      	mov	r3, r0
 800552c:	e0df      	b.n	80056ee <HAL_SPI_Receive+0x204>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005534:	2b01      	cmp	r3, #1
 8005536:	d101      	bne.n	800553c <HAL_SPI_Receive+0x52>
 8005538:	2302      	movs	r3, #2
 800553a:	e0d8      	b.n	80056ee <HAL_SPI_Receive+0x204>
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005544:	f7fb fde2 	bl	800110c <HAL_GetTick>
 8005548:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2b01      	cmp	r3, #1
 8005554:	d002      	beq.n	800555c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005556:	2302      	movs	r3, #2
 8005558:	75fb      	strb	r3, [r7, #23]
    goto error;
 800555a:	e0bf      	b.n	80056dc <HAL_SPI_Receive+0x1f2>
  }

  if ((pData == NULL) || (Size == 0U))
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d002      	beq.n	8005568 <HAL_SPI_Receive+0x7e>
 8005562:	88fb      	ldrh	r3, [r7, #6]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d102      	bne.n	800556e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800556c:	e0b6      	b.n	80056dc <HAL_SPI_Receive+0x1f2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2204      	movs	r2, #4
 8005572:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	68ba      	ldr	r2, [r7, #8]
 8005580:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	88fa      	ldrh	r2, [r7, #6]
 8005586:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	88fa      	ldrh	r2, [r7, #6]
 800558c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2200      	movs	r2, #0
 8005592:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055b4:	d107      	bne.n	80055c6 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	6812      	ldr	r2, [r2, #0]
 80055be:	6812      	ldr	r2, [r2, #0]
 80055c0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80055c4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055d0:	2b40      	cmp	r3, #64	; 0x40
 80055d2:	d007      	beq.n	80055e4 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68fa      	ldr	r2, [r7, #12]
 80055da:	6812      	ldr	r2, [r2, #0]
 80055dc:	6812      	ldr	r2, [r2, #0]
 80055de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055e2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d161      	bne.n	80056b0 <HAL_SPI_Receive+0x1c6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80055ec:	e02d      	b.n	800564a <HAL_SPI_Receive+0x160>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	f003 0301 	and.w	r3, r3, #1
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d114      	bne.n	8005626 <HAL_SPI_Receive+0x13c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	6812      	ldr	r2, [r2, #0]
 8005604:	320c      	adds	r2, #12
 8005606:	7812      	ldrb	r2, [r2, #0]
 8005608:	b2d2      	uxtb	r2, r2
 800560a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005610:	1c5a      	adds	r2, r3, #1
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800561a:	b29b      	uxth	r3, r3
 800561c:	3b01      	subs	r3, #1
 800561e:	b29a      	uxth	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005624:	e011      	b.n	800564a <HAL_SPI_Receive+0x160>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005626:	f7fb fd71 	bl	800110c <HAL_GetTick>
 800562a:	4602      	mov	r2, r0
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	1ad2      	subs	r2, r2, r3
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	429a      	cmp	r2, r3
 8005634:	d303      	bcc.n	800563e <HAL_SPI_Receive+0x154>
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800563c:	d102      	bne.n	8005644 <HAL_SPI_Receive+0x15a>
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d102      	bne.n	800564a <HAL_SPI_Receive+0x160>
        {
          errorcode = HAL_TIMEOUT;
 8005644:	2303      	movs	r3, #3
 8005646:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005648:	e048      	b.n	80056dc <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800564e:	b29b      	uxth	r3, r3
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1cc      	bne.n	80055ee <HAL_SPI_Receive+0x104>
 8005654:	e031      	b.n	80056ba <HAL_SPI_Receive+0x1d0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f003 0301 	and.w	r3, r3, #1
 8005660:	2b01      	cmp	r3, #1
 8005662:	d113      	bne.n	800568c <HAL_SPI_Receive+0x1a2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	6812      	ldr	r2, [r2, #0]
 800566c:	68d2      	ldr	r2, [r2, #12]
 800566e:	b292      	uxth	r2, r2
 8005670:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005676:	1c9a      	adds	r2, r3, #2
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005680:	b29b      	uxth	r3, r3
 8005682:	3b01      	subs	r3, #1
 8005684:	b29a      	uxth	r2, r3
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	87da      	strh	r2, [r3, #62]	; 0x3e
 800568a:	e011      	b.n	80056b0 <HAL_SPI_Receive+0x1c6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800568c:	f7fb fd3e 	bl	800110c <HAL_GetTick>
 8005690:	4602      	mov	r2, r0
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	1ad2      	subs	r2, r2, r3
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	429a      	cmp	r2, r3
 800569a:	d303      	bcc.n	80056a4 <HAL_SPI_Receive+0x1ba>
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a2:	d102      	bne.n	80056aa <HAL_SPI_Receive+0x1c0>
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d102      	bne.n	80056b0 <HAL_SPI_Receive+0x1c6>
        {
          errorcode = HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	75fb      	strb	r3, [r7, #23]
          goto error;
 80056ae:	e015      	b.n	80056dc <HAL_SPI_Receive+0x1f2>
    while (hspi->RxXferCount > 0U)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d1cd      	bne.n	8005656 <HAL_SPI_Receive+0x16c>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056ba:	693a      	ldr	r2, [r7, #16]
 80056bc:	6839      	ldr	r1, [r7, #0]
 80056be:	68f8      	ldr	r0, [r7, #12]
 80056c0:	f000 fa23 	bl	8005b0a <SPI_EndRxTransaction>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d002      	beq.n	80056d0 <HAL_SPI_Receive+0x1e6>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2220      	movs	r2, #32
 80056ce:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d001      	beq.n	80056dc <HAL_SPI_Receive+0x1f2>
  {
    errorcode = HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80056ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3718      	adds	r7, #24
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	b08c      	sub	sp, #48	; 0x30
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	60f8      	str	r0, [r7, #12]
 80056fe:	60b9      	str	r1, [r7, #8]
 8005700:	607a      	str	r2, [r7, #4]
 8005702:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005704:	2301      	movs	r3, #1
 8005706:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005708:	2300      	movs	r3, #0
 800570a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005714:	2b01      	cmp	r3, #1
 8005716:	d101      	bne.n	800571c <HAL_SPI_TransmitReceive+0x26>
 8005718:	2302      	movs	r3, #2
 800571a:	e188      	b.n	8005a2e <HAL_SPI_TransmitReceive+0x338>
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005724:	f7fb fcf2 	bl	800110c <HAL_GetTick>
 8005728:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005730:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800573a:	887b      	ldrh	r3, [r7, #2]
 800573c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800573e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005742:	2b01      	cmp	r3, #1
 8005744:	d00f      	beq.n	8005766 <HAL_SPI_TransmitReceive+0x70>
 8005746:	69fb      	ldr	r3, [r7, #28]
 8005748:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800574c:	d107      	bne.n	800575e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d103      	bne.n	800575e <HAL_SPI_TransmitReceive+0x68>
 8005756:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800575a:	2b04      	cmp	r3, #4
 800575c:	d003      	beq.n	8005766 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800575e:	2302      	movs	r3, #2
 8005760:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005764:	e159      	b.n	8005a1a <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d005      	beq.n	8005778 <HAL_SPI_TransmitReceive+0x82>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d002      	beq.n	8005778 <HAL_SPI_TransmitReceive+0x82>
 8005772:	887b      	ldrh	r3, [r7, #2]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d103      	bne.n	8005780 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800577e:	e14c      	b.n	8005a1a <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005786:	b2db      	uxtb	r3, r3
 8005788:	2b04      	cmp	r3, #4
 800578a:	d003      	beq.n	8005794 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2205      	movs	r2, #5
 8005790:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	887a      	ldrh	r2, [r7, #2]
 80057a4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	887a      	ldrh	r2, [r7, #2]
 80057aa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	68ba      	ldr	r2, [r7, #8]
 80057b0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	887a      	ldrh	r2, [r7, #2]
 80057b6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	887a      	ldrh	r2, [r7, #2]
 80057bc:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2200      	movs	r2, #0
 80057c8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d4:	2b40      	cmp	r3, #64	; 0x40
 80057d6:	d007      	beq.n	80057e8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	6812      	ldr	r2, [r2, #0]
 80057e0:	6812      	ldr	r2, [r2, #0]
 80057e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057f0:	d178      	bne.n	80058e4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d002      	beq.n	8005800 <HAL_SPI_TransmitReceive+0x10a>
 80057fa:	8b7b      	ldrh	r3, [r7, #26]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d166      	bne.n	80058ce <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005808:	8812      	ldrh	r2, [r2, #0]
 800580a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005810:	1c9a      	adds	r2, r3, #2
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800581a:	b29b      	uxth	r3, r3
 800581c:	3b01      	subs	r3, #1
 800581e:	b29a      	uxth	r2, r3
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005824:	e053      	b.n	80058ce <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	f003 0302 	and.w	r3, r3, #2
 8005830:	2b02      	cmp	r3, #2
 8005832:	d11b      	bne.n	800586c <HAL_SPI_TransmitReceive+0x176>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005838:	b29b      	uxth	r3, r3
 800583a:	2b00      	cmp	r3, #0
 800583c:	d016      	beq.n	800586c <HAL_SPI_TransmitReceive+0x176>
 800583e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005840:	2b01      	cmp	r3, #1
 8005842:	d113      	bne.n	800586c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800584c:	8812      	ldrh	r2, [r2, #0]
 800584e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005854:	1c9a      	adds	r2, r3, #2
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800585e:	b29b      	uxth	r3, r3
 8005860:	3b01      	subs	r3, #1
 8005862:	b29a      	uxth	r2, r3
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005868:	2300      	movs	r3, #0
 800586a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	f003 0301 	and.w	r3, r3, #1
 8005876:	2b01      	cmp	r3, #1
 8005878:	d119      	bne.n	80058ae <HAL_SPI_TransmitReceive+0x1b8>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800587e:	b29b      	uxth	r3, r3
 8005880:	2b00      	cmp	r3, #0
 8005882:	d014      	beq.n	80058ae <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	6812      	ldr	r2, [r2, #0]
 800588c:	68d2      	ldr	r2, [r2, #12]
 800588e:	b292      	uxth	r2, r2
 8005890:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005896:	1c9a      	adds	r2, r3, #2
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058a0:	b29b      	uxth	r3, r3
 80058a2:	3b01      	subs	r3, #1
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80058aa:	2301      	movs	r3, #1
 80058ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80058ae:	f7fb fc2d 	bl	800110c <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b6:	1ad2      	subs	r2, r2, r3
 80058b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d307      	bcc.n	80058ce <HAL_SPI_TransmitReceive+0x1d8>
 80058be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058c4:	d003      	beq.n	80058ce <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80058cc:	e0a5      	b.n	8005a1a <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d1a6      	bne.n	8005826 <HAL_SPI_TransmitReceive+0x130>
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058dc:	b29b      	uxth	r3, r3
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d1a1      	bne.n	8005826 <HAL_SPI_TransmitReceive+0x130>
 80058e2:	e07c      	b.n	80059de <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d002      	beq.n	80058f2 <HAL_SPI_TransmitReceive+0x1fc>
 80058ec:	8b7b      	ldrh	r3, [r7, #26]
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d16b      	bne.n	80059ca <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	330c      	adds	r3, #12
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80058fc:	7812      	ldrb	r2, [r2, #0]
 80058fe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005904:	1c5a      	adds	r2, r3, #1
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800590e:	b29b      	uxth	r3, r3
 8005910:	3b01      	subs	r3, #1
 8005912:	b29a      	uxth	r2, r3
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005918:	e057      	b.n	80059ca <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f003 0302 	and.w	r3, r3, #2
 8005924:	2b02      	cmp	r3, #2
 8005926:	d11c      	bne.n	8005962 <HAL_SPI_TransmitReceive+0x26c>
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800592c:	b29b      	uxth	r3, r3
 800592e:	2b00      	cmp	r3, #0
 8005930:	d017      	beq.n	8005962 <HAL_SPI_TransmitReceive+0x26c>
 8005932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005934:	2b01      	cmp	r3, #1
 8005936:	d114      	bne.n	8005962 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	330c      	adds	r3, #12
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005942:	7812      	ldrb	r2, [r2, #0]
 8005944:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800594a:	1c5a      	adds	r2, r3, #1
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005954:	b29b      	uxth	r3, r3
 8005956:	3b01      	subs	r3, #1
 8005958:	b29a      	uxth	r2, r3
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800595e:	2300      	movs	r3, #0
 8005960:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f003 0301 	and.w	r3, r3, #1
 800596c:	2b01      	cmp	r3, #1
 800596e:	d119      	bne.n	80059a4 <HAL_SPI_TransmitReceive+0x2ae>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005974:	b29b      	uxth	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	d014      	beq.n	80059a4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800597e:	68fa      	ldr	r2, [r7, #12]
 8005980:	6812      	ldr	r2, [r2, #0]
 8005982:	68d2      	ldr	r2, [r2, #12]
 8005984:	b2d2      	uxtb	r2, r2
 8005986:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800598c:	1c5a      	adds	r2, r3, #1
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005996:	b29b      	uxth	r3, r3
 8005998:	3b01      	subs	r3, #1
 800599a:	b29a      	uxth	r2, r3
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059a0:	2301      	movs	r3, #1
 80059a2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80059a4:	f7fb fbb2 	bl	800110c <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ac:	1ad2      	subs	r2, r2, r3
 80059ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d303      	bcc.n	80059bc <HAL_SPI_TransmitReceive+0x2c6>
 80059b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ba:	d102      	bne.n	80059c2 <HAL_SPI_TransmitReceive+0x2cc>
 80059bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d103      	bne.n	80059ca <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80059c8:	e027      	b.n	8005a1a <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1a2      	bne.n	800591a <HAL_SPI_TransmitReceive+0x224>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059d8:	b29b      	uxth	r3, r3
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d19d      	bne.n	800591a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80059e2:	68f8      	ldr	r0, [r7, #12]
 80059e4:	f000 f8f6 	bl	8005bd4 <SPI_EndRxTxTransaction>
 80059e8:	4603      	mov	r3, r0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d006      	beq.n	80059fc <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2220      	movs	r2, #32
 80059f8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80059fa:	e00e      	b.n	8005a1a <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10a      	bne.n	8005a1a <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a04:	2300      	movs	r3, #0
 8005a06:	617b      	str	r3, [r7, #20]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	617b      	str	r3, [r7, #20]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	617b      	str	r3, [r7, #20]
 8005a18:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005a2a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3730      	adds	r7, #48	; 0x30
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}

08005a36 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a36:	b580      	push	{r7, lr}
 8005a38:	b084      	sub	sp, #16
 8005a3a:	af00      	add	r7, sp, #0
 8005a3c:	60f8      	str	r0, [r7, #12]
 8005a3e:	60b9      	str	r1, [r7, #8]
 8005a40:	603b      	str	r3, [r7, #0]
 8005a42:	4613      	mov	r3, r2
 8005a44:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a46:	e04c      	b.n	8005ae2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a4e:	d048      	beq.n	8005ae2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005a50:	f7fb fb5c 	bl	800110c <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	1ad2      	subs	r2, r2, r3
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d202      	bcs.n	8005a66 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d13d      	bne.n	8005ae2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	6812      	ldr	r2, [r2, #0]
 8005a6e:	6852      	ldr	r2, [r2, #4]
 8005a70:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005a74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a7e:	d111      	bne.n	8005aa4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a88:	d004      	beq.n	8005a94 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a92:	d107      	bne.n	8005aa4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	6812      	ldr	r2, [r2, #0]
 8005a9c:	6812      	ldr	r2, [r2, #0]
 8005a9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005aa2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aa8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aac:	d10f      	bne.n	8005ace <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	6812      	ldr	r2, [r2, #0]
 8005ab6:	6812      	ldr	r2, [r2, #0]
 8005ab8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005abc:	601a      	str	r2, [r3, #0]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	6812      	ldr	r2, [r2, #0]
 8005ac6:	6812      	ldr	r2, [r2, #0]
 8005ac8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005acc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e00f      	b.n	8005b02 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	401a      	ands	r2, r3
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	bf0c      	ite	eq
 8005af2:	2301      	moveq	r3, #1
 8005af4:	2300      	movne	r3, #0
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	461a      	mov	r2, r3
 8005afa:	79fb      	ldrb	r3, [r7, #7]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d1a3      	bne.n	8005a48 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005b00:	2300      	movs	r3, #0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3710      	adds	r7, #16
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}

08005b0a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	b086      	sub	sp, #24
 8005b0e:	af02      	add	r7, sp, #8
 8005b10:	60f8      	str	r0, [r7, #12]
 8005b12:	60b9      	str	r1, [r7, #8]
 8005b14:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b1e:	d111      	bne.n	8005b44 <SPI_EndRxTransaction+0x3a>
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b28:	d004      	beq.n	8005b34 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b32:	d107      	bne.n	8005b44 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	6812      	ldr	r2, [r2, #0]
 8005b3c:	6812      	ldr	r2, [r2, #0]
 8005b3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b42:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b4c:	d12a      	bne.n	8005ba4 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b56:	d012      	beq.n	8005b7e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	2180      	movs	r1, #128	; 0x80
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	f7ff ff67 	bl	8005a36 <SPI_WaitFlagStateUntilTimeout>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d02d      	beq.n	8005bca <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b72:	f043 0220 	orr.w	r2, r3, #32
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e026      	b.n	8005bcc <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	9300      	str	r3, [sp, #0]
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	2200      	movs	r2, #0
 8005b86:	2101      	movs	r1, #1
 8005b88:	68f8      	ldr	r0, [r7, #12]
 8005b8a:	f7ff ff54 	bl	8005a36 <SPI_WaitFlagStateUntilTimeout>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d01a      	beq.n	8005bca <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b98:	f043 0220 	orr.w	r2, r3, #32
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	e013      	b.n	8005bcc <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	9300      	str	r3, [sp, #0]
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	2200      	movs	r2, #0
 8005bac:	2101      	movs	r1, #1
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f7ff ff41 	bl	8005a36 <SPI_WaitFlagStateUntilTimeout>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d007      	beq.n	8005bca <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bbe:	f043 0220 	orr.w	r2, r3, #32
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005bc6:	2303      	movs	r3, #3
 8005bc8:	e000      	b.n	8005bcc <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3710      	adds	r7, #16
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b088      	sub	sp, #32
 8005bd8:	af02      	add	r7, sp, #8
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	60b9      	str	r1, [r7, #8]
 8005bde:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005be0:	4b1b      	ldr	r3, [pc, #108]	; (8005c50 <SPI_EndRxTxTransaction+0x7c>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a1b      	ldr	r2, [pc, #108]	; (8005c54 <SPI_EndRxTxTransaction+0x80>)
 8005be6:	fba2 2303 	umull	r2, r3, r2, r3
 8005bea:	0d5b      	lsrs	r3, r3, #21
 8005bec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005bf0:	fb02 f303 	mul.w	r3, r2, r3
 8005bf4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bfe:	d112      	bne.n	8005c26 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	9300      	str	r3, [sp, #0]
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	2200      	movs	r2, #0
 8005c08:	2180      	movs	r1, #128	; 0x80
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f7ff ff13 	bl	8005a36 <SPI_WaitFlagStateUntilTimeout>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d016      	beq.n	8005c44 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c1a:	f043 0220 	orr.w	r2, r3, #32
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e00f      	b.n	8005c46 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d00a      	beq.n	8005c42 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	3b01      	subs	r3, #1
 8005c30:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c3c:	2b80      	cmp	r3, #128	; 0x80
 8005c3e:	d0f2      	beq.n	8005c26 <SPI_EndRxTxTransaction+0x52>
 8005c40:	e000      	b.n	8005c44 <SPI_EndRxTxTransaction+0x70>
        break;
 8005c42:	bf00      	nop
  }

  return HAL_OK;
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3718      	adds	r7, #24
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	2000001c 	.word	0x2000001c
 8005c54:	165e9f81 	.word	0x165e9f81

08005c58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d101      	bne.n	8005c6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e01d      	b.n	8005ca6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d106      	bne.n	8005c84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f006 ff04 	bl	800ca8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2202      	movs	r2, #2
 8005c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	3304      	adds	r3, #4
 8005c94:	4619      	mov	r1, r3
 8005c96:	4610      	mov	r0, r2
 8005c98:	f000 f8e4 	bl	8005e64 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ca4:	2300      	movs	r3, #0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3708      	adds	r7, #8
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}

08005cae <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005cae:	b480      	push	{r7}
 8005cb0:	b085      	sub	sp, #20
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	6812      	ldr	r2, [r2, #0]
 8005cbe:	68d2      	ldr	r2, [r2, #12]
 8005cc0:	f042 0201 	orr.w	r2, r2, #1
 8005cc4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	f003 0307 	and.w	r3, r3, #7
 8005cd0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2b06      	cmp	r3, #6
 8005cd6:	d007      	beq.n	8005ce8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	6812      	ldr	r2, [r2, #0]
 8005ce0:	6812      	ldr	r2, [r2, #0]
 8005ce2:	f042 0201 	orr.w	r2, r2, #1
 8005ce6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3714      	adds	r7, #20
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr

08005cf6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005cf6:	b580      	push	{r7, lr}
 8005cf8:	b084      	sub	sp, #16
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	6078      	str	r0, [r7, #4]
 8005cfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d101      	bne.n	8005d0e <HAL_TIM_ConfigClockSource+0x18>
 8005d0a:	2302      	movs	r3, #2
 8005d0c:	e0a6      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x166>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2202      	movs	r2, #2
 8005d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005d2c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d34:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2b40      	cmp	r3, #64	; 0x40
 8005d44:	d067      	beq.n	8005e16 <HAL_TIM_ConfigClockSource+0x120>
 8005d46:	2b40      	cmp	r3, #64	; 0x40
 8005d48:	d80b      	bhi.n	8005d62 <HAL_TIM_ConfigClockSource+0x6c>
 8005d4a:	2b10      	cmp	r3, #16
 8005d4c:	d073      	beq.n	8005e36 <HAL_TIM_ConfigClockSource+0x140>
 8005d4e:	2b10      	cmp	r3, #16
 8005d50:	d802      	bhi.n	8005d58 <HAL_TIM_ConfigClockSource+0x62>
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d06f      	beq.n	8005e36 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005d56:	e078      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005d58:	2b20      	cmp	r3, #32
 8005d5a:	d06c      	beq.n	8005e36 <HAL_TIM_ConfigClockSource+0x140>
 8005d5c:	2b30      	cmp	r3, #48	; 0x30
 8005d5e:	d06a      	beq.n	8005e36 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005d60:	e073      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005d62:	2b70      	cmp	r3, #112	; 0x70
 8005d64:	d00d      	beq.n	8005d82 <HAL_TIM_ConfigClockSource+0x8c>
 8005d66:	2b70      	cmp	r3, #112	; 0x70
 8005d68:	d804      	bhi.n	8005d74 <HAL_TIM_ConfigClockSource+0x7e>
 8005d6a:	2b50      	cmp	r3, #80	; 0x50
 8005d6c:	d033      	beq.n	8005dd6 <HAL_TIM_ConfigClockSource+0xe0>
 8005d6e:	2b60      	cmp	r3, #96	; 0x60
 8005d70:	d041      	beq.n	8005df6 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005d72:	e06a      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d78:	d066      	beq.n	8005e48 <HAL_TIM_ConfigClockSource+0x152>
 8005d7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d7e:	d017      	beq.n	8005db0 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005d80:	e063      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6818      	ldr	r0, [r3, #0]
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	6899      	ldr	r1, [r3, #8]
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	685a      	ldr	r2, [r3, #4]
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	f000 f981 	bl	8006098 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005da4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68fa      	ldr	r2, [r7, #12]
 8005dac:	609a      	str	r2, [r3, #8]
      break;
 8005dae:	e04c      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6818      	ldr	r0, [r3, #0]
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	6899      	ldr	r1, [r3, #8]
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	685a      	ldr	r2, [r3, #4]
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	f000 f96a 	bl	8006098 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	6812      	ldr	r2, [r2, #0]
 8005dcc:	6892      	ldr	r2, [r2, #8]
 8005dce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005dd2:	609a      	str	r2, [r3, #8]
      break;
 8005dd4:	e039      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6818      	ldr	r0, [r3, #0]
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	6859      	ldr	r1, [r3, #4]
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	461a      	mov	r2, r3
 8005de4:	f000 f8de 	bl	8005fa4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	2150      	movs	r1, #80	; 0x50
 8005dee:	4618      	mov	r0, r3
 8005df0:	f000 f937 	bl	8006062 <TIM_ITRx_SetConfig>
      break;
 8005df4:	e029      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6818      	ldr	r0, [r3, #0]
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	6859      	ldr	r1, [r3, #4]
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	461a      	mov	r2, r3
 8005e04:	f000 f8fd 	bl	8006002 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2160      	movs	r1, #96	; 0x60
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f000 f927 	bl	8006062 <TIM_ITRx_SetConfig>
      break;
 8005e14:	e019      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6818      	ldr	r0, [r3, #0]
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	6859      	ldr	r1, [r3, #4]
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	461a      	mov	r2, r3
 8005e24:	f000 f8be 	bl	8005fa4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2140      	movs	r1, #64	; 0x40
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f000 f917 	bl	8006062 <TIM_ITRx_SetConfig>
      break;
 8005e34:	e009      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4619      	mov	r1, r3
 8005e40:	4610      	mov	r0, r2
 8005e42:	f000 f90e 	bl	8006062 <TIM_ITRx_SetConfig>
      break;
 8005e46:	e000      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005e48:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b085      	sub	sp, #20
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
 8005e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4a40      	ldr	r2, [pc, #256]	; (8005f78 <TIM_Base_SetConfig+0x114>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d013      	beq.n	8005ea4 <TIM_Base_SetConfig+0x40>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e82:	d00f      	beq.n	8005ea4 <TIM_Base_SetConfig+0x40>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a3d      	ldr	r2, [pc, #244]	; (8005f7c <TIM_Base_SetConfig+0x118>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d00b      	beq.n	8005ea4 <TIM_Base_SetConfig+0x40>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	4a3c      	ldr	r2, [pc, #240]	; (8005f80 <TIM_Base_SetConfig+0x11c>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d007      	beq.n	8005ea4 <TIM_Base_SetConfig+0x40>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a3b      	ldr	r2, [pc, #236]	; (8005f84 <TIM_Base_SetConfig+0x120>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d003      	beq.n	8005ea4 <TIM_Base_SetConfig+0x40>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4a3a      	ldr	r2, [pc, #232]	; (8005f88 <TIM_Base_SetConfig+0x124>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d108      	bne.n	8005eb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eaa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	68fa      	ldr	r2, [r7, #12]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a2f      	ldr	r2, [pc, #188]	; (8005f78 <TIM_Base_SetConfig+0x114>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d02b      	beq.n	8005f16 <TIM_Base_SetConfig+0xb2>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ec4:	d027      	beq.n	8005f16 <TIM_Base_SetConfig+0xb2>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a2c      	ldr	r2, [pc, #176]	; (8005f7c <TIM_Base_SetConfig+0x118>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d023      	beq.n	8005f16 <TIM_Base_SetConfig+0xb2>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a2b      	ldr	r2, [pc, #172]	; (8005f80 <TIM_Base_SetConfig+0x11c>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d01f      	beq.n	8005f16 <TIM_Base_SetConfig+0xb2>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a2a      	ldr	r2, [pc, #168]	; (8005f84 <TIM_Base_SetConfig+0x120>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d01b      	beq.n	8005f16 <TIM_Base_SetConfig+0xb2>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a29      	ldr	r2, [pc, #164]	; (8005f88 <TIM_Base_SetConfig+0x124>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d017      	beq.n	8005f16 <TIM_Base_SetConfig+0xb2>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4a28      	ldr	r2, [pc, #160]	; (8005f8c <TIM_Base_SetConfig+0x128>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d013      	beq.n	8005f16 <TIM_Base_SetConfig+0xb2>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a27      	ldr	r2, [pc, #156]	; (8005f90 <TIM_Base_SetConfig+0x12c>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d00f      	beq.n	8005f16 <TIM_Base_SetConfig+0xb2>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a26      	ldr	r2, [pc, #152]	; (8005f94 <TIM_Base_SetConfig+0x130>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d00b      	beq.n	8005f16 <TIM_Base_SetConfig+0xb2>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a25      	ldr	r2, [pc, #148]	; (8005f98 <TIM_Base_SetConfig+0x134>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d007      	beq.n	8005f16 <TIM_Base_SetConfig+0xb2>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a24      	ldr	r2, [pc, #144]	; (8005f9c <TIM_Base_SetConfig+0x138>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d003      	beq.n	8005f16 <TIM_Base_SetConfig+0xb2>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a23      	ldr	r2, [pc, #140]	; (8005fa0 <TIM_Base_SetConfig+0x13c>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d108      	bne.n	8005f28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	68fa      	ldr	r2, [r7, #12]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	689a      	ldr	r2, [r3, #8]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a0a      	ldr	r2, [pc, #40]	; (8005f78 <TIM_Base_SetConfig+0x114>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d003      	beq.n	8005f5c <TIM_Base_SetConfig+0xf8>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	4a0c      	ldr	r2, [pc, #48]	; (8005f88 <TIM_Base_SetConfig+0x124>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d103      	bne.n	8005f64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	691a      	ldr	r2, [r3, #16]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	615a      	str	r2, [r3, #20]
}
 8005f6a:	bf00      	nop
 8005f6c:	3714      	adds	r7, #20
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr
 8005f76:	bf00      	nop
 8005f78:	40010000 	.word	0x40010000
 8005f7c:	40000400 	.word	0x40000400
 8005f80:	40000800 	.word	0x40000800
 8005f84:	40000c00 	.word	0x40000c00
 8005f88:	40010400 	.word	0x40010400
 8005f8c:	40014000 	.word	0x40014000
 8005f90:	40014400 	.word	0x40014400
 8005f94:	40014800 	.word	0x40014800
 8005f98:	40001800 	.word	0x40001800
 8005f9c:	40001c00 	.word	0x40001c00
 8005fa0:	40002000 	.word	0x40002000

08005fa4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b087      	sub	sp, #28
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6a1b      	ldr	r3, [r3, #32]
 8005fb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6a1b      	ldr	r3, [r3, #32]
 8005fba:	f023 0201 	bic.w	r2, r3, #1
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	699b      	ldr	r3, [r3, #24]
 8005fc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	011b      	lsls	r3, r3, #4
 8005fd4:	693a      	ldr	r2, [r7, #16]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	f023 030a 	bic.w	r3, r3, #10
 8005fe0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005fe2:	697a      	ldr	r2, [r7, #20]
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	693a      	ldr	r2, [r7, #16]
 8005fee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	697a      	ldr	r2, [r7, #20]
 8005ff4:	621a      	str	r2, [r3, #32]
}
 8005ff6:	bf00      	nop
 8005ff8:	371c      	adds	r7, #28
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006000:	4770      	bx	lr

08006002 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006002:	b480      	push	{r7}
 8006004:	b087      	sub	sp, #28
 8006006:	af00      	add	r7, sp, #0
 8006008:	60f8      	str	r0, [r7, #12]
 800600a:	60b9      	str	r1, [r7, #8]
 800600c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6a1b      	ldr	r3, [r3, #32]
 8006012:	f023 0210 	bic.w	r2, r3, #16
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6a1b      	ldr	r3, [r3, #32]
 8006024:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800602c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	031b      	lsls	r3, r3, #12
 8006032:	697a      	ldr	r2, [r7, #20]
 8006034:	4313      	orrs	r3, r2
 8006036:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800603e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	011b      	lsls	r3, r3, #4
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	4313      	orrs	r3, r2
 8006048:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	697a      	ldr	r2, [r7, #20]
 800604e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	693a      	ldr	r2, [r7, #16]
 8006054:	621a      	str	r2, [r3, #32]
}
 8006056:	bf00      	nop
 8006058:	371c      	adds	r7, #28
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr

08006062 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006062:	b480      	push	{r7}
 8006064:	b085      	sub	sp, #20
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
 800606a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006078:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	4313      	orrs	r3, r2
 8006080:	f043 0307 	orr.w	r3, r3, #7
 8006084:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	68fa      	ldr	r2, [r7, #12]
 800608a:	609a      	str	r2, [r3, #8]
}
 800608c:	bf00      	nop
 800608e:	3714      	adds	r7, #20
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006098:	b480      	push	{r7}
 800609a:	b087      	sub	sp, #28
 800609c:	af00      	add	r7, sp, #0
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
 80060a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	021a      	lsls	r2, r3, #8
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	431a      	orrs	r2, r3
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	4313      	orrs	r3, r2
 80060c0:	697a      	ldr	r2, [r7, #20]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	697a      	ldr	r2, [r7, #20]
 80060ca:	609a      	str	r2, [r3, #8]
}
 80060cc:	bf00      	nop
 80060ce:	371c      	adds	r7, #28
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060d8:	b480      	push	{r7}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d101      	bne.n	80060f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060ec:	2302      	movs	r3, #2
 80060ee:	e032      	b.n	8006156 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2202      	movs	r2, #2
 80060fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006116:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68fa      	ldr	r2, [r7, #12]
 800611e:	4313      	orrs	r3, r2
 8006120:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006128:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	68ba      	ldr	r2, [r7, #8]
 8006130:	4313      	orrs	r3, r2
 8006132:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	68fa      	ldr	r2, [r7, #12]
 800613a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68ba      	ldr	r2, [r7, #8]
 8006142:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006154:	2300      	movs	r3, #0
}
 8006156:	4618      	mov	r0, r3
 8006158:	3714      	adds	r7, #20
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr

08006162 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006162:	b580      	push	{r7, lr}
 8006164:	b082      	sub	sp, #8
 8006166:	af00      	add	r7, sp, #0
 8006168:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d101      	bne.n	8006174 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e03f      	b.n	80061f4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800617a:	b2db      	uxtb	r3, r3
 800617c:	2b00      	cmp	r3, #0
 800617e:	d106      	bne.n	800618e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f006 fcb5 	bl	800caf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2224      	movs	r2, #36	; 0x24
 8006192:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	6812      	ldr	r2, [r2, #0]
 800619e:	68d2      	ldr	r2, [r2, #12]
 80061a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061a4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f000 f90a 	bl	80063c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	6812      	ldr	r2, [r2, #0]
 80061b4:	6912      	ldr	r2, [r2, #16]
 80061b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061ba:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	6812      	ldr	r2, [r2, #0]
 80061c4:	6952      	ldr	r2, [r2, #20]
 80061c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80061ca:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	6812      	ldr	r2, [r2, #0]
 80061d4:	68d2      	ldr	r2, [r2, #12]
 80061d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80061da:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2220      	movs	r2, #32
 80061e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2220      	movs	r2, #32
 80061ee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3708      	adds	r7, #8
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b088      	sub	sp, #32
 8006200:	af02      	add	r7, sp, #8
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	603b      	str	r3, [r7, #0]
 8006208:	4613      	mov	r3, r2
 800620a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800620c:	2300      	movs	r3, #0
 800620e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006216:	b2db      	uxtb	r3, r3
 8006218:	2b20      	cmp	r3, #32
 800621a:	f040 8082 	bne.w	8006322 <HAL_UART_Transmit+0x126>
  {
    if ((pData == NULL) || (Size == 0U))
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d002      	beq.n	800622a <HAL_UART_Transmit+0x2e>
 8006224:	88fb      	ldrh	r3, [r7, #6]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d101      	bne.n	800622e <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e07a      	b.n	8006324 <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006234:	2b01      	cmp	r3, #1
 8006236:	d101      	bne.n	800623c <HAL_UART_Transmit+0x40>
 8006238:	2302      	movs	r3, #2
 800623a:	e073      	b.n	8006324 <HAL_UART_Transmit+0x128>
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2200      	movs	r2, #0
 8006248:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2221      	movs	r2, #33	; 0x21
 800624e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006252:	f7fa ff5b 	bl	800110c <HAL_GetTick>
 8006256:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	88fa      	ldrh	r2, [r7, #6]
 800625c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	88fa      	ldrh	r2, [r7, #6]
 8006262:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006264:	e041      	b.n	80062ea <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800626a:	b29b      	uxth	r3, r3
 800626c:	3b01      	subs	r3, #1
 800626e:	b29a      	uxth	r2, r3
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800627c:	d121      	bne.n	80062c2 <HAL_UART_Transmit+0xc6>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	9300      	str	r3, [sp, #0]
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	2200      	movs	r2, #0
 8006286:	2180      	movs	r1, #128	; 0x80
 8006288:	68f8      	ldr	r0, [r7, #12]
 800628a:	f000 f84f 	bl	800632c <UART_WaitOnFlagUntilTimeout>
 800628e:	4603      	mov	r3, r0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d001      	beq.n	8006298 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8006294:	2303      	movs	r3, #3
 8006296:	e045      	b.n	8006324 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t *) pData;
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	8812      	ldrh	r2, [r2, #0]
 80062a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062a8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d103      	bne.n	80062ba <HAL_UART_Transmit+0xbe>
        {
          pData += 2U;
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	3302      	adds	r3, #2
 80062b6:	60bb      	str	r3, [r7, #8]
 80062b8:	e017      	b.n	80062ea <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData += 1U;
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	3301      	adds	r3, #1
 80062be:	60bb      	str	r3, [r7, #8]
 80062c0:	e013      	b.n	80062ea <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	9300      	str	r3, [sp, #0]
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	2200      	movs	r2, #0
 80062ca:	2180      	movs	r1, #128	; 0x80
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f000 f82d 	bl	800632c <UART_WaitOnFlagUntilTimeout>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d001      	beq.n	80062dc <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 80062d8:	2303      	movs	r3, #3
 80062da:	e023      	b.n	8006324 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	1c59      	adds	r1, r3, #1
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	781b      	ldrb	r3, [r3, #0]
 80062e8:	6053      	str	r3, [r2, #4]
    while (huart->TxXferCount > 0U)
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d1b8      	bne.n	8006266 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	9300      	str	r3, [sp, #0]
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	2200      	movs	r2, #0
 80062fc:	2140      	movs	r1, #64	; 0x40
 80062fe:	68f8      	ldr	r0, [r7, #12]
 8006300:	f000 f814 	bl	800632c <UART_WaitOnFlagUntilTimeout>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d001      	beq.n	800630e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800630a:	2303      	movs	r3, #3
 800630c:	e00a      	b.n	8006324 <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2220      	movs	r2, #32
 8006312:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800631e:	2300      	movs	r3, #0
 8006320:	e000      	b.n	8006324 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8006322:	2302      	movs	r3, #2
  }
}
 8006324:	4618      	mov	r0, r3
 8006326:	3718      	adds	r7, #24
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}

0800632c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	603b      	str	r3, [r7, #0]
 8006338:	4613      	mov	r3, r2
 800633a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800633c:	e02c      	b.n	8006398 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800633e:	69bb      	ldr	r3, [r7, #24]
 8006340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006344:	d028      	beq.n	8006398 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d007      	beq.n	800635c <UART_WaitOnFlagUntilTimeout+0x30>
 800634c:	f7fa fede 	bl	800110c <HAL_GetTick>
 8006350:	4602      	mov	r2, r0
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	1ad2      	subs	r2, r2, r3
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	429a      	cmp	r2, r3
 800635a:	d91d      	bls.n	8006398 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68fa      	ldr	r2, [r7, #12]
 8006362:	6812      	ldr	r2, [r2, #0]
 8006364:	68d2      	ldr	r2, [r2, #12]
 8006366:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800636a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	6812      	ldr	r2, [r2, #0]
 8006374:	6952      	ldr	r2, [r2, #20]
 8006376:	f022 0201 	bic.w	r2, r2, #1
 800637a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2220      	movs	r2, #32
 8006380:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2220      	movs	r2, #32
 8006388:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2200      	movs	r2, #0
 8006390:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006394:	2303      	movs	r3, #3
 8006396:	e00f      	b.n	80063b8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	401a      	ands	r2, r3
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	bf0c      	ite	eq
 80063a8:	2301      	moveq	r3, #1
 80063aa:	2300      	movne	r3, #0
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	461a      	mov	r2, r3
 80063b0:	79fb      	ldrb	r3, [r7, #7]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d0c3      	beq.n	800633e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80063b6:	2300      	movs	r3, #0
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3710      	adds	r7, #16
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063c2:	b085      	sub	sp, #20
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	6812      	ldr	r2, [r2, #0]
 80063d0:	6912      	ldr	r2, [r2, #16]
 80063d2:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80063d6:	687a      	ldr	r2, [r7, #4]
 80063d8:	68d2      	ldr	r2, [r2, #12]
 80063da:	430a      	orrs	r2, r1
 80063dc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	689a      	ldr	r2, [r3, #8]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	431a      	orrs	r2, r3
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	695b      	ldr	r3, [r3, #20]
 80063ec:	431a      	orrs	r2, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	69db      	ldr	r3, [r3, #28]
 80063f2:	4313      	orrs	r3, r2
 80063f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006404:	f023 030c 	bic.w	r3, r3, #12
 8006408:	68f9      	ldr	r1, [r7, #12]
 800640a:	430b      	orrs	r3, r1
 800640c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	687a      	ldr	r2, [r7, #4]
 8006414:	6812      	ldr	r2, [r2, #0]
 8006416:	6952      	ldr	r2, [r2, #20]
 8006418:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800641c:	687a      	ldr	r2, [r7, #4]
 800641e:	6992      	ldr	r2, [r2, #24]
 8006420:	430a      	orrs	r2, r1
 8006422:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	69db      	ldr	r3, [r3, #28]
 8006428:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800642c:	f040 80e4 	bne.w	80065f8 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4aab      	ldr	r2, [pc, #684]	; (80066e4 <UART_SetConfig+0x324>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d004      	beq.n	8006444 <UART_SetConfig+0x84>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4aaa      	ldr	r2, [pc, #680]	; (80066e8 <UART_SetConfig+0x328>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d16c      	bne.n	800651e <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681c      	ldr	r4, [r3, #0]
 8006448:	f7fc f9d4 	bl	80027f4 <HAL_RCC_GetPCLK2Freq>
 800644c:	4602      	mov	r2, r0
 800644e:	4613      	mov	r3, r2
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	4413      	add	r3, r2
 8006454:	009a      	lsls	r2, r3, #2
 8006456:	441a      	add	r2, r3
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	005b      	lsls	r3, r3, #1
 800645e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006462:	4aa2      	ldr	r2, [pc, #648]	; (80066ec <UART_SetConfig+0x32c>)
 8006464:	fba2 2303 	umull	r2, r3, r2, r3
 8006468:	095b      	lsrs	r3, r3, #5
 800646a:	011d      	lsls	r5, r3, #4
 800646c:	f7fc f9c2 	bl	80027f4 <HAL_RCC_GetPCLK2Freq>
 8006470:	4602      	mov	r2, r0
 8006472:	4613      	mov	r3, r2
 8006474:	009b      	lsls	r3, r3, #2
 8006476:	4413      	add	r3, r2
 8006478:	009a      	lsls	r2, r3, #2
 800647a:	441a      	add	r2, r3
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	005b      	lsls	r3, r3, #1
 8006482:	fbb2 f6f3 	udiv	r6, r2, r3
 8006486:	f7fc f9b5 	bl	80027f4 <HAL_RCC_GetPCLK2Freq>
 800648a:	4602      	mov	r2, r0
 800648c:	4613      	mov	r3, r2
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	4413      	add	r3, r2
 8006492:	009a      	lsls	r2, r3, #2
 8006494:	441a      	add	r2, r3
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	005b      	lsls	r3, r3, #1
 800649c:	fbb2 f3f3 	udiv	r3, r2, r3
 80064a0:	4a92      	ldr	r2, [pc, #584]	; (80066ec <UART_SetConfig+0x32c>)
 80064a2:	fba2 2303 	umull	r2, r3, r2, r3
 80064a6:	095b      	lsrs	r3, r3, #5
 80064a8:	2264      	movs	r2, #100	; 0x64
 80064aa:	fb02 f303 	mul.w	r3, r2, r3
 80064ae:	1af3      	subs	r3, r6, r3
 80064b0:	00db      	lsls	r3, r3, #3
 80064b2:	3332      	adds	r3, #50	; 0x32
 80064b4:	4a8d      	ldr	r2, [pc, #564]	; (80066ec <UART_SetConfig+0x32c>)
 80064b6:	fba2 2303 	umull	r2, r3, r2, r3
 80064ba:	095b      	lsrs	r3, r3, #5
 80064bc:	005b      	lsls	r3, r3, #1
 80064be:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80064c2:	441d      	add	r5, r3
 80064c4:	f7fc f996 	bl	80027f4 <HAL_RCC_GetPCLK2Freq>
 80064c8:	4602      	mov	r2, r0
 80064ca:	4613      	mov	r3, r2
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	4413      	add	r3, r2
 80064d0:	009a      	lsls	r2, r3, #2
 80064d2:	441a      	add	r2, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	005b      	lsls	r3, r3, #1
 80064da:	fbb2 f6f3 	udiv	r6, r2, r3
 80064de:	f7fc f989 	bl	80027f4 <HAL_RCC_GetPCLK2Freq>
 80064e2:	4602      	mov	r2, r0
 80064e4:	4613      	mov	r3, r2
 80064e6:	009b      	lsls	r3, r3, #2
 80064e8:	4413      	add	r3, r2
 80064ea:	009a      	lsls	r2, r3, #2
 80064ec:	441a      	add	r2, r3
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	005b      	lsls	r3, r3, #1
 80064f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f8:	4a7c      	ldr	r2, [pc, #496]	; (80066ec <UART_SetConfig+0x32c>)
 80064fa:	fba2 2303 	umull	r2, r3, r2, r3
 80064fe:	095b      	lsrs	r3, r3, #5
 8006500:	2264      	movs	r2, #100	; 0x64
 8006502:	fb02 f303 	mul.w	r3, r2, r3
 8006506:	1af3      	subs	r3, r6, r3
 8006508:	00db      	lsls	r3, r3, #3
 800650a:	3332      	adds	r3, #50	; 0x32
 800650c:	4a77      	ldr	r2, [pc, #476]	; (80066ec <UART_SetConfig+0x32c>)
 800650e:	fba2 2303 	umull	r2, r3, r2, r3
 8006512:	095b      	lsrs	r3, r3, #5
 8006514:	f003 0307 	and.w	r3, r3, #7
 8006518:	442b      	add	r3, r5
 800651a:	60a3      	str	r3, [r4, #8]
 800651c:	e154      	b.n	80067c8 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681c      	ldr	r4, [r3, #0]
 8006522:	f7fc f953 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 8006526:	4602      	mov	r2, r0
 8006528:	4613      	mov	r3, r2
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	4413      	add	r3, r2
 800652e:	009a      	lsls	r2, r3, #2
 8006530:	441a      	add	r2, r3
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	005b      	lsls	r3, r3, #1
 8006538:	fbb2 f3f3 	udiv	r3, r2, r3
 800653c:	4a6b      	ldr	r2, [pc, #428]	; (80066ec <UART_SetConfig+0x32c>)
 800653e:	fba2 2303 	umull	r2, r3, r2, r3
 8006542:	095b      	lsrs	r3, r3, #5
 8006544:	011d      	lsls	r5, r3, #4
 8006546:	f7fc f941 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 800654a:	4602      	mov	r2, r0
 800654c:	4613      	mov	r3, r2
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	4413      	add	r3, r2
 8006552:	009a      	lsls	r2, r3, #2
 8006554:	441a      	add	r2, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	005b      	lsls	r3, r3, #1
 800655c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006560:	f7fc f934 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 8006564:	4602      	mov	r2, r0
 8006566:	4613      	mov	r3, r2
 8006568:	009b      	lsls	r3, r3, #2
 800656a:	4413      	add	r3, r2
 800656c:	009a      	lsls	r2, r3, #2
 800656e:	441a      	add	r2, r3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	005b      	lsls	r3, r3, #1
 8006576:	fbb2 f3f3 	udiv	r3, r2, r3
 800657a:	4a5c      	ldr	r2, [pc, #368]	; (80066ec <UART_SetConfig+0x32c>)
 800657c:	fba2 2303 	umull	r2, r3, r2, r3
 8006580:	095b      	lsrs	r3, r3, #5
 8006582:	2264      	movs	r2, #100	; 0x64
 8006584:	fb02 f303 	mul.w	r3, r2, r3
 8006588:	1af3      	subs	r3, r6, r3
 800658a:	00db      	lsls	r3, r3, #3
 800658c:	3332      	adds	r3, #50	; 0x32
 800658e:	4a57      	ldr	r2, [pc, #348]	; (80066ec <UART_SetConfig+0x32c>)
 8006590:	fba2 2303 	umull	r2, r3, r2, r3
 8006594:	095b      	lsrs	r3, r3, #5
 8006596:	005b      	lsls	r3, r3, #1
 8006598:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800659c:	441d      	add	r5, r3
 800659e:	f7fc f915 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 80065a2:	4602      	mov	r2, r0
 80065a4:	4613      	mov	r3, r2
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	4413      	add	r3, r2
 80065aa:	009a      	lsls	r2, r3, #2
 80065ac:	441a      	add	r2, r3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	005b      	lsls	r3, r3, #1
 80065b4:	fbb2 f6f3 	udiv	r6, r2, r3
 80065b8:	f7fc f908 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 80065bc:	4602      	mov	r2, r0
 80065be:	4613      	mov	r3, r2
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	4413      	add	r3, r2
 80065c4:	009a      	lsls	r2, r3, #2
 80065c6:	441a      	add	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	005b      	lsls	r3, r3, #1
 80065ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80065d2:	4a46      	ldr	r2, [pc, #280]	; (80066ec <UART_SetConfig+0x32c>)
 80065d4:	fba2 2303 	umull	r2, r3, r2, r3
 80065d8:	095b      	lsrs	r3, r3, #5
 80065da:	2264      	movs	r2, #100	; 0x64
 80065dc:	fb02 f303 	mul.w	r3, r2, r3
 80065e0:	1af3      	subs	r3, r6, r3
 80065e2:	00db      	lsls	r3, r3, #3
 80065e4:	3332      	adds	r3, #50	; 0x32
 80065e6:	4a41      	ldr	r2, [pc, #260]	; (80066ec <UART_SetConfig+0x32c>)
 80065e8:	fba2 2303 	umull	r2, r3, r2, r3
 80065ec:	095b      	lsrs	r3, r3, #5
 80065ee:	f003 0307 	and.w	r3, r3, #7
 80065f2:	442b      	add	r3, r5
 80065f4:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80065f6:	e0e7      	b.n	80067c8 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a39      	ldr	r2, [pc, #228]	; (80066e4 <UART_SetConfig+0x324>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d004      	beq.n	800660c <UART_SetConfig+0x24c>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a38      	ldr	r2, [pc, #224]	; (80066e8 <UART_SetConfig+0x328>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d171      	bne.n	80066f0 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681c      	ldr	r4, [r3, #0]
 8006610:	f7fc f8f0 	bl	80027f4 <HAL_RCC_GetPCLK2Freq>
 8006614:	4602      	mov	r2, r0
 8006616:	4613      	mov	r3, r2
 8006618:	009b      	lsls	r3, r3, #2
 800661a:	4413      	add	r3, r2
 800661c:	009a      	lsls	r2, r3, #2
 800661e:	441a      	add	r2, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	fbb2 f3f3 	udiv	r3, r2, r3
 800662a:	4a30      	ldr	r2, [pc, #192]	; (80066ec <UART_SetConfig+0x32c>)
 800662c:	fba2 2303 	umull	r2, r3, r2, r3
 8006630:	095b      	lsrs	r3, r3, #5
 8006632:	011d      	lsls	r5, r3, #4
 8006634:	f7fc f8de 	bl	80027f4 <HAL_RCC_GetPCLK2Freq>
 8006638:	4602      	mov	r2, r0
 800663a:	4613      	mov	r3, r2
 800663c:	009b      	lsls	r3, r3, #2
 800663e:	4413      	add	r3, r2
 8006640:	009a      	lsls	r2, r3, #2
 8006642:	441a      	add	r2, r3
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	fbb2 f6f3 	udiv	r6, r2, r3
 800664e:	f7fc f8d1 	bl	80027f4 <HAL_RCC_GetPCLK2Freq>
 8006652:	4602      	mov	r2, r0
 8006654:	4613      	mov	r3, r2
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	4413      	add	r3, r2
 800665a:	009a      	lsls	r2, r3, #2
 800665c:	441a      	add	r2, r3
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	009b      	lsls	r3, r3, #2
 8006664:	fbb2 f3f3 	udiv	r3, r2, r3
 8006668:	4a20      	ldr	r2, [pc, #128]	; (80066ec <UART_SetConfig+0x32c>)
 800666a:	fba2 2303 	umull	r2, r3, r2, r3
 800666e:	095b      	lsrs	r3, r3, #5
 8006670:	2264      	movs	r2, #100	; 0x64
 8006672:	fb02 f303 	mul.w	r3, r2, r3
 8006676:	1af3      	subs	r3, r6, r3
 8006678:	011b      	lsls	r3, r3, #4
 800667a:	3332      	adds	r3, #50	; 0x32
 800667c:	4a1b      	ldr	r2, [pc, #108]	; (80066ec <UART_SetConfig+0x32c>)
 800667e:	fba2 2303 	umull	r2, r3, r2, r3
 8006682:	095b      	lsrs	r3, r3, #5
 8006684:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006688:	441d      	add	r5, r3
 800668a:	f7fc f8b3 	bl	80027f4 <HAL_RCC_GetPCLK2Freq>
 800668e:	4602      	mov	r2, r0
 8006690:	4613      	mov	r3, r2
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	4413      	add	r3, r2
 8006696:	009a      	lsls	r2, r3, #2
 8006698:	441a      	add	r2, r3
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80066a4:	f7fc f8a6 	bl	80027f4 <HAL_RCC_GetPCLK2Freq>
 80066a8:	4602      	mov	r2, r0
 80066aa:	4613      	mov	r3, r2
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	4413      	add	r3, r2
 80066b0:	009a      	lsls	r2, r3, #2
 80066b2:	441a      	add	r2, r3
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80066be:	4a0b      	ldr	r2, [pc, #44]	; (80066ec <UART_SetConfig+0x32c>)
 80066c0:	fba2 2303 	umull	r2, r3, r2, r3
 80066c4:	095b      	lsrs	r3, r3, #5
 80066c6:	2264      	movs	r2, #100	; 0x64
 80066c8:	fb02 f303 	mul.w	r3, r2, r3
 80066cc:	1af3      	subs	r3, r6, r3
 80066ce:	011b      	lsls	r3, r3, #4
 80066d0:	3332      	adds	r3, #50	; 0x32
 80066d2:	4a06      	ldr	r2, [pc, #24]	; (80066ec <UART_SetConfig+0x32c>)
 80066d4:	fba2 2303 	umull	r2, r3, r2, r3
 80066d8:	095b      	lsrs	r3, r3, #5
 80066da:	f003 030f 	and.w	r3, r3, #15
 80066de:	442b      	add	r3, r5
 80066e0:	60a3      	str	r3, [r4, #8]
 80066e2:	e071      	b.n	80067c8 <UART_SetConfig+0x408>
 80066e4:	40011000 	.word	0x40011000
 80066e8:	40011400 	.word	0x40011400
 80066ec:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681c      	ldr	r4, [r3, #0]
 80066f4:	f7fc f86a 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 80066f8:	4602      	mov	r2, r0
 80066fa:	4613      	mov	r3, r2
 80066fc:	009b      	lsls	r3, r3, #2
 80066fe:	4413      	add	r3, r2
 8006700:	009a      	lsls	r2, r3, #2
 8006702:	441a      	add	r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	fbb2 f3f3 	udiv	r3, r2, r3
 800670e:	4a30      	ldr	r2, [pc, #192]	; (80067d0 <UART_SetConfig+0x410>)
 8006710:	fba2 2303 	umull	r2, r3, r2, r3
 8006714:	095b      	lsrs	r3, r3, #5
 8006716:	011d      	lsls	r5, r3, #4
 8006718:	f7fc f858 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 800671c:	4602      	mov	r2, r0
 800671e:	4613      	mov	r3, r2
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	4413      	add	r3, r2
 8006724:	009a      	lsls	r2, r3, #2
 8006726:	441a      	add	r2, r3
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	fbb2 f6f3 	udiv	r6, r2, r3
 8006732:	f7fc f84b 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 8006736:	4602      	mov	r2, r0
 8006738:	4613      	mov	r3, r2
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	4413      	add	r3, r2
 800673e:	009a      	lsls	r2, r3, #2
 8006740:	441a      	add	r2, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	fbb2 f3f3 	udiv	r3, r2, r3
 800674c:	4a20      	ldr	r2, [pc, #128]	; (80067d0 <UART_SetConfig+0x410>)
 800674e:	fba2 2303 	umull	r2, r3, r2, r3
 8006752:	095b      	lsrs	r3, r3, #5
 8006754:	2264      	movs	r2, #100	; 0x64
 8006756:	fb02 f303 	mul.w	r3, r2, r3
 800675a:	1af3      	subs	r3, r6, r3
 800675c:	011b      	lsls	r3, r3, #4
 800675e:	3332      	adds	r3, #50	; 0x32
 8006760:	4a1b      	ldr	r2, [pc, #108]	; (80067d0 <UART_SetConfig+0x410>)
 8006762:	fba2 2303 	umull	r2, r3, r2, r3
 8006766:	095b      	lsrs	r3, r3, #5
 8006768:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800676c:	441d      	add	r5, r3
 800676e:	f7fc f82d 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 8006772:	4602      	mov	r2, r0
 8006774:	4613      	mov	r3, r2
 8006776:	009b      	lsls	r3, r3, #2
 8006778:	4413      	add	r3, r2
 800677a:	009a      	lsls	r2, r3, #2
 800677c:	441a      	add	r2, r3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	fbb2 f6f3 	udiv	r6, r2, r3
 8006788:	f7fc f820 	bl	80027cc <HAL_RCC_GetPCLK1Freq>
 800678c:	4602      	mov	r2, r0
 800678e:	4613      	mov	r3, r2
 8006790:	009b      	lsls	r3, r3, #2
 8006792:	4413      	add	r3, r2
 8006794:	009a      	lsls	r2, r3, #2
 8006796:	441a      	add	r2, r3
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	fbb2 f3f3 	udiv	r3, r2, r3
 80067a2:	4a0b      	ldr	r2, [pc, #44]	; (80067d0 <UART_SetConfig+0x410>)
 80067a4:	fba2 2303 	umull	r2, r3, r2, r3
 80067a8:	095b      	lsrs	r3, r3, #5
 80067aa:	2264      	movs	r2, #100	; 0x64
 80067ac:	fb02 f303 	mul.w	r3, r2, r3
 80067b0:	1af3      	subs	r3, r6, r3
 80067b2:	011b      	lsls	r3, r3, #4
 80067b4:	3332      	adds	r3, #50	; 0x32
 80067b6:	4a06      	ldr	r2, [pc, #24]	; (80067d0 <UART_SetConfig+0x410>)
 80067b8:	fba2 2303 	umull	r2, r3, r2, r3
 80067bc:	095b      	lsrs	r3, r3, #5
 80067be:	f003 030f 	and.w	r3, r3, #15
 80067c2:	442b      	add	r3, r5
 80067c4:	60a3      	str	r3, [r4, #8]
}
 80067c6:	e7ff      	b.n	80067c8 <UART_SetConfig+0x408>
 80067c8:	bf00      	nop
 80067ca:	3714      	adds	r7, #20
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067d0:	51eb851f 	.word	0x51eb851f

080067d4 <SDIO_Init>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80067d4:	b084      	sub	sp, #16
 80067d6:	b480      	push	{r7}
 80067d8:	b085      	sub	sp, #20
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
 80067de:	f107 001c 	add.w	r0, r7, #28
 80067e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0U;
 80067e6:	2300      	movs	r3, #0
 80067e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80067ea:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80067ec:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80067ee:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80067f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80067f2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80067f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80067f6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80067f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80067fa:	431a      	orrs	r2, r3
             Init.ClockDiv
 80067fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80067fe:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	4313      	orrs	r3, r2
 8006804:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800680e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006812:	68fa      	ldr	r2, [r7, #12]
 8006814:	431a      	orrs	r2, r3
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800681a:	2300      	movs	r3, #0
}
 800681c:	4618      	mov	r0, r3
 800681e:	3714      	adds	r7, #20
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	b004      	add	sp, #16
 8006828:	4770      	bx	lr

0800682a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800682a:	b480      	push	{r7}
 800682c:	b083      	sub	sp, #12
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006838:	4618      	mov	r0, r3
 800683a:	370c      	adds	r7, #12
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr

08006844 <SDIO_WriteFIFO>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8006844:	b480      	push	{r7}
 8006846:	b083      	sub	sp, #12
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006858:	2300      	movs	r3, #0
}
 800685a:	4618      	mov	r0, r3
 800685c:	370c      	adds	r7, #12
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr

08006866 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8006866:	b480      	push	{r7}
 8006868:	b083      	sub	sp, #12
 800686a:	af00      	add	r7, sp, #0
 800686c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2203      	movs	r2, #3
 8006872:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	370c      	adds	r7, #12
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr

08006882 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8006882:	b480      	push	{r7}
 8006884:	b083      	sub	sp, #12
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 0303 	and.w	r3, r3, #3
}
 8006892:	4618      	mov	r0, r3
 8006894:	370c      	adds	r7, #12
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr

0800689e <SDIO_SendCommand>:
  * @param  Command pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800689e:	b480      	push	{r7}
 80068a0:	b085      	sub	sp, #20
 80068a2:	af00      	add	r7, sp, #0
 80068a4:	6078      	str	r0, [r7, #4]
 80068a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80068a8:	2300      	movs	r3, #0
 80068aa:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80068bc:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80068c2:	431a      	orrs	r2, r3
                       Command->CPSM);
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80068c8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80068d8:	f023 030f 	bic.w	r3, r3, #15
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	431a      	orrs	r2, r3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3714      	adds	r7, #20
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr

080068f2 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b083      	sub	sp, #12
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	b2db      	uxtb	r3, r3
}
 8006900:	4618      	mov	r0, r3
 8006902:	370c      	adds	r7, #12
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr

0800690c <SDIO_GetResponse>:
  *            @arg SDIO_RESP1: Response Register 3
  *            @arg SDIO_RESP1: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 8006916:	2300      	movs	r3, #0
 8006918:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	3314      	adds	r3, #20
 800691e:	461a      	mov	r2, r3
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	4413      	add	r3, r2
 8006924:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
}  
 800692a:	4618      	mov	r0, r3
 800692c:	3714      	adds	r7, #20
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr

08006936 <SDIO_ConfigData>:
  * @param  Data  pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8006936:	b480      	push	{r7}
 8006938:	b085      	sub	sp, #20
 800693a:	af00      	add	r7, sp, #0
 800693c:	6078      	str	r0, [r7, #4]
 800693e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006940:	2300      	movs	r3, #0
 8006942:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	685a      	ldr	r2, [r3, #4]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800695c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8006962:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006968:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800696a:	68fa      	ldr	r2, [r7, #12]
 800696c:	4313      	orrs	r3, r2
 800696e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006974:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	431a      	orrs	r2, r3
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006980:	2300      	movs	r3, #0

}
 8006982:	4618      	mov	r0, r3
 8006984:	3714      	adds	r7, #20
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr

0800698e <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800698e:	b580      	push	{r7, lr}
 8006990:	b088      	sub	sp, #32
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]
 8006996:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006998:	2300      	movs	r3, #0
 800699a:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80069a0:	2310      	movs	r3, #16
 80069a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80069a4:	2340      	movs	r3, #64	; 0x40
 80069a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80069a8:	2300      	movs	r3, #0
 80069aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80069ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069b0:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80069b2:	f107 0308 	add.w	r3, r7, #8
 80069b6:	4619      	mov	r1, r3
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f7ff ff70 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80069be:	f241 3288 	movw	r2, #5000	; 0x1388
 80069c2:	2110      	movs	r1, #16
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 fa63 	bl	8006e90 <SDMMC_GetCmdResp1>
 80069ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80069cc:	69fb      	ldr	r3, [r7, #28]
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3720      	adds	r7, #32
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b088      	sub	sp, #32
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
 80069de:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80069e0:	2300      	movs	r3, #0
 80069e2:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80069e8:	2311      	movs	r3, #17
 80069ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80069ec:	2340      	movs	r3, #64	; 0x40
 80069ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80069f0:	2300      	movs	r3, #0
 80069f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80069f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069f8:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80069fa:	f107 0308 	add.w	r3, r7, #8
 80069fe:	4619      	mov	r1, r3
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	f7ff ff4c 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006a06:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a0a:	2111      	movs	r1, #17
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f000 fa3f 	bl	8006e90 <SDMMC_GetCmdResp1>
 8006a12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a14:	69fb      	ldr	r3, [r7, #28]
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3720      	adds	r7, #32
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}

08006a1e <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006a1e:	b580      	push	{r7, lr}
 8006a20:	b088      	sub	sp, #32
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
 8006a26:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006a30:	2312      	movs	r3, #18
 8006a32:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006a34:	2340      	movs	r3, #64	; 0x40
 8006a36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a40:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a42:	f107 0308 	add.w	r3, r7, #8
 8006a46:	4619      	mov	r1, r3
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f7ff ff28 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a52:	2112      	movs	r1, #18
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f000 fa1b 	bl	8006e90 <SDMMC_GetCmdResp1>
 8006a5a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006a5c:	69fb      	ldr	r3, [r7, #28]
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3720      	adds	r7, #32
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}

08006a66 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006a66:	b580      	push	{r7, lr}
 8006a68:	b088      	sub	sp, #32
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
 8006a6e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006a70:	2300      	movs	r3, #0
 8006a72:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006a78:	2318      	movs	r3, #24
 8006a7a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006a7c:	2340      	movs	r3, #64	; 0x40
 8006a7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a80:	2300      	movs	r3, #0
 8006a82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a88:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a8a:	f107 0308 	add.w	r3, r7, #8
 8006a8e:	4619      	mov	r1, r3
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f7ff ff04 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006a96:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a9a:	2118      	movs	r1, #24
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f000 f9f7 	bl	8006e90 <SDMMC_GetCmdResp1>
 8006aa2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006aa4:	69fb      	ldr	r3, [r7, #28]
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	3720      	adds	r7, #32
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd80      	pop	{r7, pc}

08006aae <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006aae:	b580      	push	{r7, lr}
 8006ab0:	b088      	sub	sp, #32
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	6078      	str	r0, [r7, #4]
 8006ab6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006ac0:	2319      	movs	r3, #25
 8006ac2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006ac4:	2340      	movs	r3, #64	; 0x40
 8006ac6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006acc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ad0:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006ad2:	f107 0308 	add.w	r3, r7, #8
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f7ff fee0 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006ade:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ae2:	2119      	movs	r1, #25
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 f9d3 	bl	8006e90 <SDMMC_GetCmdResp1>
 8006aea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006aec:	69fb      	ldr	r3, [r7, #28]
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3720      	adds	r7, #32
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
	...

08006af8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b088      	sub	sp, #32
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006b00:	2300      	movs	r3, #0
 8006b02:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006b04:	2300      	movs	r3, #0
 8006b06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006b08:	230c      	movs	r3, #12
 8006b0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b0c:	2340      	movs	r3, #64	; 0x40
 8006b0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b10:	2300      	movs	r3, #0
 8006b12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b18:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b1a:	f107 0308 	add.w	r3, r7, #8
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f7ff febc 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 8006b26:	4a05      	ldr	r2, [pc, #20]	; (8006b3c <SDMMC_CmdStopTransfer+0x44>)
 8006b28:	210c      	movs	r1, #12
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f000 f9b0 	bl	8006e90 <SDMMC_GetCmdResp1>
 8006b30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006b32:	69fb      	ldr	r3, [r7, #28]
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3720      	adds	r7, #32
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	05f5e100 	.word	0x05f5e100

08006b40 <SDMMC_CmdSelDesel>:
  * @param  SDIOx Pointer to SDIO register base 
  * @param  addr Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b08a      	sub	sp, #40	; 0x28
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006b54:	2307      	movs	r3, #7
 8006b56:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b58:	2340      	movs	r3, #64	; 0x40
 8006b5a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b64:	623b      	str	r3, [r7, #32]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b66:	f107 0310 	add.w	r3, r7, #16
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	68f8      	ldr	r0, [r7, #12]
 8006b6e:	f7ff fe96 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8006b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b76:	2107      	movs	r1, #7
 8006b78:	68f8      	ldr	r0, [r7, #12]
 8006b7a:	f000 f989 	bl	8006e90 <SDMMC_GetCmdResp1>
 8006b7e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3728      	adds	r7, #40	; 0x28
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}

08006b8a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8006b8a:	b580      	push	{r7, lr}
 8006b8c:	b088      	sub	sp, #32
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006b92:	2300      	movs	r3, #0
 8006b94:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = 0U;
 8006b96:	2300      	movs	r3, #0
 8006b98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006baa:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006bac:	f107 0308 	add.w	r3, r7, #8
 8006bb0:	4619      	mov	r1, r3
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f7ff fe73 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f000 f93f 	bl	8006e3c <SDMMC_GetCmdError>
 8006bbe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006bc0:	69fb      	ldr	r3, [r7, #28]
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3720      	adds	r7, #32
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8006bca:	b580      	push	{r7, lr}
 8006bcc:	b088      	sub	sp, #32
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	61fb      	str	r3, [r7, #28]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006bd6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006bda:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006bdc:	2308      	movs	r3, #8
 8006bde:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006be0:	2340      	movs	r3, #64	; 0x40
 8006be2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006be4:	2300      	movs	r3, #0
 8006be6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006be8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006bec:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006bee:	f107 0308 	add.w	r3, r7, #8
 8006bf2:	4619      	mov	r1, r3
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f7ff fe52 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 fb10 	bl	8007220 <SDMMC_GetCmdResp7>
 8006c00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c02:	69fb      	ldr	r3, [r7, #28]
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3720      	adds	r7, #32
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}

08006c0c <SDMMC_CmdAppCommand>:
  *         and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b088      	sub	sp, #32
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006c16:	2300      	movs	r3, #0
 8006c18:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006c1e:	2337      	movs	r3, #55	; 0x37
 8006c20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c22:	2340      	movs	r3, #64	; 0x40
 8006c24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c26:	2300      	movs	r3, #0
 8006c28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c2e:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c30:	f107 0308 	add.w	r3, r7, #8
 8006c34:	4619      	mov	r1, r3
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f7ff fe31 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006c3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c40:	2137      	movs	r1, #55	; 0x37
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 f924 	bl	8006e90 <SDMMC_GetCmdResp1>
 8006c48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c4a:	69fb      	ldr	r3, [r7, #28]
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	3720      	adds	r7, #32
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}

08006c54 <SDMMC_CmdAppOperCommand>:
  *         condition register (OCR)
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b088      	sub	sp, #32
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006c68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006c6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006c6e:	2329      	movs	r3, #41	; 0x29
 8006c70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006c72:	2340      	movs	r3, #64	; 0x40
 8006c74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006c76:	2300      	movs	r3, #0
 8006c78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006c7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c7e:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006c80:	f107 0308 	add.w	r3, r7, #8
 8006c84:	4619      	mov	r1, r3
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f7ff fe09 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 fa25 	bl	80070dc <SDMMC_GetCmdResp3>
 8006c92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c94:	69fb      	ldr	r3, [r7, #28]
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3720      	adds	r7, #32
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}

08006c9e <SDMMC_CmdBusWidth>:
  * @brief  Send the Bus Width command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8006c9e:	b580      	push	{r7, lr}
 8006ca0:	b088      	sub	sp, #32
 8006ca2:	af00      	add	r7, sp, #0
 8006ca4:	6078      	str	r0, [r7, #4]
 8006ca6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006cb0:	2306      	movs	r3, #6
 8006cb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006cb4:	2340      	movs	r3, #64	; 0x40
 8006cb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006cbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cc0:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006cc2:	f107 0308 	add.w	r3, r7, #8
 8006cc6:	4619      	mov	r1, r3
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f7ff fde8 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8006cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cd2:	2106      	movs	r1, #6
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f000 f8db 	bl	8006e90 <SDMMC_GetCmdResp1>
 8006cda:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006cdc:	69fb      	ldr	r3, [r7, #28]
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3720      	adds	r7, #32
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}

08006ce6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8006ce6:	b580      	push	{r7, lr}
 8006ce8:	b088      	sub	sp, #32
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006cf6:	2333      	movs	r3, #51	; 0x33
 8006cf8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006cfa:	2340      	movs	r3, #64	; 0x40
 8006cfc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d06:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d08:	f107 0308 	add.w	r3, r7, #8
 8006d0c:	4619      	mov	r1, r3
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f7ff fdc5 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d18:	2133      	movs	r1, #51	; 0x33
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f000 f8b8 	bl	8006e90 <SDMMC_GetCmdResp1>
 8006d20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d22:	69fb      	ldr	r3, [r7, #28]
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3720      	adds	r7, #32
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b088      	sub	sp, #32
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006d34:	2300      	movs	r3, #0
 8006d36:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006d3c:	2302      	movs	r3, #2
 8006d3e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006d40:	23c0      	movs	r3, #192	; 0xc0
 8006d42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d44:	2300      	movs	r3, #0
 8006d46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d4c:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d4e:	f107 0308 	add.w	r3, r7, #8
 8006d52:	4619      	mov	r1, r3
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f7ff fda2 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f000 f97e 	bl	800705c <SDMMC_GetCmdResp2>
 8006d60:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006d62:	69fb      	ldr	r3, [r7, #28]
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3720      	adds	r7, #32
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}

08006d6c <SDMMC_CmdSendCSD>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b088      	sub	sp, #32
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006d76:	2300      	movs	r3, #0
 8006d78:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006d7e:	2309      	movs	r3, #9
 8006d80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006d82:	23c0      	movs	r3, #192	; 0xc0
 8006d84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006d86:	2300      	movs	r3, #0
 8006d88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006d8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d8e:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006d90:	f107 0308 	add.w	r3, r7, #8
 8006d94:	4619      	mov	r1, r3
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f7ff fd81 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f000 f95d 	bl	800705c <SDMMC_GetCmdResp2>
 8006da2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006da4:	69fb      	ldr	r3, [r7, #28]
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3720      	adds	r7, #32
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}

08006dae <SDMMC_CmdSetRelAdd>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8006dae:	b580      	push	{r7, lr}
 8006db0:	b088      	sub	sp, #32
 8006db2:	af00      	add	r7, sp, #0
 8006db4:	6078      	str	r0, [r7, #4]
 8006db6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006db8:	2300      	movs	r3, #0
 8006dba:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006dc4:	2340      	movs	r3, #64	; 0x40
 8006dc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006dcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dd0:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006dd2:	f107 0308 	add.w	r3, r7, #8
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f7ff fd60 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006dde:	683a      	ldr	r2, [r7, #0]
 8006de0:	2103      	movs	r1, #3
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 f9ae 	bl	8007144 <SDMMC_GetCmdResp6>
 8006de8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006dea:	69fb      	ldr	r3, [r7, #28]
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3720      	adds	r7, #32
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}

08006df4 <SDMMC_CmdSendStatus>:
  * @brief  Send the Status command and check the response.
  * @param  SDIOx Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b088      	sub	sp, #32
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006e06:	230d      	movs	r3, #13
 8006e08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006e0a:	2340      	movs	r3, #64	; 0x40
 8006e0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006e12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e16:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006e18:	f107 0308 	add.w	r3, r7, #8
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f7ff fd3d 	bl	800689e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8006e24:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e28:	210d      	movs	r1, #13
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f000 f830 	bl	8006e90 <SDMMC_GetCmdResp1>
 8006e30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e32:	69fb      	ldr	r3, [r7, #28]
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3720      	adds	r7, #32
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8006e3c:	b490      	push	{r4, r7}
 8006e3e:	b082      	sub	sp, #8
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006e44:	4b10      	ldr	r3, [pc, #64]	; (8006e88 <SDMMC_GetCmdError+0x4c>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a10      	ldr	r2, [pc, #64]	; (8006e8c <SDMMC_GetCmdError+0x50>)
 8006e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e4e:	0a5b      	lsrs	r3, r3, #9
 8006e50:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e54:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006e58:	4623      	mov	r3, r4
 8006e5a:	1e5c      	subs	r4, r3, #1
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d102      	bne.n	8006e66 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006e60:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006e64:	e00a      	b.n	8006e7c <SDMMC_GetCmdError+0x40>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d0f2      	beq.n	8006e58 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006e78:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8006e7a:	2300      	movs	r3, #0
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3708      	adds	r7, #8
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bc90      	pop	{r4, r7}
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	2000001c 	.word	0x2000001c
 8006e8c:	10624dd3 	.word	0x10624dd3

08006e90 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006e90:	b590      	push	{r4, r7, lr}
 8006e92:	b087      	sub	sp, #28
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	460b      	mov	r3, r1
 8006e9a:	607a      	str	r2, [r7, #4]
 8006e9c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006e9e:	4b6c      	ldr	r3, [pc, #432]	; (8007050 <SDMMC_GetCmdResp1+0x1c0>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a6c      	ldr	r2, [pc, #432]	; (8007054 <SDMMC_GetCmdResp1+0x1c4>)
 8006ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ea8:	0a5b      	lsrs	r3, r3, #9
 8006eaa:	687a      	ldr	r2, [r7, #4]
 8006eac:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006eb0:	4623      	mov	r3, r4
 8006eb2:	1e5c      	subs	r4, r3, #1
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d102      	bne.n	8006ebe <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006eb8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006ebc:	e0c3      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ec2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d0f2      	beq.n	8006eb0 <SDMMC_GetCmdResp1+0x20>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ece:	f003 0304 	and.w	r3, r3, #4
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d004      	beq.n	8006ee0 <SDMMC_GetCmdResp1+0x50>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2204      	movs	r2, #4
 8006eda:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006edc:	2304      	movs	r3, #4
 8006ede:	e0b2      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ee4:	f003 0301 	and.w	r3, r3, #1
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d004      	beq.n	8006ef6 <SDMMC_GetCmdResp1+0x66>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e0a7      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f7ff fcfb 	bl	80068f2 <SDIO_GetCommandResponse>
 8006efc:	4603      	mov	r3, r0
 8006efe:	461a      	mov	r2, r3
 8006f00:	7afb      	ldrb	r3, [r7, #11]
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d001      	beq.n	8006f0a <SDMMC_GetCmdResp1+0x7a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e09d      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006f10:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006f12:	2100      	movs	r1, #0
 8006f14:	68f8      	ldr	r0, [r7, #12]
 8006f16:	f7ff fcf9 	bl	800690c <SDIO_GetResponse>
 8006f1a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006f1c:	697a      	ldr	r2, [r7, #20]
 8006f1e:	4b4e      	ldr	r3, [pc, #312]	; (8007058 <SDMMC_GetCmdResp1+0x1c8>)
 8006f20:	4013      	ands	r3, r2
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d101      	bne.n	8006f2a <SDMMC_GetCmdResp1+0x9a>
  {
    return SDMMC_ERROR_NONE;
 8006f26:	2300      	movs	r3, #0
 8006f28:	e08d      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	da02      	bge.n	8006f36 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006f30:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006f34:	e087      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d001      	beq.n	8006f44 <SDMMC_GetCmdResp1+0xb4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006f40:	2340      	movs	r3, #64	; 0x40
 8006f42:	e080      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d001      	beq.n	8006f52 <SDMMC_GetCmdResp1+0xc2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006f4e:	2380      	movs	r3, #128	; 0x80
 8006f50:	e079      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d002      	beq.n	8006f62 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006f5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f60:	e071      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d002      	beq.n	8006f72 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006f6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f70:	e069      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d002      	beq.n	8006f82 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006f7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f80:	e061      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d002      	beq.n	8006f92 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006f8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006f90:	e059      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d002      	beq.n	8006fa2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006f9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006fa0:	e051      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d002      	beq.n	8006fb2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006fac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006fb0:	e049      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d002      	beq.n	8006fc2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006fbc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006fc0:	e041      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d002      	beq.n	8006fd2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CC_ERR;
 8006fcc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fd0:	e039      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d002      	beq.n	8006fe2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006fdc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006fe0:	e031      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d002      	beq.n	8006ff2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006fec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006ff0:	e029      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d002      	beq.n	8007002 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006ffc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007000:	e021      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007008:	2b00      	cmp	r3, #0
 800700a:	d002      	beq.n	8007012 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800700c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007010:	e019      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007018:	2b00      	cmp	r3, #0
 800701a:	d002      	beq.n	8007022 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800701c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007020:	e011      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007028:	2b00      	cmp	r3, #0
 800702a:	d002      	beq.n	8007032 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800702c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007030:	e009      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	f003 0308 	and.w	r3, r3, #8
 8007038:	2b00      	cmp	r3, #0
 800703a:	d002      	beq.n	8007042 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800703c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007040:	e001      	b.n	8007046 <SDMMC_GetCmdResp1+0x1b6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007042:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007046:	4618      	mov	r0, r3
 8007048:	371c      	adds	r7, #28
 800704a:	46bd      	mov	sp, r7
 800704c:	bd90      	pop	{r4, r7, pc}
 800704e:	bf00      	nop
 8007050:	2000001c 	.word	0x2000001c
 8007054:	10624dd3 	.word	0x10624dd3
 8007058:	fdffe008 	.word	0xfdffe008

0800705c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800705c:	b490      	push	{r4, r7}
 800705e:	b082      	sub	sp, #8
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007064:	4b1b      	ldr	r3, [pc, #108]	; (80070d4 <SDMMC_GetCmdResp2+0x78>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a1b      	ldr	r2, [pc, #108]	; (80070d8 <SDMMC_GetCmdResp2+0x7c>)
 800706a:	fba2 2303 	umull	r2, r3, r2, r3
 800706e:	0a5b      	lsrs	r3, r3, #9
 8007070:	f241 3288 	movw	r2, #5000	; 0x1388
 8007074:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007078:	4623      	mov	r3, r4
 800707a:	1e5c      	subs	r4, r3, #1
 800707c:	2b00      	cmp	r3, #0
 800707e:	d102      	bne.n	8007086 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007080:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007084:	e020      	b.n	80070c8 <SDMMC_GetCmdResp2+0x6c>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800708a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800708e:	2b00      	cmp	r3, #0
 8007090:	d0f2      	beq.n	8007078 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007096:	f003 0304 	and.w	r3, r3, #4
 800709a:	2b00      	cmp	r3, #0
 800709c:	d004      	beq.n	80070a8 <SDMMC_GetCmdResp2+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2204      	movs	r2, #4
 80070a2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80070a4:	2304      	movs	r3, #4
 80070a6:	e00f      	b.n	80070c8 <SDMMC_GetCmdResp2+0x6c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070ac:	f003 0301 	and.w	r3, r3, #1
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d004      	beq.n	80070be <SDMMC_GetCmdResp2+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2201      	movs	r2, #1
 80070b8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e004      	b.n	80070c8 <SDMMC_GetCmdResp2+0x6c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80070c4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80070c6:	2300      	movs	r3, #0
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3708      	adds	r7, #8
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bc90      	pop	{r4, r7}
 80070d0:	4770      	bx	lr
 80070d2:	bf00      	nop
 80070d4:	2000001c 	.word	0x2000001c
 80070d8:	10624dd3 	.word	0x10624dd3

080070dc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80070dc:	b490      	push	{r4, r7}
 80070de:	b082      	sub	sp, #8
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80070e4:	4b15      	ldr	r3, [pc, #84]	; (800713c <SDMMC_GetCmdResp3+0x60>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a15      	ldr	r2, [pc, #84]	; (8007140 <SDMMC_GetCmdResp3+0x64>)
 80070ea:	fba2 2303 	umull	r2, r3, r2, r3
 80070ee:	0a5b      	lsrs	r3, r3, #9
 80070f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80070f4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80070f8:	4623      	mov	r3, r4
 80070fa:	1e5c      	subs	r4, r3, #1
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d102      	bne.n	8007106 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007100:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007104:	e015      	b.n	8007132 <SDMMC_GetCmdResp3+0x56>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800710a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800710e:	2b00      	cmp	r3, #0
 8007110:	d0f2      	beq.n	80070f8 <SDMMC_GetCmdResp3+0x1c>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007116:	f003 0304 	and.w	r3, r3, #4
 800711a:	2b00      	cmp	r3, #0
 800711c:	d004      	beq.n	8007128 <SDMMC_GetCmdResp3+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2204      	movs	r2, #4
 8007122:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007124:	2304      	movs	r3, #4
 8007126:	e004      	b.n	8007132 <SDMMC_GetCmdResp3+0x56>
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800712e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	3708      	adds	r7, #8
 8007136:	46bd      	mov	sp, r7
 8007138:	bc90      	pop	{r4, r7}
 800713a:	4770      	bx	lr
 800713c:	2000001c 	.word	0x2000001c
 8007140:	10624dd3 	.word	0x10624dd3

08007144 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007144:	b590      	push	{r4, r7, lr}
 8007146:	b087      	sub	sp, #28
 8007148:	af00      	add	r7, sp, #0
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	460b      	mov	r3, r1
 800714e:	607a      	str	r2, [r7, #4]
 8007150:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007152:	4b31      	ldr	r3, [pc, #196]	; (8007218 <SDMMC_GetCmdResp6+0xd4>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a31      	ldr	r2, [pc, #196]	; (800721c <SDMMC_GetCmdResp6+0xd8>)
 8007158:	fba2 2303 	umull	r2, r3, r2, r3
 800715c:	0a5b      	lsrs	r3, r3, #9
 800715e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007162:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007166:	4623      	mov	r3, r4
 8007168:	1e5c      	subs	r4, r3, #1
 800716a:	2b00      	cmp	r3, #0
 800716c:	d102      	bne.n	8007174 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800716e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007172:	e04c      	b.n	800720e <SDMMC_GetCmdResp6+0xca>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007178:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800717c:	2b00      	cmp	r3, #0
 800717e:	d0f2      	beq.n	8007166 <SDMMC_GetCmdResp6+0x22>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007184:	f003 0304 	and.w	r3, r3, #4
 8007188:	2b00      	cmp	r3, #0
 800718a:	d004      	beq.n	8007196 <SDMMC_GetCmdResp6+0x52>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2204      	movs	r2, #4
 8007190:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007192:	2304      	movs	r3, #4
 8007194:	e03b      	b.n	800720e <SDMMC_GetCmdResp6+0xca>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800719a:	f003 0301 	and.w	r3, r3, #1
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d004      	beq.n	80071ac <SDMMC_GetCmdResp6+0x68>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2201      	movs	r2, #1
 80071a6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e030      	b.n	800720e <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80071ac:	68f8      	ldr	r0, [r7, #12]
 80071ae:	f7ff fba0 	bl	80068f2 <SDIO_GetCommandResponse>
 80071b2:	4603      	mov	r3, r0
 80071b4:	461a      	mov	r2, r3
 80071b6:	7afb      	ldrb	r3, [r7, #11]
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d001      	beq.n	80071c0 <SDMMC_GetCmdResp6+0x7c>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80071bc:	2301      	movs	r3, #1
 80071be:	e026      	b.n	800720e <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80071c6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80071c8:	2100      	movs	r1, #0
 80071ca:	68f8      	ldr	r0, [r7, #12]
 80071cc:	f7ff fb9e 	bl	800690c <SDIO_GetResponse>
 80071d0:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d106      	bne.n	80071ea <SDMMC_GetCmdResp6+0xa6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	0c1b      	lsrs	r3, r3, #16
 80071e0:	b29a      	uxth	r2, r3
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80071e6:	2300      	movs	r3, #0
 80071e8:	e011      	b.n	800720e <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d002      	beq.n	80071fa <SDMMC_GetCmdResp6+0xb6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80071f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80071f8:	e009      	b.n	800720e <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007200:	2b00      	cmp	r3, #0
 8007202:	d002      	beq.n	800720a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007204:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007208:	e001      	b.n	800720e <SDMMC_GetCmdResp6+0xca>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800720a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800720e:	4618      	mov	r0, r3
 8007210:	371c      	adds	r7, #28
 8007212:	46bd      	mov	sp, r7
 8007214:	bd90      	pop	{r4, r7, pc}
 8007216:	bf00      	nop
 8007218:	2000001c 	.word	0x2000001c
 800721c:	10624dd3 	.word	0x10624dd3

08007220 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007220:	b490      	push	{r4, r7}
 8007222:	b082      	sub	sp, #8
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007228:	4b18      	ldr	r3, [pc, #96]	; (800728c <SDMMC_GetCmdResp7+0x6c>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a18      	ldr	r2, [pc, #96]	; (8007290 <SDMMC_GetCmdResp7+0x70>)
 800722e:	fba2 2303 	umull	r2, r3, r2, r3
 8007232:	0a5b      	lsrs	r3, r3, #9
 8007234:	f241 3288 	movw	r2, #5000	; 0x1388
 8007238:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800723c:	4623      	mov	r3, r4
 800723e:	1e5c      	subs	r4, r3, #1
 8007240:	2b00      	cmp	r3, #0
 8007242:	d102      	bne.n	800724a <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007244:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007248:	e01a      	b.n	8007280 <SDMMC_GetCmdResp7+0x60>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800724e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8007252:	2b00      	cmp	r3, #0
 8007254:	d0f2      	beq.n	800723c <SDMMC_GetCmdResp7+0x1c>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800725a:	f003 0304 	and.w	r3, r3, #4
 800725e:	2b00      	cmp	r3, #0
 8007260:	d004      	beq.n	800726c <SDMMC_GetCmdResp7+0x4c>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2240      	movs	r2, #64	; 0x40
 8007266:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007268:	2304      	movs	r3, #4
 800726a:	e009      	b.n	8007280 <SDMMC_GetCmdResp7+0x60>
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007270:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007274:	2b00      	cmp	r3, #0
 8007276:	d002      	beq.n	800727e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2240      	movs	r2, #64	; 0x40
 800727c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800727e:	2300      	movs	r3, #0
  
}
 8007280:	4618      	mov	r0, r3
 8007282:	3708      	adds	r7, #8
 8007284:	46bd      	mov	sp, r7
 8007286:	bc90      	pop	{r4, r7}
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	2000001c 	.word	0x2000001c
 8007290:	10624dd3 	.word	0x10624dd3

08007294 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b084      	sub	sp, #16
 8007298:	af00      	add	r7, sp, #0
 800729a:	4603      	mov	r3, r0
 800729c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800729e:	79fb      	ldrb	r3, [r7, #7]
 80072a0:	4a08      	ldr	r2, [pc, #32]	; (80072c4 <disk_status+0x30>)
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	4413      	add	r3, r2
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	79fa      	ldrb	r2, [r7, #7]
 80072ac:	4905      	ldr	r1, [pc, #20]	; (80072c4 <disk_status+0x30>)
 80072ae:	440a      	add	r2, r1
 80072b0:	7a12      	ldrb	r2, [r2, #8]
 80072b2:	4610      	mov	r0, r2
 80072b4:	4798      	blx	r3
 80072b6:	4603      	mov	r3, r0
 80072b8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80072ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3710      	adds	r7, #16
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}
 80072c4:	2000023c 	.word	0x2000023c

080072c8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b084      	sub	sp, #16
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	4603      	mov	r3, r0
 80072d0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80072d2:	2300      	movs	r3, #0
 80072d4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80072d6:	79fb      	ldrb	r3, [r7, #7]
 80072d8:	4a0d      	ldr	r2, [pc, #52]	; (8007310 <disk_initialize+0x48>)
 80072da:	5cd3      	ldrb	r3, [r2, r3]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d111      	bne.n	8007304 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80072e0:	79fb      	ldrb	r3, [r7, #7]
 80072e2:	4a0b      	ldr	r2, [pc, #44]	; (8007310 <disk_initialize+0x48>)
 80072e4:	2101      	movs	r1, #1
 80072e6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80072e8:	79fb      	ldrb	r3, [r7, #7]
 80072ea:	4a09      	ldr	r2, [pc, #36]	; (8007310 <disk_initialize+0x48>)
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	4413      	add	r3, r2
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	79fa      	ldrb	r2, [r7, #7]
 80072f6:	4906      	ldr	r1, [pc, #24]	; (8007310 <disk_initialize+0x48>)
 80072f8:	440a      	add	r2, r1
 80072fa:	7a12      	ldrb	r2, [r2, #8]
 80072fc:	4610      	mov	r0, r2
 80072fe:	4798      	blx	r3
 8007300:	4603      	mov	r3, r0
 8007302:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007304:	7bfb      	ldrb	r3, [r7, #15]
}
 8007306:	4618      	mov	r0, r3
 8007308:	3710      	adds	r7, #16
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	2000023c 	.word	0x2000023c

08007314 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007314:	b590      	push	{r4, r7, lr}
 8007316:	b087      	sub	sp, #28
 8007318:	af00      	add	r7, sp, #0
 800731a:	60b9      	str	r1, [r7, #8]
 800731c:	607a      	str	r2, [r7, #4]
 800731e:	603b      	str	r3, [r7, #0]
 8007320:	4603      	mov	r3, r0
 8007322:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007324:	7bfb      	ldrb	r3, [r7, #15]
 8007326:	4a0a      	ldr	r2, [pc, #40]	; (8007350 <disk_read+0x3c>)
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	4413      	add	r3, r2
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	689c      	ldr	r4, [r3, #8]
 8007330:	7bfb      	ldrb	r3, [r7, #15]
 8007332:	4a07      	ldr	r2, [pc, #28]	; (8007350 <disk_read+0x3c>)
 8007334:	4413      	add	r3, r2
 8007336:	7a18      	ldrb	r0, [r3, #8]
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	687a      	ldr	r2, [r7, #4]
 800733c:	68b9      	ldr	r1, [r7, #8]
 800733e:	47a0      	blx	r4
 8007340:	4603      	mov	r3, r0
 8007342:	75fb      	strb	r3, [r7, #23]
  return res;
 8007344:	7dfb      	ldrb	r3, [r7, #23]
}
 8007346:	4618      	mov	r0, r3
 8007348:	371c      	adds	r7, #28
 800734a:	46bd      	mov	sp, r7
 800734c:	bd90      	pop	{r4, r7, pc}
 800734e:	bf00      	nop
 8007350:	2000023c 	.word	0x2000023c

08007354 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007354:	b590      	push	{r4, r7, lr}
 8007356:	b087      	sub	sp, #28
 8007358:	af00      	add	r7, sp, #0
 800735a:	60b9      	str	r1, [r7, #8]
 800735c:	607a      	str	r2, [r7, #4]
 800735e:	603b      	str	r3, [r7, #0]
 8007360:	4603      	mov	r3, r0
 8007362:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007364:	7bfb      	ldrb	r3, [r7, #15]
 8007366:	4a0a      	ldr	r2, [pc, #40]	; (8007390 <disk_write+0x3c>)
 8007368:	009b      	lsls	r3, r3, #2
 800736a:	4413      	add	r3, r2
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	68dc      	ldr	r4, [r3, #12]
 8007370:	7bfb      	ldrb	r3, [r7, #15]
 8007372:	4a07      	ldr	r2, [pc, #28]	; (8007390 <disk_write+0x3c>)
 8007374:	4413      	add	r3, r2
 8007376:	7a18      	ldrb	r0, [r3, #8]
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	687a      	ldr	r2, [r7, #4]
 800737c:	68b9      	ldr	r1, [r7, #8]
 800737e:	47a0      	blx	r4
 8007380:	4603      	mov	r3, r0
 8007382:	75fb      	strb	r3, [r7, #23]
  return res;
 8007384:	7dfb      	ldrb	r3, [r7, #23]
}
 8007386:	4618      	mov	r0, r3
 8007388:	371c      	adds	r7, #28
 800738a:	46bd      	mov	sp, r7
 800738c:	bd90      	pop	{r4, r7, pc}
 800738e:	bf00      	nop
 8007390:	2000023c 	.word	0x2000023c

08007394 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b084      	sub	sp, #16
 8007398:	af00      	add	r7, sp, #0
 800739a:	4603      	mov	r3, r0
 800739c:	603a      	str	r2, [r7, #0]
 800739e:	71fb      	strb	r3, [r7, #7]
 80073a0:	460b      	mov	r3, r1
 80073a2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80073a4:	79fb      	ldrb	r3, [r7, #7]
 80073a6:	4a09      	ldr	r2, [pc, #36]	; (80073cc <disk_ioctl+0x38>)
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	691b      	ldr	r3, [r3, #16]
 80073b0:	79fa      	ldrb	r2, [r7, #7]
 80073b2:	4906      	ldr	r1, [pc, #24]	; (80073cc <disk_ioctl+0x38>)
 80073b4:	440a      	add	r2, r1
 80073b6:	7a10      	ldrb	r0, [r2, #8]
 80073b8:	79b9      	ldrb	r1, [r7, #6]
 80073ba:	683a      	ldr	r2, [r7, #0]
 80073bc:	4798      	blx	r3
 80073be:	4603      	mov	r3, r0
 80073c0:	73fb      	strb	r3, [r7, #15]
  return res;
 80073c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3710      	adds	r7, #16
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}
 80073cc:	2000023c 	.word	0x2000023c

080073d0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80073d0:	b480      	push	{r7}
 80073d2:	b085      	sub	sp, #20
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	3301      	adds	r3, #1
 80073dc:	781b      	ldrb	r3, [r3, #0]
 80073de:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80073e0:	89fb      	ldrh	r3, [r7, #14]
 80073e2:	021b      	lsls	r3, r3, #8
 80073e4:	b21a      	sxth	r2, r3
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	b21b      	sxth	r3, r3
 80073ec:	4313      	orrs	r3, r2
 80073ee:	b21b      	sxth	r3, r3
 80073f0:	81fb      	strh	r3, [r7, #14]
	return rv;
 80073f2:	89fb      	ldrh	r3, [r7, #14]
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3714      	adds	r7, #20
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007400:	b480      	push	{r7}
 8007402:	b085      	sub	sp, #20
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	3303      	adds	r3, #3
 800740c:	781b      	ldrb	r3, [r3, #0]
 800740e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	021b      	lsls	r3, r3, #8
 8007414:	687a      	ldr	r2, [r7, #4]
 8007416:	3202      	adds	r2, #2
 8007418:	7812      	ldrb	r2, [r2, #0]
 800741a:	4313      	orrs	r3, r2
 800741c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	021b      	lsls	r3, r3, #8
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	3201      	adds	r2, #1
 8007426:	7812      	ldrb	r2, [r2, #0]
 8007428:	4313      	orrs	r3, r2
 800742a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	021b      	lsls	r3, r3, #8
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	7812      	ldrb	r2, [r2, #0]
 8007434:	4313      	orrs	r3, r2
 8007436:	60fb      	str	r3, [r7, #12]
	return rv;
 8007438:	68fb      	ldr	r3, [r7, #12]
}
 800743a:	4618      	mov	r0, r3
 800743c:	3714      	adds	r7, #20
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007446:	b480      	push	{r7}
 8007448:	b083      	sub	sp, #12
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
 800744e:	460b      	mov	r3, r1
 8007450:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	1c5a      	adds	r2, r3, #1
 8007456:	607a      	str	r2, [r7, #4]
 8007458:	887a      	ldrh	r2, [r7, #2]
 800745a:	b2d2      	uxtb	r2, r2
 800745c:	701a      	strb	r2, [r3, #0]
 800745e:	887b      	ldrh	r3, [r7, #2]
 8007460:	0a1b      	lsrs	r3, r3, #8
 8007462:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	1c5a      	adds	r2, r3, #1
 8007468:	607a      	str	r2, [r7, #4]
 800746a:	887a      	ldrh	r2, [r7, #2]
 800746c:	b2d2      	uxtb	r2, r2
 800746e:	701a      	strb	r2, [r3, #0]
}
 8007470:	bf00      	nop
 8007472:	370c      	adds	r7, #12
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr

0800747c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800747c:	b480      	push	{r7}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	1c5a      	adds	r2, r3, #1
 800748a:	607a      	str	r2, [r7, #4]
 800748c:	683a      	ldr	r2, [r7, #0]
 800748e:	b2d2      	uxtb	r2, r2
 8007490:	701a      	strb	r2, [r3, #0]
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	0a1b      	lsrs	r3, r3, #8
 8007496:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	1c5a      	adds	r2, r3, #1
 800749c:	607a      	str	r2, [r7, #4]
 800749e:	683a      	ldr	r2, [r7, #0]
 80074a0:	b2d2      	uxtb	r2, r2
 80074a2:	701a      	strb	r2, [r3, #0]
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	0a1b      	lsrs	r3, r3, #8
 80074a8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	1c5a      	adds	r2, r3, #1
 80074ae:	607a      	str	r2, [r7, #4]
 80074b0:	683a      	ldr	r2, [r7, #0]
 80074b2:	b2d2      	uxtb	r2, r2
 80074b4:	701a      	strb	r2, [r3, #0]
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	0a1b      	lsrs	r3, r3, #8
 80074ba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	1c5a      	adds	r2, r3, #1
 80074c0:	607a      	str	r2, [r7, #4]
 80074c2:	683a      	ldr	r2, [r7, #0]
 80074c4:	b2d2      	uxtb	r2, r2
 80074c6:	701a      	strb	r2, [r3, #0]
}
 80074c8:	bf00      	nop
 80074ca:	370c      	adds	r7, #12
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80074d4:	b480      	push	{r7}
 80074d6:	b087      	sub	sp, #28
 80074d8:	af00      	add	r7, sp, #0
 80074da:	60f8      	str	r0, [r7, #12]
 80074dc:	60b9      	str	r1, [r7, #8]
 80074de:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d00d      	beq.n	800750a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	1c5a      	adds	r2, r3, #1
 80074f2:	617a      	str	r2, [r7, #20]
 80074f4:	693a      	ldr	r2, [r7, #16]
 80074f6:	1c51      	adds	r1, r2, #1
 80074f8:	6139      	str	r1, [r7, #16]
 80074fa:	7812      	ldrb	r2, [r2, #0]
 80074fc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	3b01      	subs	r3, #1
 8007502:	607b      	str	r3, [r7, #4]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d1f1      	bne.n	80074ee <mem_cpy+0x1a>
	}
}
 800750a:	bf00      	nop
 800750c:	371c      	adds	r7, #28
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr

08007516 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007516:	b480      	push	{r7}
 8007518:	b087      	sub	sp, #28
 800751a:	af00      	add	r7, sp, #0
 800751c:	60f8      	str	r0, [r7, #12]
 800751e:	60b9      	str	r1, [r7, #8]
 8007520:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	1c5a      	adds	r2, r3, #1
 800752a:	617a      	str	r2, [r7, #20]
 800752c:	68ba      	ldr	r2, [r7, #8]
 800752e:	b2d2      	uxtb	r2, r2
 8007530:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	3b01      	subs	r3, #1
 8007536:	607b      	str	r3, [r7, #4]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1f3      	bne.n	8007526 <mem_set+0x10>
}
 800753e:	bf00      	nop
 8007540:	371c      	adds	r7, #28
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr

0800754a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800754a:	b480      	push	{r7}
 800754c:	b089      	sub	sp, #36	; 0x24
 800754e:	af00      	add	r7, sp, #0
 8007550:	60f8      	str	r0, [r7, #12]
 8007552:	60b9      	str	r1, [r7, #8]
 8007554:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	61fb      	str	r3, [r7, #28]
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800755e:	2300      	movs	r3, #0
 8007560:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	1c5a      	adds	r2, r3, #1
 8007566:	61fa      	str	r2, [r7, #28]
 8007568:	781b      	ldrb	r3, [r3, #0]
 800756a:	4619      	mov	r1, r3
 800756c:	69bb      	ldr	r3, [r7, #24]
 800756e:	1c5a      	adds	r2, r3, #1
 8007570:	61ba      	str	r2, [r7, #24]
 8007572:	781b      	ldrb	r3, [r3, #0]
 8007574:	1acb      	subs	r3, r1, r3
 8007576:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	3b01      	subs	r3, #1
 800757c:	607b      	str	r3, [r7, #4]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d002      	beq.n	800758a <mem_cmp+0x40>
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d0eb      	beq.n	8007562 <mem_cmp+0x18>

	return r;
 800758a:	697b      	ldr	r3, [r7, #20]
}
 800758c:	4618      	mov	r0, r3
 800758e:	3724      	adds	r7, #36	; 0x24
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr

08007598 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007598:	b480      	push	{r7}
 800759a:	b083      	sub	sp, #12
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80075a2:	e002      	b.n	80075aa <chk_chr+0x12>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	3301      	adds	r3, #1
 80075a8:	607b      	str	r3, [r7, #4]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	781b      	ldrb	r3, [r3, #0]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d005      	beq.n	80075be <chk_chr+0x26>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	781b      	ldrb	r3, [r3, #0]
 80075b6:	461a      	mov	r2, r3
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d1f2      	bne.n	80075a4 <chk_chr+0xc>
	return *str;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	781b      	ldrb	r3, [r3, #0]
}
 80075c2:	4618      	mov	r0, r3
 80075c4:	370c      	adds	r7, #12
 80075c6:	46bd      	mov	sp, r7
 80075c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075cc:	4770      	bx	lr
	...

080075d0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b085      	sub	sp, #20
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
 80075d8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80075da:	2300      	movs	r3, #0
 80075dc:	60bb      	str	r3, [r7, #8]
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	60fb      	str	r3, [r7, #12]
 80075e2:	e029      	b.n	8007638 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80075e4:	4a27      	ldr	r2, [pc, #156]	; (8007684 <chk_lock+0xb4>)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	011b      	lsls	r3, r3, #4
 80075ea:	4413      	add	r3, r2
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d01d      	beq.n	800762e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80075f2:	4a24      	ldr	r2, [pc, #144]	; (8007684 <chk_lock+0xb4>)
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	011b      	lsls	r3, r3, #4
 80075f8:	4413      	add	r3, r2
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	429a      	cmp	r2, r3
 8007602:	d116      	bne.n	8007632 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007604:	4a1f      	ldr	r2, [pc, #124]	; (8007684 <chk_lock+0xb4>)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	011b      	lsls	r3, r3, #4
 800760a:	4413      	add	r3, r2
 800760c:	3304      	adds	r3, #4
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007614:	429a      	cmp	r2, r3
 8007616:	d10c      	bne.n	8007632 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007618:	4a1a      	ldr	r2, [pc, #104]	; (8007684 <chk_lock+0xb4>)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	011b      	lsls	r3, r3, #4
 800761e:	4413      	add	r3, r2
 8007620:	3308      	adds	r3, #8
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007628:	429a      	cmp	r2, r3
 800762a:	d102      	bne.n	8007632 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800762c:	e007      	b.n	800763e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800762e:	2301      	movs	r3, #1
 8007630:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	3301      	adds	r3, #1
 8007636:	60fb      	str	r3, [r7, #12]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2b01      	cmp	r3, #1
 800763c:	d9d2      	bls.n	80075e4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2b02      	cmp	r3, #2
 8007642:	d109      	bne.n	8007658 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d102      	bne.n	8007650 <chk_lock+0x80>
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	2b02      	cmp	r3, #2
 800764e:	d101      	bne.n	8007654 <chk_lock+0x84>
 8007650:	2300      	movs	r3, #0
 8007652:	e010      	b.n	8007676 <chk_lock+0xa6>
 8007654:	2312      	movs	r3, #18
 8007656:	e00e      	b.n	8007676 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d108      	bne.n	8007670 <chk_lock+0xa0>
 800765e:	4a09      	ldr	r2, [pc, #36]	; (8007684 <chk_lock+0xb4>)
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	011b      	lsls	r3, r3, #4
 8007664:	4413      	add	r3, r2
 8007666:	330c      	adds	r3, #12
 8007668:	881b      	ldrh	r3, [r3, #0]
 800766a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800766e:	d101      	bne.n	8007674 <chk_lock+0xa4>
 8007670:	2310      	movs	r3, #16
 8007672:	e000      	b.n	8007676 <chk_lock+0xa6>
 8007674:	2300      	movs	r3, #0
}
 8007676:	4618      	mov	r0, r3
 8007678:	3714      	adds	r7, #20
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop
 8007684:	2000021c 	.word	0x2000021c

08007688 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007688:	b480      	push	{r7}
 800768a:	b083      	sub	sp, #12
 800768c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800768e:	2300      	movs	r3, #0
 8007690:	607b      	str	r3, [r7, #4]
 8007692:	e002      	b.n	800769a <enq_lock+0x12>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	3301      	adds	r3, #1
 8007698:	607b      	str	r3, [r7, #4]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2b01      	cmp	r3, #1
 800769e:	d806      	bhi.n	80076ae <enq_lock+0x26>
 80076a0:	4a09      	ldr	r2, [pc, #36]	; (80076c8 <enq_lock+0x40>)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	011b      	lsls	r3, r3, #4
 80076a6:	4413      	add	r3, r2
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d1f2      	bne.n	8007694 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2b02      	cmp	r3, #2
 80076b2:	bf14      	ite	ne
 80076b4:	2301      	movne	r3, #1
 80076b6:	2300      	moveq	r3, #0
 80076b8:	b2db      	uxtb	r3, r3
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	370c      	adds	r7, #12
 80076be:	46bd      	mov	sp, r7
 80076c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c4:	4770      	bx	lr
 80076c6:	bf00      	nop
 80076c8:	2000021c 	.word	0x2000021c

080076cc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b085      	sub	sp, #20
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80076d6:	2300      	movs	r3, #0
 80076d8:	60fb      	str	r3, [r7, #12]
 80076da:	e01f      	b.n	800771c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80076dc:	4a41      	ldr	r2, [pc, #260]	; (80077e4 <inc_lock+0x118>)
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	011b      	lsls	r3, r3, #4
 80076e2:	4413      	add	r3, r2
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d113      	bne.n	8007716 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80076ee:	4a3d      	ldr	r2, [pc, #244]	; (80077e4 <inc_lock+0x118>)
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	011b      	lsls	r3, r3, #4
 80076f4:	4413      	add	r3, r2
 80076f6:	3304      	adds	r3, #4
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80076fe:	429a      	cmp	r2, r3
 8007700:	d109      	bne.n	8007716 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007702:	4a38      	ldr	r2, [pc, #224]	; (80077e4 <inc_lock+0x118>)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	011b      	lsls	r3, r3, #4
 8007708:	4413      	add	r3, r2
 800770a:	3308      	adds	r3, #8
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007712:	429a      	cmp	r2, r3
 8007714:	d006      	beq.n	8007724 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	3301      	adds	r3, #1
 800771a:	60fb      	str	r3, [r7, #12]
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2b01      	cmp	r3, #1
 8007720:	d9dc      	bls.n	80076dc <inc_lock+0x10>
 8007722:	e000      	b.n	8007726 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007724:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2b02      	cmp	r3, #2
 800772a:	d132      	bne.n	8007792 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800772c:	2300      	movs	r3, #0
 800772e:	60fb      	str	r3, [r7, #12]
 8007730:	e002      	b.n	8007738 <inc_lock+0x6c>
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	3301      	adds	r3, #1
 8007736:	60fb      	str	r3, [r7, #12]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2b01      	cmp	r3, #1
 800773c:	d806      	bhi.n	800774c <inc_lock+0x80>
 800773e:	4a29      	ldr	r2, [pc, #164]	; (80077e4 <inc_lock+0x118>)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	011b      	lsls	r3, r3, #4
 8007744:	4413      	add	r3, r2
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d1f2      	bne.n	8007732 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2b02      	cmp	r3, #2
 8007750:	d101      	bne.n	8007756 <inc_lock+0x8a>
 8007752:	2300      	movs	r3, #0
 8007754:	e040      	b.n	80077d8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	4922      	ldr	r1, [pc, #136]	; (80077e4 <inc_lock+0x118>)
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	011b      	lsls	r3, r3, #4
 8007760:	440b      	add	r3, r1
 8007762:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	689a      	ldr	r2, [r3, #8]
 8007768:	491e      	ldr	r1, [pc, #120]	; (80077e4 <inc_lock+0x118>)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	011b      	lsls	r3, r3, #4
 800776e:	440b      	add	r3, r1
 8007770:	3304      	adds	r3, #4
 8007772:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	695a      	ldr	r2, [r3, #20]
 8007778:	491a      	ldr	r1, [pc, #104]	; (80077e4 <inc_lock+0x118>)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	011b      	lsls	r3, r3, #4
 800777e:	440b      	add	r3, r1
 8007780:	3308      	adds	r3, #8
 8007782:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007784:	4a17      	ldr	r2, [pc, #92]	; (80077e4 <inc_lock+0x118>)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	011b      	lsls	r3, r3, #4
 800778a:	4413      	add	r3, r2
 800778c:	330c      	adds	r3, #12
 800778e:	2200      	movs	r2, #0
 8007790:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d009      	beq.n	80077ac <inc_lock+0xe0>
 8007798:	4a12      	ldr	r2, [pc, #72]	; (80077e4 <inc_lock+0x118>)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	011b      	lsls	r3, r3, #4
 800779e:	4413      	add	r3, r2
 80077a0:	330c      	adds	r3, #12
 80077a2:	881b      	ldrh	r3, [r3, #0]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d001      	beq.n	80077ac <inc_lock+0xe0>
 80077a8:	2300      	movs	r3, #0
 80077aa:	e015      	b.n	80077d8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d108      	bne.n	80077c4 <inc_lock+0xf8>
 80077b2:	4a0c      	ldr	r2, [pc, #48]	; (80077e4 <inc_lock+0x118>)
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	011b      	lsls	r3, r3, #4
 80077b8:	4413      	add	r3, r2
 80077ba:	330c      	adds	r3, #12
 80077bc:	881b      	ldrh	r3, [r3, #0]
 80077be:	3301      	adds	r3, #1
 80077c0:	b29a      	uxth	r2, r3
 80077c2:	e001      	b.n	80077c8 <inc_lock+0xfc>
 80077c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80077c8:	4906      	ldr	r1, [pc, #24]	; (80077e4 <inc_lock+0x118>)
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	011b      	lsls	r3, r3, #4
 80077ce:	440b      	add	r3, r1
 80077d0:	330c      	adds	r3, #12
 80077d2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	3301      	adds	r3, #1
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3714      	adds	r7, #20
 80077dc:	46bd      	mov	sp, r7
 80077de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e2:	4770      	bx	lr
 80077e4:	2000021c 	.word	0x2000021c

080077e8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80077f0:	2300      	movs	r3, #0
 80077f2:	60fb      	str	r3, [r7, #12]
 80077f4:	e010      	b.n	8007818 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80077f6:	4a0d      	ldr	r2, [pc, #52]	; (800782c <clear_lock+0x44>)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	011b      	lsls	r3, r3, #4
 80077fc:	4413      	add	r3, r2
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	429a      	cmp	r2, r3
 8007804:	d105      	bne.n	8007812 <clear_lock+0x2a>
 8007806:	4a09      	ldr	r2, [pc, #36]	; (800782c <clear_lock+0x44>)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	011b      	lsls	r3, r3, #4
 800780c:	4413      	add	r3, r2
 800780e:	2200      	movs	r2, #0
 8007810:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	3301      	adds	r3, #1
 8007816:	60fb      	str	r3, [r7, #12]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2b01      	cmp	r3, #1
 800781c:	d9eb      	bls.n	80077f6 <clear_lock+0xe>
	}
}
 800781e:	bf00      	nop
 8007820:	3714      	adds	r7, #20
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr
 800782a:	bf00      	nop
 800782c:	2000021c 	.word	0x2000021c

08007830 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b086      	sub	sp, #24
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007838:	2300      	movs	r3, #0
 800783a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	78db      	ldrb	r3, [r3, #3]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d034      	beq.n	80078ae <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007848:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	7858      	ldrb	r0, [r3, #1]
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007854:	2301      	movs	r3, #1
 8007856:	697a      	ldr	r2, [r7, #20]
 8007858:	f7ff fd7c 	bl	8007354 <disk_write>
 800785c:	4603      	mov	r3, r0
 800785e:	2b00      	cmp	r3, #0
 8007860:	d002      	beq.n	8007868 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007862:	2301      	movs	r3, #1
 8007864:	73fb      	strb	r3, [r7, #15]
 8007866:	e022      	b.n	80078ae <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2200      	movs	r2, #0
 800786c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007872:	697a      	ldr	r2, [r7, #20]
 8007874:	1ad2      	subs	r2, r2, r3
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	69db      	ldr	r3, [r3, #28]
 800787a:	429a      	cmp	r2, r3
 800787c:	d217      	bcs.n	80078ae <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	789b      	ldrb	r3, [r3, #2]
 8007882:	613b      	str	r3, [r7, #16]
 8007884:	e010      	b.n	80078a8 <sync_window+0x78>
					wsect += fs->fsize;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	69db      	ldr	r3, [r3, #28]
 800788a:	697a      	ldr	r2, [r7, #20]
 800788c:	4413      	add	r3, r2
 800788e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	7858      	ldrb	r0, [r3, #1]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800789a:	2301      	movs	r3, #1
 800789c:	697a      	ldr	r2, [r7, #20]
 800789e:	f7ff fd59 	bl	8007354 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	3b01      	subs	r3, #1
 80078a6:	613b      	str	r3, [r7, #16]
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	2b01      	cmp	r3, #1
 80078ac:	d8eb      	bhi.n	8007886 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80078ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3718      	adds	r7, #24
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80078c2:	2300      	movs	r3, #0
 80078c4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d01b      	beq.n	8007908 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f7ff ffad 	bl	8007830 <sync_window>
 80078d6:	4603      	mov	r3, r0
 80078d8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80078da:	7bfb      	ldrb	r3, [r7, #15]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d113      	bne.n	8007908 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	7858      	ldrb	r0, [r3, #1]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80078ea:	2301      	movs	r3, #1
 80078ec:	683a      	ldr	r2, [r7, #0]
 80078ee:	f7ff fd11 	bl	8007314 <disk_read>
 80078f2:	4603      	mov	r3, r0
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d004      	beq.n	8007902 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80078f8:	f04f 33ff 	mov.w	r3, #4294967295
 80078fc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80078fe:	2301      	movs	r3, #1
 8007900:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	683a      	ldr	r2, [r7, #0]
 8007906:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8007908:	7bfb      	ldrb	r3, [r7, #15]
}
 800790a:	4618      	mov	r0, r3
 800790c:	3710      	adds	r7, #16
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}

08007912 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007912:	b480      	push	{r7}
 8007914:	b083      	sub	sp, #12
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
 800791a:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	3b02      	subs	r3, #2
 8007920:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	699b      	ldr	r3, [r3, #24]
 8007926:	1e9a      	subs	r2, r3, #2
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	429a      	cmp	r2, r3
 800792c:	d801      	bhi.n	8007932 <clust2sect+0x20>
 800792e:	2300      	movs	r3, #0
 8007930:	e008      	b.n	8007944 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	895b      	ldrh	r3, [r3, #10]
 8007936:	461a      	mov	r2, r3
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	fb03 f202 	mul.w	r2, r3, r2
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007942:	4413      	add	r3, r2
}
 8007944:	4618      	mov	r0, r3
 8007946:	370c      	adds	r7, #12
 8007948:	46bd      	mov	sp, r7
 800794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794e:	4770      	bx	lr

08007950 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b086      	sub	sp, #24
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	2b01      	cmp	r3, #1
 8007964:	d904      	bls.n	8007970 <get_fat+0x20>
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	699a      	ldr	r2, [r3, #24]
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	429a      	cmp	r2, r3
 800796e:	d802      	bhi.n	8007976 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007970:	2301      	movs	r3, #1
 8007972:	617b      	str	r3, [r7, #20]
 8007974:	e0b7      	b.n	8007ae6 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007976:	f04f 33ff 	mov.w	r3, #4294967295
 800797a:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	2b02      	cmp	r3, #2
 8007982:	d05a      	beq.n	8007a3a <get_fat+0xea>
 8007984:	2b03      	cmp	r3, #3
 8007986:	d07d      	beq.n	8007a84 <get_fat+0x134>
 8007988:	2b01      	cmp	r3, #1
 800798a:	f040 80a2 	bne.w	8007ad2 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	60fb      	str	r3, [r7, #12]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	085b      	lsrs	r3, r3, #1
 8007996:	68fa      	ldr	r2, [r7, #12]
 8007998:	4413      	add	r3, r2
 800799a:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	899b      	ldrh	r3, [r3, #12]
 80079a4:	4619      	mov	r1, r3
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	fbb3 f3f1 	udiv	r3, r3, r1
 80079ac:	4413      	add	r3, r2
 80079ae:	4619      	mov	r1, r3
 80079b0:	6938      	ldr	r0, [r7, #16]
 80079b2:	f7ff ff81 	bl	80078b8 <move_window>
 80079b6:	4603      	mov	r3, r0
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	f040 808d 	bne.w	8007ad8 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	1c5a      	adds	r2, r3, #1
 80079c2:	60fa      	str	r2, [r7, #12]
 80079c4:	693a      	ldr	r2, [r7, #16]
 80079c6:	8992      	ldrh	r2, [r2, #12]
 80079c8:	fbb3 f1f2 	udiv	r1, r3, r2
 80079cc:	fb02 f201 	mul.w	r2, r2, r1
 80079d0:	1a9b      	subs	r3, r3, r2
 80079d2:	693a      	ldr	r2, [r7, #16]
 80079d4:	4413      	add	r3, r2
 80079d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80079da:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	899b      	ldrh	r3, [r3, #12]
 80079e4:	4619      	mov	r1, r3
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	fbb3 f3f1 	udiv	r3, r3, r1
 80079ec:	4413      	add	r3, r2
 80079ee:	4619      	mov	r1, r3
 80079f0:	6938      	ldr	r0, [r7, #16]
 80079f2:	f7ff ff61 	bl	80078b8 <move_window>
 80079f6:	4603      	mov	r3, r0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d16f      	bne.n	8007adc <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	899b      	ldrh	r3, [r3, #12]
 8007a00:	461a      	mov	r2, r3
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	fbb3 f1f2 	udiv	r1, r3, r2
 8007a08:	fb02 f201 	mul.w	r2, r2, r1
 8007a0c:	1a9b      	subs	r3, r3, r2
 8007a0e:	693a      	ldr	r2, [r7, #16]
 8007a10:	4413      	add	r3, r2
 8007a12:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007a16:	021b      	lsls	r3, r3, #8
 8007a18:	461a      	mov	r2, r3
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	f003 0301 	and.w	r3, r3, #1
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d002      	beq.n	8007a30 <get_fat+0xe0>
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	091b      	lsrs	r3, r3, #4
 8007a2e:	e002      	b.n	8007a36 <get_fat+0xe6>
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a36:	617b      	str	r3, [r7, #20]
			break;
 8007a38:	e055      	b.n	8007ae6 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	899b      	ldrh	r3, [r3, #12]
 8007a42:	085b      	lsrs	r3, r3, #1
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	4619      	mov	r1, r3
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8007a4e:	4413      	add	r3, r2
 8007a50:	4619      	mov	r1, r3
 8007a52:	6938      	ldr	r0, [r7, #16]
 8007a54:	f7ff ff30 	bl	80078b8 <move_window>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d140      	bne.n	8007ae0 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	005b      	lsls	r3, r3, #1
 8007a68:	693a      	ldr	r2, [r7, #16]
 8007a6a:	8992      	ldrh	r2, [r2, #12]
 8007a6c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007a70:	fb02 f200 	mul.w	r2, r2, r0
 8007a74:	1a9b      	subs	r3, r3, r2
 8007a76:	440b      	add	r3, r1
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f7ff fca9 	bl	80073d0 <ld_word>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	617b      	str	r3, [r7, #20]
			break;
 8007a82:	e030      	b.n	8007ae6 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007a84:	693b      	ldr	r3, [r7, #16]
 8007a86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	899b      	ldrh	r3, [r3, #12]
 8007a8c:	089b      	lsrs	r3, r3, #2
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	4619      	mov	r1, r3
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	fbb3 f3f1 	udiv	r3, r3, r1
 8007a98:	4413      	add	r3, r2
 8007a9a:	4619      	mov	r1, r3
 8007a9c:	6938      	ldr	r0, [r7, #16]
 8007a9e:	f7ff ff0b 	bl	80078b8 <move_window>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d11d      	bne.n	8007ae4 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	009b      	lsls	r3, r3, #2
 8007ab2:	693a      	ldr	r2, [r7, #16]
 8007ab4:	8992      	ldrh	r2, [r2, #12]
 8007ab6:	fbb3 f0f2 	udiv	r0, r3, r2
 8007aba:	fb02 f200 	mul.w	r2, r2, r0
 8007abe:	1a9b      	subs	r3, r3, r2
 8007ac0:	440b      	add	r3, r1
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f7ff fc9c 	bl	8007400 <ld_dword>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007ace:	617b      	str	r3, [r7, #20]
			break;
 8007ad0:	e009      	b.n	8007ae6 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	617b      	str	r3, [r7, #20]
 8007ad6:	e006      	b.n	8007ae6 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007ad8:	bf00      	nop
 8007ada:	e004      	b.n	8007ae6 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007adc:	bf00      	nop
 8007ade:	e002      	b.n	8007ae6 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007ae0:	bf00      	nop
 8007ae2:	e000      	b.n	8007ae6 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007ae4:	bf00      	nop
		}
	}

	return val;
 8007ae6:	697b      	ldr	r3, [r7, #20]
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3718      	adds	r7, #24
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007af0:	b590      	push	{r4, r7, lr}
 8007af2:	b089      	sub	sp, #36	; 0x24
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	60f8      	str	r0, [r7, #12]
 8007af8:	60b9      	str	r1, [r7, #8]
 8007afa:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007afc:	2302      	movs	r3, #2
 8007afe:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	f240 8106 	bls.w	8007d14 <put_fat+0x224>
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	699a      	ldr	r2, [r3, #24]
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	f240 8100 	bls.w	8007d14 <put_fat+0x224>
		switch (fs->fs_type) {
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	2b02      	cmp	r3, #2
 8007b1a:	f000 8088 	beq.w	8007c2e <put_fat+0x13e>
 8007b1e:	2b03      	cmp	r3, #3
 8007b20:	f000 80b0 	beq.w	8007c84 <put_fat+0x194>
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	f040 80f5 	bne.w	8007d14 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	61bb      	str	r3, [r7, #24]
 8007b2e:	69bb      	ldr	r3, [r7, #24]
 8007b30:	085b      	lsrs	r3, r3, #1
 8007b32:	69ba      	ldr	r2, [r7, #24]
 8007b34:	4413      	add	r3, r2
 8007b36:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	899b      	ldrh	r3, [r3, #12]
 8007b40:	4619      	mov	r1, r3
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b48:	4413      	add	r3, r2
 8007b4a:	4619      	mov	r1, r3
 8007b4c:	68f8      	ldr	r0, [r7, #12]
 8007b4e:	f7ff feb3 	bl	80078b8 <move_window>
 8007b52:	4603      	mov	r3, r0
 8007b54:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007b56:	7ffb      	ldrb	r3, [r7, #31]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f040 80d4 	bne.w	8007d06 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007b64:	69bb      	ldr	r3, [r7, #24]
 8007b66:	1c5a      	adds	r2, r3, #1
 8007b68:	61ba      	str	r2, [r7, #24]
 8007b6a:	68fa      	ldr	r2, [r7, #12]
 8007b6c:	8992      	ldrh	r2, [r2, #12]
 8007b6e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007b72:	fb02 f200 	mul.w	r2, r2, r0
 8007b76:	1a9b      	subs	r3, r3, r2
 8007b78:	440b      	add	r3, r1
 8007b7a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	f003 0301 	and.w	r3, r3, #1
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d00d      	beq.n	8007ba2 <put_fat+0xb2>
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	781b      	ldrb	r3, [r3, #0]
 8007b8a:	b25b      	sxtb	r3, r3
 8007b8c:	f003 030f 	and.w	r3, r3, #15
 8007b90:	b25a      	sxtb	r2, r3
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	011b      	lsls	r3, r3, #4
 8007b98:	b25b      	sxtb	r3, r3
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	b25b      	sxtb	r3, r3
 8007b9e:	b2db      	uxtb	r3, r3
 8007ba0:	e001      	b.n	8007ba6 <put_fat+0xb6>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	697a      	ldr	r2, [r7, #20]
 8007ba8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2201      	movs	r2, #1
 8007bae:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	899b      	ldrh	r3, [r3, #12]
 8007bb8:	4619      	mov	r1, r3
 8007bba:	69bb      	ldr	r3, [r7, #24]
 8007bbc:	fbb3 f3f1 	udiv	r3, r3, r1
 8007bc0:	4413      	add	r3, r2
 8007bc2:	4619      	mov	r1, r3
 8007bc4:	68f8      	ldr	r0, [r7, #12]
 8007bc6:	f7ff fe77 	bl	80078b8 <move_window>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007bce:	7ffb      	ldrb	r3, [r7, #31]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	f040 809a 	bne.w	8007d0a <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	899b      	ldrh	r3, [r3, #12]
 8007be0:	461a      	mov	r2, r3
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	fbb3 f0f2 	udiv	r0, r3, r2
 8007be8:	fb02 f200 	mul.w	r2, r2, r0
 8007bec:	1a9b      	subs	r3, r3, r2
 8007bee:	440b      	add	r3, r1
 8007bf0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	f003 0301 	and.w	r3, r3, #1
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d003      	beq.n	8007c04 <put_fat+0x114>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	091b      	lsrs	r3, r3, #4
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	e00e      	b.n	8007c22 <put_fat+0x132>
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	781b      	ldrb	r3, [r3, #0]
 8007c08:	b25b      	sxtb	r3, r3
 8007c0a:	f023 030f 	bic.w	r3, r3, #15
 8007c0e:	b25a      	sxtb	r2, r3
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	0a1b      	lsrs	r3, r3, #8
 8007c14:	b25b      	sxtb	r3, r3
 8007c16:	f003 030f 	and.w	r3, r3, #15
 8007c1a:	b25b      	sxtb	r3, r3
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	b25b      	sxtb	r3, r3
 8007c20:	b2db      	uxtb	r3, r3
 8007c22:	697a      	ldr	r2, [r7, #20]
 8007c24:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	70da      	strb	r2, [r3, #3]
			break;
 8007c2c:	e072      	b.n	8007d14 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	899b      	ldrh	r3, [r3, #12]
 8007c36:	085b      	lsrs	r3, r3, #1
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c42:	4413      	add	r3, r2
 8007c44:	4619      	mov	r1, r3
 8007c46:	68f8      	ldr	r0, [r7, #12]
 8007c48:	f7ff fe36 	bl	80078b8 <move_window>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007c50:	7ffb      	ldrb	r3, [r7, #31]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d15b      	bne.n	8007d0e <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	005b      	lsls	r3, r3, #1
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	8992      	ldrh	r2, [r2, #12]
 8007c64:	fbb3 f0f2 	udiv	r0, r3, r2
 8007c68:	fb02 f200 	mul.w	r2, r2, r0
 8007c6c:	1a9b      	subs	r3, r3, r2
 8007c6e:	440b      	add	r3, r1
 8007c70:	687a      	ldr	r2, [r7, #4]
 8007c72:	b292      	uxth	r2, r2
 8007c74:	4611      	mov	r1, r2
 8007c76:	4618      	mov	r0, r3
 8007c78:	f7ff fbe5 	bl	8007446 <st_word>
			fs->wflag = 1;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	70da      	strb	r2, [r3, #3]
			break;
 8007c82:	e047      	b.n	8007d14 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	899b      	ldrh	r3, [r3, #12]
 8007c8c:	089b      	lsrs	r3, r3, #2
 8007c8e:	b29b      	uxth	r3, r3
 8007c90:	4619      	mov	r1, r3
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c98:	4413      	add	r3, r2
 8007c9a:	4619      	mov	r1, r3
 8007c9c:	68f8      	ldr	r0, [r7, #12]
 8007c9e:	f7ff fe0b 	bl	80078b8 <move_window>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007ca6:	7ffb      	ldrb	r3, [r7, #31]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d132      	bne.n	8007d12 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	68fa      	ldr	r2, [r7, #12]
 8007cbe:	8992      	ldrh	r2, [r2, #12]
 8007cc0:	fbb3 f0f2 	udiv	r0, r3, r2
 8007cc4:	fb02 f200 	mul.w	r2, r2, r0
 8007cc8:	1a9b      	subs	r3, r3, r2
 8007cca:	440b      	add	r3, r1
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f7ff fb97 	bl	8007400 <ld_dword>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007cd8:	4323      	orrs	r3, r4
 8007cda:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	009b      	lsls	r3, r3, #2
 8007ce6:	68fa      	ldr	r2, [r7, #12]
 8007ce8:	8992      	ldrh	r2, [r2, #12]
 8007cea:	fbb3 f0f2 	udiv	r0, r3, r2
 8007cee:	fb02 f200 	mul.w	r2, r2, r0
 8007cf2:	1a9b      	subs	r3, r3, r2
 8007cf4:	440b      	add	r3, r1
 8007cf6:	6879      	ldr	r1, [r7, #4]
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	f7ff fbbf 	bl	800747c <st_dword>
			fs->wflag = 1;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2201      	movs	r2, #1
 8007d02:	70da      	strb	r2, [r3, #3]
			break;
 8007d04:	e006      	b.n	8007d14 <put_fat+0x224>
			if (res != FR_OK) break;
 8007d06:	bf00      	nop
 8007d08:	e004      	b.n	8007d14 <put_fat+0x224>
			if (res != FR_OK) break;
 8007d0a:	bf00      	nop
 8007d0c:	e002      	b.n	8007d14 <put_fat+0x224>
			if (res != FR_OK) break;
 8007d0e:	bf00      	nop
 8007d10:	e000      	b.n	8007d14 <put_fat+0x224>
			if (res != FR_OK) break;
 8007d12:	bf00      	nop
		}
	}
	return res;
 8007d14:	7ffb      	ldrb	r3, [r7, #31]
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3724      	adds	r7, #36	; 0x24
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd90      	pop	{r4, r7, pc}

08007d1e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007d1e:	b580      	push	{r7, lr}
 8007d20:	b088      	sub	sp, #32
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	60f8      	str	r0, [r7, #12]
 8007d26:	60b9      	str	r1, [r7, #8]
 8007d28:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d904      	bls.n	8007d44 <remove_chain+0x26>
 8007d3a:	69bb      	ldr	r3, [r7, #24]
 8007d3c:	699a      	ldr	r2, [r3, #24]
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d801      	bhi.n	8007d48 <remove_chain+0x2a>
 8007d44:	2302      	movs	r3, #2
 8007d46:	e04b      	b.n	8007de0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d00c      	beq.n	8007d68 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8007d52:	6879      	ldr	r1, [r7, #4]
 8007d54:	69b8      	ldr	r0, [r7, #24]
 8007d56:	f7ff fecb 	bl	8007af0 <put_fat>
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007d5e:	7ffb      	ldrb	r3, [r7, #31]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d001      	beq.n	8007d68 <remove_chain+0x4a>
 8007d64:	7ffb      	ldrb	r3, [r7, #31]
 8007d66:	e03b      	b.n	8007de0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007d68:	68b9      	ldr	r1, [r7, #8]
 8007d6a:	68f8      	ldr	r0, [r7, #12]
 8007d6c:	f7ff fdf0 	bl	8007950 <get_fat>
 8007d70:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d031      	beq.n	8007ddc <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d101      	bne.n	8007d82 <remove_chain+0x64>
 8007d7e:	2302      	movs	r3, #2
 8007d80:	e02e      	b.n	8007de0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d88:	d101      	bne.n	8007d8e <remove_chain+0x70>
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e028      	b.n	8007de0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007d8e:	2200      	movs	r2, #0
 8007d90:	68b9      	ldr	r1, [r7, #8]
 8007d92:	69b8      	ldr	r0, [r7, #24]
 8007d94:	f7ff feac 	bl	8007af0 <put_fat>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007d9c:	7ffb      	ldrb	r3, [r7, #31]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d001      	beq.n	8007da6 <remove_chain+0x88>
 8007da2:	7ffb      	ldrb	r3, [r7, #31]
 8007da4:	e01c      	b.n	8007de0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007da6:	69bb      	ldr	r3, [r7, #24]
 8007da8:	695a      	ldr	r2, [r3, #20]
 8007daa:	69bb      	ldr	r3, [r7, #24]
 8007dac:	699b      	ldr	r3, [r3, #24]
 8007dae:	3b02      	subs	r3, #2
 8007db0:	429a      	cmp	r2, r3
 8007db2:	d20b      	bcs.n	8007dcc <remove_chain+0xae>
			fs->free_clst++;
 8007db4:	69bb      	ldr	r3, [r7, #24]
 8007db6:	695b      	ldr	r3, [r3, #20]
 8007db8:	1c5a      	adds	r2, r3, #1
 8007dba:	69bb      	ldr	r3, [r7, #24]
 8007dbc:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8007dbe:	69bb      	ldr	r3, [r7, #24]
 8007dc0:	791b      	ldrb	r3, [r3, #4]
 8007dc2:	f043 0301 	orr.w	r3, r3, #1
 8007dc6:	b2da      	uxtb	r2, r3
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007dd0:	69bb      	ldr	r3, [r7, #24]
 8007dd2:	699a      	ldr	r2, [r3, #24]
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d8c6      	bhi.n	8007d68 <remove_chain+0x4a>
 8007dda:	e000      	b.n	8007dde <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007ddc:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007dde:	2300      	movs	r3, #0
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3720      	adds	r7, #32
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b088      	sub	sp, #32
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
 8007df0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d10d      	bne.n	8007e1a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	691b      	ldr	r3, [r3, #16]
 8007e02:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007e04:	69bb      	ldr	r3, [r7, #24]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d004      	beq.n	8007e14 <create_chain+0x2c>
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	699a      	ldr	r2, [r3, #24]
 8007e0e:	69bb      	ldr	r3, [r7, #24]
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d81b      	bhi.n	8007e4c <create_chain+0x64>
 8007e14:	2301      	movs	r3, #1
 8007e16:	61bb      	str	r3, [r7, #24]
 8007e18:	e018      	b.n	8007e4c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007e1a:	6839      	ldr	r1, [r7, #0]
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f7ff fd97 	bl	8007950 <get_fat>
 8007e22:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d801      	bhi.n	8007e2e <create_chain+0x46>
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e070      	b.n	8007f10 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e34:	d101      	bne.n	8007e3a <create_chain+0x52>
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	e06a      	b.n	8007f10 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	699a      	ldr	r2, [r3, #24]
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d901      	bls.n	8007e48 <create_chain+0x60>
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	e063      	b.n	8007f10 <create_chain+0x128>
		scl = clst;
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007e4c:	69bb      	ldr	r3, [r7, #24]
 8007e4e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007e50:	69fb      	ldr	r3, [r7, #28]
 8007e52:	3301      	adds	r3, #1
 8007e54:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	699a      	ldr	r2, [r3, #24]
 8007e5a:	69fb      	ldr	r3, [r7, #28]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d807      	bhi.n	8007e70 <create_chain+0x88>
				ncl = 2;
 8007e60:	2302      	movs	r3, #2
 8007e62:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007e64:	69fa      	ldr	r2, [r7, #28]
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d901      	bls.n	8007e70 <create_chain+0x88>
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	e04f      	b.n	8007f10 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007e70:	69f9      	ldr	r1, [r7, #28]
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f7ff fd6c 	bl	8007950 <get_fat>
 8007e78:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d00e      	beq.n	8007e9e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d003      	beq.n	8007e8e <create_chain+0xa6>
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e8c:	d101      	bne.n	8007e92 <create_chain+0xaa>
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	e03e      	b.n	8007f10 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007e92:	69fa      	ldr	r2, [r7, #28]
 8007e94:	69bb      	ldr	r3, [r7, #24]
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d1da      	bne.n	8007e50 <create_chain+0x68>
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	e038      	b.n	8007f10 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007e9e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ea4:	69f9      	ldr	r1, [r7, #28]
 8007ea6:	6938      	ldr	r0, [r7, #16]
 8007ea8:	f7ff fe22 	bl	8007af0 <put_fat>
 8007eac:	4603      	mov	r3, r0
 8007eae:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007eb0:	7dfb      	ldrb	r3, [r7, #23]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d109      	bne.n	8007eca <create_chain+0xe2>
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d006      	beq.n	8007eca <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007ebc:	69fa      	ldr	r2, [r7, #28]
 8007ebe:	6839      	ldr	r1, [r7, #0]
 8007ec0:	6938      	ldr	r0, [r7, #16]
 8007ec2:	f7ff fe15 	bl	8007af0 <put_fat>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007eca:	7dfb      	ldrb	r3, [r7, #23]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d116      	bne.n	8007efe <create_chain+0x116>
		fs->last_clst = ncl;
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	69fa      	ldr	r2, [r7, #28]
 8007ed4:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	695a      	ldr	r2, [r3, #20]
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	699b      	ldr	r3, [r3, #24]
 8007ede:	3b02      	subs	r3, #2
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d804      	bhi.n	8007eee <create_chain+0x106>
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	695b      	ldr	r3, [r3, #20]
 8007ee8:	1e5a      	subs	r2, r3, #1
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	791b      	ldrb	r3, [r3, #4]
 8007ef2:	f043 0301 	orr.w	r3, r3, #1
 8007ef6:	b2da      	uxtb	r2, r3
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	711a      	strb	r2, [r3, #4]
 8007efc:	e007      	b.n	8007f0e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007efe:	7dfb      	ldrb	r3, [r7, #23]
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d102      	bne.n	8007f0a <create_chain+0x122>
 8007f04:	f04f 33ff 	mov.w	r3, #4294967295
 8007f08:	e000      	b.n	8007f0c <create_chain+0x124>
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007f0e:	69fb      	ldr	r3, [r7, #28]
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3720      	adds	r7, #32
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b086      	sub	sp, #24
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007f2e:	d204      	bcs.n	8007f3a <dir_sdi+0x22>
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	f003 031f 	and.w	r3, r3, #31
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d001      	beq.n	8007f3e <dir_sdi+0x26>
		return FR_INT_ERR;
 8007f3a:	2302      	movs	r3, #2
 8007f3c:	e071      	b.n	8008022 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	683a      	ldr	r2, [r7, #0]
 8007f42:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d106      	bne.n	8007f5e <dir_sdi+0x46>
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	781b      	ldrb	r3, [r3, #0]
 8007f54:	2b02      	cmp	r3, #2
 8007f56:	d902      	bls.n	8007f5e <dir_sdi+0x46>
		clst = fs->dirbase;
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f5c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d10c      	bne.n	8007f7e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	095b      	lsrs	r3, r3, #5
 8007f68:	693a      	ldr	r2, [r7, #16]
 8007f6a:	8912      	ldrh	r2, [r2, #8]
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d301      	bcc.n	8007f74 <dir_sdi+0x5c>
 8007f70:	2302      	movs	r3, #2
 8007f72:	e056      	b.n	8008022 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	61da      	str	r2, [r3, #28]
 8007f7c:	e02d      	b.n	8007fda <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	895b      	ldrh	r3, [r3, #10]
 8007f82:	461a      	mov	r2, r3
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	899b      	ldrh	r3, [r3, #12]
 8007f88:	fb03 f302 	mul.w	r3, r3, r2
 8007f8c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007f8e:	e019      	b.n	8007fc4 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6979      	ldr	r1, [r7, #20]
 8007f94:	4618      	mov	r0, r3
 8007f96:	f7ff fcdb 	bl	8007950 <get_fat>
 8007f9a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fa2:	d101      	bne.n	8007fa8 <dir_sdi+0x90>
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e03c      	b.n	8008022 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	2b01      	cmp	r3, #1
 8007fac:	d904      	bls.n	8007fb8 <dir_sdi+0xa0>
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	699a      	ldr	r2, [r3, #24]
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d801      	bhi.n	8007fbc <dir_sdi+0xa4>
 8007fb8:	2302      	movs	r3, #2
 8007fba:	e032      	b.n	8008022 <dir_sdi+0x10a>
			ofs -= csz;
 8007fbc:	683a      	ldr	r2, [r7, #0]
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	1ad3      	subs	r3, r2, r3
 8007fc2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007fc4:	683a      	ldr	r2, [r7, #0]
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d2e1      	bcs.n	8007f90 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8007fcc:	6979      	ldr	r1, [r7, #20]
 8007fce:	6938      	ldr	r0, [r7, #16]
 8007fd0:	f7ff fc9f 	bl	8007912 <clust2sect>
 8007fd4:	4602      	mov	r2, r0
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	697a      	ldr	r2, [r7, #20]
 8007fde:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	69db      	ldr	r3, [r3, #28]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d101      	bne.n	8007fec <dir_sdi+0xd4>
 8007fe8:	2302      	movs	r3, #2
 8007fea:	e01a      	b.n	8008022 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	69da      	ldr	r2, [r3, #28]
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	899b      	ldrh	r3, [r3, #12]
 8007ff4:	4619      	mov	r1, r3
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ffc:	441a      	add	r2, r3
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	899b      	ldrh	r3, [r3, #12]
 800800c:	461a      	mov	r2, r3
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	fbb3 f0f2 	udiv	r0, r3, r2
 8008014:	fb02 f200 	mul.w	r2, r2, r0
 8008018:	1a9b      	subs	r3, r3, r2
 800801a:	18ca      	adds	r2, r1, r3
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008020:	2300      	movs	r3, #0
}
 8008022:	4618      	mov	r0, r3
 8008024:	3718      	adds	r7, #24
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}

0800802a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800802a:	b580      	push	{r7, lr}
 800802c:	b086      	sub	sp, #24
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
 8008032:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	695b      	ldr	r3, [r3, #20]
 800803e:	3320      	adds	r3, #32
 8008040:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	69db      	ldr	r3, [r3, #28]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d003      	beq.n	8008052 <dir_next+0x28>
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008050:	d301      	bcc.n	8008056 <dir_next+0x2c>
 8008052:	2304      	movs	r3, #4
 8008054:	e0bb      	b.n	80081ce <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	899b      	ldrh	r3, [r3, #12]
 800805a:	461a      	mov	r2, r3
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	fbb3 f1f2 	udiv	r1, r3, r2
 8008062:	fb02 f201 	mul.w	r2, r2, r1
 8008066:	1a9b      	subs	r3, r3, r2
 8008068:	2b00      	cmp	r3, #0
 800806a:	f040 809d 	bne.w	80081a8 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	69db      	ldr	r3, [r3, #28]
 8008072:	1c5a      	adds	r2, r3, #1
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	699b      	ldr	r3, [r3, #24]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d10b      	bne.n	8008098 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	095b      	lsrs	r3, r3, #5
 8008084:	68fa      	ldr	r2, [r7, #12]
 8008086:	8912      	ldrh	r2, [r2, #8]
 8008088:	4293      	cmp	r3, r2
 800808a:	f0c0 808d 	bcc.w	80081a8 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2200      	movs	r2, #0
 8008092:	61da      	str	r2, [r3, #28]
 8008094:	2304      	movs	r3, #4
 8008096:	e09a      	b.n	80081ce <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	899b      	ldrh	r3, [r3, #12]
 800809c:	461a      	mov	r2, r3
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80080a4:	68fa      	ldr	r2, [r7, #12]
 80080a6:	8952      	ldrh	r2, [r2, #10]
 80080a8:	3a01      	subs	r2, #1
 80080aa:	4013      	ands	r3, r2
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d17b      	bne.n	80081a8 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80080b0:	687a      	ldr	r2, [r7, #4]
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	699b      	ldr	r3, [r3, #24]
 80080b6:	4619      	mov	r1, r3
 80080b8:	4610      	mov	r0, r2
 80080ba:	f7ff fc49 	bl	8007950 <get_fat>
 80080be:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d801      	bhi.n	80080ca <dir_next+0xa0>
 80080c6:	2302      	movs	r3, #2
 80080c8:	e081      	b.n	80081ce <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080d0:	d101      	bne.n	80080d6 <dir_next+0xac>
 80080d2:	2301      	movs	r3, #1
 80080d4:	e07b      	b.n	80081ce <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	699a      	ldr	r2, [r3, #24]
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	429a      	cmp	r2, r3
 80080de:	d859      	bhi.n	8008194 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d104      	bne.n	80080f0 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	61da      	str	r2, [r3, #28]
 80080ec:	2304      	movs	r3, #4
 80080ee:	e06e      	b.n	80081ce <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	699b      	ldr	r3, [r3, #24]
 80080f6:	4619      	mov	r1, r3
 80080f8:	4610      	mov	r0, r2
 80080fa:	f7ff fe75 	bl	8007de8 <create_chain>
 80080fe:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d101      	bne.n	800810a <dir_next+0xe0>
 8008106:	2307      	movs	r3, #7
 8008108:	e061      	b.n	80081ce <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	2b01      	cmp	r3, #1
 800810e:	d101      	bne.n	8008114 <dir_next+0xea>
 8008110:	2302      	movs	r3, #2
 8008112:	e05c      	b.n	80081ce <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	f1b3 3fff 	cmp.w	r3, #4294967295
 800811a:	d101      	bne.n	8008120 <dir_next+0xf6>
 800811c:	2301      	movs	r3, #1
 800811e:	e056      	b.n	80081ce <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008120:	68f8      	ldr	r0, [r7, #12]
 8008122:	f7ff fb85 	bl	8007830 <sync_window>
 8008126:	4603      	mov	r3, r0
 8008128:	2b00      	cmp	r3, #0
 800812a:	d001      	beq.n	8008130 <dir_next+0x106>
 800812c:	2301      	movs	r3, #1
 800812e:	e04e      	b.n	80081ce <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	899b      	ldrh	r3, [r3, #12]
 800813a:	461a      	mov	r2, r3
 800813c:	2100      	movs	r1, #0
 800813e:	f7ff f9ea 	bl	8007516 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008142:	2300      	movs	r3, #0
 8008144:	613b      	str	r3, [r7, #16]
 8008146:	6979      	ldr	r1, [r7, #20]
 8008148:	68f8      	ldr	r0, [r7, #12]
 800814a:	f7ff fbe2 	bl	8007912 <clust2sect>
 800814e:	4602      	mov	r2, r0
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	631a      	str	r2, [r3, #48]	; 0x30
 8008154:	e012      	b.n	800817c <dir_next+0x152>
						fs->wflag = 1;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2201      	movs	r2, #1
 800815a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f7ff fb67 	bl	8007830 <sync_window>
 8008162:	4603      	mov	r3, r0
 8008164:	2b00      	cmp	r3, #0
 8008166:	d001      	beq.n	800816c <dir_next+0x142>
 8008168:	2301      	movs	r3, #1
 800816a:	e030      	b.n	80081ce <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	3301      	adds	r3, #1
 8008170:	613b      	str	r3, [r7, #16]
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008176:	1c5a      	adds	r2, r3, #1
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	631a      	str	r2, [r3, #48]	; 0x30
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	895b      	ldrh	r3, [r3, #10]
 8008180:	461a      	mov	r2, r3
 8008182:	693b      	ldr	r3, [r7, #16]
 8008184:	429a      	cmp	r2, r3
 8008186:	d8e6      	bhi.n	8008156 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	1ad2      	subs	r2, r2, r3
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	697a      	ldr	r2, [r7, #20]
 8008198:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800819a:	6979      	ldr	r1, [r7, #20]
 800819c:	68f8      	ldr	r0, [r7, #12]
 800819e:	f7ff fbb8 	bl	8007912 <clust2sect>
 80081a2:	4602      	mov	r2, r0
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	68ba      	ldr	r2, [r7, #8]
 80081ac:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	899b      	ldrh	r3, [r3, #12]
 80081b8:	461a      	mov	r2, r3
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	fbb3 f0f2 	udiv	r0, r3, r2
 80081c0:	fb02 f200 	mul.w	r2, r2, r0
 80081c4:	1a9b      	subs	r3, r3, r2
 80081c6:	18ca      	adds	r2, r1, r3
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80081cc:	2300      	movs	r3, #0
}
 80081ce:	4618      	mov	r0, r3
 80081d0:	3718      	adds	r7, #24
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}

080081d6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80081d6:	b580      	push	{r7, lr}
 80081d8:	b086      	sub	sp, #24
 80081da:	af00      	add	r7, sp, #0
 80081dc:	6078      	str	r0, [r7, #4]
 80081de:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80081e6:	2100      	movs	r1, #0
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f7ff fe95 	bl	8007f18 <dir_sdi>
 80081ee:	4603      	mov	r3, r0
 80081f0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80081f2:	7dfb      	ldrb	r3, [r7, #23]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d12b      	bne.n	8008250 <dir_alloc+0x7a>
		n = 0;
 80081f8:	2300      	movs	r3, #0
 80081fa:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	69db      	ldr	r3, [r3, #28]
 8008200:	4619      	mov	r1, r3
 8008202:	68f8      	ldr	r0, [r7, #12]
 8008204:	f7ff fb58 	bl	80078b8 <move_window>
 8008208:	4603      	mov	r3, r0
 800820a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800820c:	7dfb      	ldrb	r3, [r7, #23]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d11d      	bne.n	800824e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6a1b      	ldr	r3, [r3, #32]
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	2be5      	cmp	r3, #229	; 0xe5
 800821a:	d004      	beq.n	8008226 <dir_alloc+0x50>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6a1b      	ldr	r3, [r3, #32]
 8008220:	781b      	ldrb	r3, [r3, #0]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d107      	bne.n	8008236 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	3301      	adds	r3, #1
 800822a:	613b      	str	r3, [r7, #16]
 800822c:	693a      	ldr	r2, [r7, #16]
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	429a      	cmp	r2, r3
 8008232:	d102      	bne.n	800823a <dir_alloc+0x64>
 8008234:	e00c      	b.n	8008250 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008236:	2300      	movs	r3, #0
 8008238:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800823a:	2101      	movs	r1, #1
 800823c:	6878      	ldr	r0, [r7, #4]
 800823e:	f7ff fef4 	bl	800802a <dir_next>
 8008242:	4603      	mov	r3, r0
 8008244:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008246:	7dfb      	ldrb	r3, [r7, #23]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d0d7      	beq.n	80081fc <dir_alloc+0x26>
 800824c:	e000      	b.n	8008250 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800824e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008250:	7dfb      	ldrb	r3, [r7, #23]
 8008252:	2b04      	cmp	r3, #4
 8008254:	d101      	bne.n	800825a <dir_alloc+0x84>
 8008256:	2307      	movs	r3, #7
 8008258:	75fb      	strb	r3, [r7, #23]
	return res;
 800825a:	7dfb      	ldrb	r3, [r7, #23]
}
 800825c:	4618      	mov	r0, r3
 800825e:	3718      	adds	r7, #24
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}

08008264 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b084      	sub	sp, #16
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
 800826c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	331a      	adds	r3, #26
 8008272:	4618      	mov	r0, r3
 8008274:	f7ff f8ac 	bl	80073d0 <ld_word>
 8008278:	4603      	mov	r3, r0
 800827a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	781b      	ldrb	r3, [r3, #0]
 8008280:	2b03      	cmp	r3, #3
 8008282:	d109      	bne.n	8008298 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	3314      	adds	r3, #20
 8008288:	4618      	mov	r0, r3
 800828a:	f7ff f8a1 	bl	80073d0 <ld_word>
 800828e:	4603      	mov	r3, r0
 8008290:	041b      	lsls	r3, r3, #16
 8008292:	68fa      	ldr	r2, [r7, #12]
 8008294:	4313      	orrs	r3, r2
 8008296:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008298:	68fb      	ldr	r3, [r7, #12]
}
 800829a:	4618      	mov	r0, r3
 800829c:	3710      	adds	r7, #16
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}

080082a2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80082a2:	b580      	push	{r7, lr}
 80082a4:	b084      	sub	sp, #16
 80082a6:	af00      	add	r7, sp, #0
 80082a8:	60f8      	str	r0, [r7, #12]
 80082aa:	60b9      	str	r1, [r7, #8]
 80082ac:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	331a      	adds	r3, #26
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	b292      	uxth	r2, r2
 80082b6:	4611      	mov	r1, r2
 80082b8:	4618      	mov	r0, r3
 80082ba:	f7ff f8c4 	bl	8007446 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	781b      	ldrb	r3, [r3, #0]
 80082c2:	2b03      	cmp	r3, #3
 80082c4:	d109      	bne.n	80082da <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	f103 0214 	add.w	r2, r3, #20
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	0c1b      	lsrs	r3, r3, #16
 80082d0:	b29b      	uxth	r3, r3
 80082d2:	4619      	mov	r1, r3
 80082d4:	4610      	mov	r0, r2
 80082d6:	f7ff f8b6 	bl	8007446 <st_word>
	}
}
 80082da:	bf00      	nop
 80082dc:	3710      	adds	r7, #16
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}

080082e2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80082e2:	b580      	push	{r7, lr}
 80082e4:	b086      	sub	sp, #24
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80082f0:	2100      	movs	r1, #0
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f7ff fe10 	bl	8007f18 <dir_sdi>
 80082f8:	4603      	mov	r3, r0
 80082fa:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80082fc:	7dfb      	ldrb	r3, [r7, #23]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d001      	beq.n	8008306 <dir_find+0x24>
 8008302:	7dfb      	ldrb	r3, [r7, #23]
 8008304:	e03e      	b.n	8008384 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	69db      	ldr	r3, [r3, #28]
 800830a:	4619      	mov	r1, r3
 800830c:	6938      	ldr	r0, [r7, #16]
 800830e:	f7ff fad3 	bl	80078b8 <move_window>
 8008312:	4603      	mov	r3, r0
 8008314:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008316:	7dfb      	ldrb	r3, [r7, #23]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d12f      	bne.n	800837c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6a1b      	ldr	r3, [r3, #32]
 8008320:	781b      	ldrb	r3, [r3, #0]
 8008322:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008324:	7bfb      	ldrb	r3, [r7, #15]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d102      	bne.n	8008330 <dir_find+0x4e>
 800832a:	2304      	movs	r3, #4
 800832c:	75fb      	strb	r3, [r7, #23]
 800832e:	e028      	b.n	8008382 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6a1b      	ldr	r3, [r3, #32]
 8008334:	330b      	adds	r3, #11
 8008336:	781b      	ldrb	r3, [r3, #0]
 8008338:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800833c:	b2da      	uxtb	r2, r3
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6a1b      	ldr	r3, [r3, #32]
 8008346:	330b      	adds	r3, #11
 8008348:	781b      	ldrb	r3, [r3, #0]
 800834a:	f003 0308 	and.w	r3, r3, #8
 800834e:	2b00      	cmp	r3, #0
 8008350:	d10a      	bne.n	8008368 <dir_find+0x86>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6a18      	ldr	r0, [r3, #32]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	3324      	adds	r3, #36	; 0x24
 800835a:	220b      	movs	r2, #11
 800835c:	4619      	mov	r1, r3
 800835e:	f7ff f8f4 	bl	800754a <mem_cmp>
 8008362:	4603      	mov	r3, r0
 8008364:	2b00      	cmp	r3, #0
 8008366:	d00b      	beq.n	8008380 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008368:	2100      	movs	r1, #0
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f7ff fe5d 	bl	800802a <dir_next>
 8008370:	4603      	mov	r3, r0
 8008372:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008374:	7dfb      	ldrb	r3, [r7, #23]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d0c5      	beq.n	8008306 <dir_find+0x24>
 800837a:	e002      	b.n	8008382 <dir_find+0xa0>
		if (res != FR_OK) break;
 800837c:	bf00      	nop
 800837e:	e000      	b.n	8008382 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008380:	bf00      	nop

	return res;
 8008382:	7dfb      	ldrb	r3, [r7, #23]
}
 8008384:	4618      	mov	r0, r3
 8008386:	3718      	adds	r7, #24
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}

0800838c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b084      	sub	sp, #16
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800839a:	2101      	movs	r1, #1
 800839c:	6878      	ldr	r0, [r7, #4]
 800839e:	f7ff ff1a 	bl	80081d6 <dir_alloc>
 80083a2:	4603      	mov	r3, r0
 80083a4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80083a6:	7bfb      	ldrb	r3, [r7, #15]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d11c      	bne.n	80083e6 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	69db      	ldr	r3, [r3, #28]
 80083b0:	4619      	mov	r1, r3
 80083b2:	68b8      	ldr	r0, [r7, #8]
 80083b4:	f7ff fa80 	bl	80078b8 <move_window>
 80083b8:	4603      	mov	r3, r0
 80083ba:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80083bc:	7bfb      	ldrb	r3, [r7, #15]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d111      	bne.n	80083e6 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6a1b      	ldr	r3, [r3, #32]
 80083c6:	2220      	movs	r2, #32
 80083c8:	2100      	movs	r1, #0
 80083ca:	4618      	mov	r0, r3
 80083cc:	f7ff f8a3 	bl	8007516 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6a18      	ldr	r0, [r3, #32]
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	3324      	adds	r3, #36	; 0x24
 80083d8:	220b      	movs	r2, #11
 80083da:	4619      	mov	r1, r3
 80083dc:	f7ff f87a 	bl	80074d4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	2201      	movs	r2, #1
 80083e4:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80083e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3710      	adds	r7, #16
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b088      	sub	sp, #32
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
 80083f8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	60fb      	str	r3, [r7, #12]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	3324      	adds	r3, #36	; 0x24
 8008404:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8008406:	220b      	movs	r2, #11
 8008408:	2120      	movs	r1, #32
 800840a:	68b8      	ldr	r0, [r7, #8]
 800840c:	f7ff f883 	bl	8007516 <mem_set>
	si = i = 0; ni = 8;
 8008410:	2300      	movs	r3, #0
 8008412:	613b      	str	r3, [r7, #16]
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	617b      	str	r3, [r7, #20]
 8008418:	2308      	movs	r3, #8
 800841a:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800841c:	697b      	ldr	r3, [r7, #20]
 800841e:	1c5a      	adds	r2, r3, #1
 8008420:	617a      	str	r2, [r7, #20]
 8008422:	68fa      	ldr	r2, [r7, #12]
 8008424:	4413      	add	r3, r2
 8008426:	781b      	ldrb	r3, [r3, #0]
 8008428:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800842a:	7ffb      	ldrb	r3, [r7, #31]
 800842c:	2b20      	cmp	r3, #32
 800842e:	d94e      	bls.n	80084ce <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008430:	7ffb      	ldrb	r3, [r7, #31]
 8008432:	2b2f      	cmp	r3, #47	; 0x2f
 8008434:	d006      	beq.n	8008444 <create_name+0x54>
 8008436:	7ffb      	ldrb	r3, [r7, #31]
 8008438:	2b5c      	cmp	r3, #92	; 0x5c
 800843a:	d110      	bne.n	800845e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800843c:	e002      	b.n	8008444 <create_name+0x54>
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	3301      	adds	r3, #1
 8008442:	617b      	str	r3, [r7, #20]
 8008444:	68fa      	ldr	r2, [r7, #12]
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	4413      	add	r3, r2
 800844a:	781b      	ldrb	r3, [r3, #0]
 800844c:	2b2f      	cmp	r3, #47	; 0x2f
 800844e:	d0f6      	beq.n	800843e <create_name+0x4e>
 8008450:	68fa      	ldr	r2, [r7, #12]
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	4413      	add	r3, r2
 8008456:	781b      	ldrb	r3, [r3, #0]
 8008458:	2b5c      	cmp	r3, #92	; 0x5c
 800845a:	d0f0      	beq.n	800843e <create_name+0x4e>
			break;
 800845c:	e038      	b.n	80084d0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800845e:	7ffb      	ldrb	r3, [r7, #31]
 8008460:	2b2e      	cmp	r3, #46	; 0x2e
 8008462:	d003      	beq.n	800846c <create_name+0x7c>
 8008464:	693a      	ldr	r2, [r7, #16]
 8008466:	69bb      	ldr	r3, [r7, #24]
 8008468:	429a      	cmp	r2, r3
 800846a:	d30c      	bcc.n	8008486 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800846c:	69bb      	ldr	r3, [r7, #24]
 800846e:	2b0b      	cmp	r3, #11
 8008470:	d002      	beq.n	8008478 <create_name+0x88>
 8008472:	7ffb      	ldrb	r3, [r7, #31]
 8008474:	2b2e      	cmp	r3, #46	; 0x2e
 8008476:	d001      	beq.n	800847c <create_name+0x8c>
 8008478:	2306      	movs	r3, #6
 800847a:	e044      	b.n	8008506 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800847c:	2308      	movs	r3, #8
 800847e:	613b      	str	r3, [r7, #16]
 8008480:	230b      	movs	r3, #11
 8008482:	61bb      	str	r3, [r7, #24]
			continue;
 8008484:	e022      	b.n	80084cc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8008486:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800848a:	2b00      	cmp	r3, #0
 800848c:	da04      	bge.n	8008498 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800848e:	7ffb      	ldrb	r3, [r7, #31]
 8008490:	3b80      	subs	r3, #128	; 0x80
 8008492:	4a1f      	ldr	r2, [pc, #124]	; (8008510 <create_name+0x120>)
 8008494:	5cd3      	ldrb	r3, [r2, r3]
 8008496:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008498:	7ffb      	ldrb	r3, [r7, #31]
 800849a:	4619      	mov	r1, r3
 800849c:	481d      	ldr	r0, [pc, #116]	; (8008514 <create_name+0x124>)
 800849e:	f7ff f87b 	bl	8007598 <chk_chr>
 80084a2:	4603      	mov	r3, r0
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d001      	beq.n	80084ac <create_name+0xbc>
 80084a8:	2306      	movs	r3, #6
 80084aa:	e02c      	b.n	8008506 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80084ac:	7ffb      	ldrb	r3, [r7, #31]
 80084ae:	2b60      	cmp	r3, #96	; 0x60
 80084b0:	d905      	bls.n	80084be <create_name+0xce>
 80084b2:	7ffb      	ldrb	r3, [r7, #31]
 80084b4:	2b7a      	cmp	r3, #122	; 0x7a
 80084b6:	d802      	bhi.n	80084be <create_name+0xce>
 80084b8:	7ffb      	ldrb	r3, [r7, #31]
 80084ba:	3b20      	subs	r3, #32
 80084bc:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	1c5a      	adds	r2, r3, #1
 80084c2:	613a      	str	r2, [r7, #16]
 80084c4:	68ba      	ldr	r2, [r7, #8]
 80084c6:	4413      	add	r3, r2
 80084c8:	7ffa      	ldrb	r2, [r7, #31]
 80084ca:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80084cc:	e7a6      	b.n	800841c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80084ce:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80084d0:	68fa      	ldr	r2, [r7, #12]
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	441a      	add	r2, r3
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d101      	bne.n	80084e4 <create_name+0xf4>
 80084e0:	2306      	movs	r3, #6
 80084e2:	e010      	b.n	8008506 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	781b      	ldrb	r3, [r3, #0]
 80084e8:	2be5      	cmp	r3, #229	; 0xe5
 80084ea:	d102      	bne.n	80084f2 <create_name+0x102>
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	2205      	movs	r2, #5
 80084f0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	330b      	adds	r3, #11
 80084f6:	7ffa      	ldrb	r2, [r7, #31]
 80084f8:	2a20      	cmp	r2, #32
 80084fa:	d801      	bhi.n	8008500 <create_name+0x110>
 80084fc:	2204      	movs	r2, #4
 80084fe:	e000      	b.n	8008502 <create_name+0x112>
 8008500:	2200      	movs	r2, #0
 8008502:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008504:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8008506:	4618      	mov	r0, r3
 8008508:	3720      	adds	r7, #32
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	0800fb88 	.word	0x0800fb88
 8008514:	0800f764 	.word	0x0800f764

08008518 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b086      	sub	sp, #24
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
 8008520:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800852c:	e002      	b.n	8008534 <follow_path+0x1c>
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	3301      	adds	r3, #1
 8008532:	603b      	str	r3, [r7, #0]
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	781b      	ldrb	r3, [r3, #0]
 8008538:	2b2f      	cmp	r3, #47	; 0x2f
 800853a:	d0f8      	beq.n	800852e <follow_path+0x16>
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	781b      	ldrb	r3, [r3, #0]
 8008540:	2b5c      	cmp	r3, #92	; 0x5c
 8008542:	d0f4      	beq.n	800852e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	2200      	movs	r2, #0
 8008548:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	781b      	ldrb	r3, [r3, #0]
 800854e:	2b1f      	cmp	r3, #31
 8008550:	d80a      	bhi.n	8008568 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2280      	movs	r2, #128	; 0x80
 8008556:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800855a:	2100      	movs	r1, #0
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	f7ff fcdb 	bl	8007f18 <dir_sdi>
 8008562:	4603      	mov	r3, r0
 8008564:	75fb      	strb	r3, [r7, #23]
 8008566:	e048      	b.n	80085fa <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008568:	463b      	mov	r3, r7
 800856a:	4619      	mov	r1, r3
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f7ff ff3f 	bl	80083f0 <create_name>
 8008572:	4603      	mov	r3, r0
 8008574:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008576:	7dfb      	ldrb	r3, [r7, #23]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d139      	bne.n	80085f0 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f7ff feb0 	bl	80082e2 <dir_find>
 8008582:	4603      	mov	r3, r0
 8008584:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800858c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800858e:	7dfb      	ldrb	r3, [r7, #23]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d00a      	beq.n	80085aa <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008594:	7dfb      	ldrb	r3, [r7, #23]
 8008596:	2b04      	cmp	r3, #4
 8008598:	d12c      	bne.n	80085f4 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800859a:	7afb      	ldrb	r3, [r7, #11]
 800859c:	f003 0304 	and.w	r3, r3, #4
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d127      	bne.n	80085f4 <follow_path+0xdc>
 80085a4:	2305      	movs	r3, #5
 80085a6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80085a8:	e024      	b.n	80085f4 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80085aa:	7afb      	ldrb	r3, [r7, #11]
 80085ac:	f003 0304 	and.w	r3, r3, #4
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d121      	bne.n	80085f8 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80085b4:	693b      	ldr	r3, [r7, #16]
 80085b6:	799b      	ldrb	r3, [r3, #6]
 80085b8:	f003 0310 	and.w	r3, r3, #16
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d102      	bne.n	80085c6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80085c0:	2305      	movs	r3, #5
 80085c2:	75fb      	strb	r3, [r7, #23]
 80085c4:	e019      	b.n	80085fa <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	695b      	ldr	r3, [r3, #20]
 80085d0:	68fa      	ldr	r2, [r7, #12]
 80085d2:	8992      	ldrh	r2, [r2, #12]
 80085d4:	fbb3 f0f2 	udiv	r0, r3, r2
 80085d8:	fb02 f200 	mul.w	r2, r2, r0
 80085dc:	1a9b      	subs	r3, r3, r2
 80085de:	440b      	add	r3, r1
 80085e0:	4619      	mov	r1, r3
 80085e2:	68f8      	ldr	r0, [r7, #12]
 80085e4:	f7ff fe3e 	bl	8008264 <ld_clust>
 80085e8:	4602      	mov	r2, r0
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80085ee:	e7bb      	b.n	8008568 <follow_path+0x50>
			if (res != FR_OK) break;
 80085f0:	bf00      	nop
 80085f2:	e002      	b.n	80085fa <follow_path+0xe2>
				break;
 80085f4:	bf00      	nop
 80085f6:	e000      	b.n	80085fa <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80085f8:	bf00      	nop
			}
		}
	}

	return res;
 80085fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3718      	adds	r7, #24
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}

08008604 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008604:	b480      	push	{r7}
 8008606:	b087      	sub	sp, #28
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800860c:	f04f 33ff 	mov.w	r3, #4294967295
 8008610:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d031      	beq.n	800867e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	617b      	str	r3, [r7, #20]
 8008620:	e002      	b.n	8008628 <get_ldnumber+0x24>
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	3301      	adds	r3, #1
 8008626:	617b      	str	r3, [r7, #20]
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	2b20      	cmp	r3, #32
 800862e:	d903      	bls.n	8008638 <get_ldnumber+0x34>
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	2b3a      	cmp	r3, #58	; 0x3a
 8008636:	d1f4      	bne.n	8008622 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	2b3a      	cmp	r3, #58	; 0x3a
 800863e:	d11c      	bne.n	800867a <get_ldnumber+0x76>
			tp = *path;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	1c5a      	adds	r2, r3, #1
 800864a:	60fa      	str	r2, [r7, #12]
 800864c:	781b      	ldrb	r3, [r3, #0]
 800864e:	3b30      	subs	r3, #48	; 0x30
 8008650:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	2b09      	cmp	r3, #9
 8008656:	d80e      	bhi.n	8008676 <get_ldnumber+0x72>
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	429a      	cmp	r2, r3
 800865e:	d10a      	bne.n	8008676 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d107      	bne.n	8008676 <get_ldnumber+0x72>
					vol = (int)i;
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	3301      	adds	r3, #1
 800866e:	617b      	str	r3, [r7, #20]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	697a      	ldr	r2, [r7, #20]
 8008674:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	e002      	b.n	8008680 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800867a:	2300      	movs	r3, #0
 800867c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800867e:	693b      	ldr	r3, [r7, #16]
}
 8008680:	4618      	mov	r0, r3
 8008682:	371c      	adds	r7, #28
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr

0800868c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b082      	sub	sp, #8
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	70da      	strb	r2, [r3, #3]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f04f 32ff 	mov.w	r2, #4294967295
 80086a2:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80086a4:	6839      	ldr	r1, [r7, #0]
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f7ff f906 	bl	80078b8 <move_window>
 80086ac:	4603      	mov	r3, r0
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d001      	beq.n	80086b6 <check_fs+0x2a>
 80086b2:	2304      	movs	r3, #4
 80086b4:	e038      	b.n	8008728 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	3334      	adds	r3, #52	; 0x34
 80086ba:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80086be:	4618      	mov	r0, r3
 80086c0:	f7fe fe86 	bl	80073d0 <ld_word>
 80086c4:	4603      	mov	r3, r0
 80086c6:	461a      	mov	r2, r3
 80086c8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80086cc:	429a      	cmp	r2, r3
 80086ce:	d001      	beq.n	80086d4 <check_fs+0x48>
 80086d0:	2303      	movs	r3, #3
 80086d2:	e029      	b.n	8008728 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80086da:	2be9      	cmp	r3, #233	; 0xe9
 80086dc:	d009      	beq.n	80086f2 <check_fs+0x66>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80086e4:	2beb      	cmp	r3, #235	; 0xeb
 80086e6:	d11e      	bne.n	8008726 <check_fs+0x9a>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80086ee:	2b90      	cmp	r3, #144	; 0x90
 80086f0:	d119      	bne.n	8008726 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	3334      	adds	r3, #52	; 0x34
 80086f6:	3336      	adds	r3, #54	; 0x36
 80086f8:	4618      	mov	r0, r3
 80086fa:	f7fe fe81 	bl	8007400 <ld_dword>
 80086fe:	4603      	mov	r3, r0
 8008700:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008704:	4a0a      	ldr	r2, [pc, #40]	; (8008730 <check_fs+0xa4>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d101      	bne.n	800870e <check_fs+0x82>
 800870a:	2300      	movs	r3, #0
 800870c:	e00c      	b.n	8008728 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	3334      	adds	r3, #52	; 0x34
 8008712:	3352      	adds	r3, #82	; 0x52
 8008714:	4618      	mov	r0, r3
 8008716:	f7fe fe73 	bl	8007400 <ld_dword>
 800871a:	4602      	mov	r2, r0
 800871c:	4b05      	ldr	r3, [pc, #20]	; (8008734 <check_fs+0xa8>)
 800871e:	429a      	cmp	r2, r3
 8008720:	d101      	bne.n	8008726 <check_fs+0x9a>
 8008722:	2300      	movs	r3, #0
 8008724:	e000      	b.n	8008728 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008726:	2302      	movs	r3, #2
}
 8008728:	4618      	mov	r0, r3
 800872a:	3708      	adds	r7, #8
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}
 8008730:	00544146 	.word	0x00544146
 8008734:	33544146 	.word	0x33544146

08008738 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b096      	sub	sp, #88	; 0x58
 800873c:	af00      	add	r7, sp, #0
 800873e:	60f8      	str	r0, [r7, #12]
 8008740:	60b9      	str	r1, [r7, #8]
 8008742:	4613      	mov	r3, r2
 8008744:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	2200      	movs	r2, #0
 800874a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800874c:	68f8      	ldr	r0, [r7, #12]
 800874e:	f7ff ff59 	bl	8008604 <get_ldnumber>
 8008752:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008754:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008756:	2b00      	cmp	r3, #0
 8008758:	da01      	bge.n	800875e <find_volume+0x26>
 800875a:	230b      	movs	r3, #11
 800875c:	e265      	b.n	8008c2a <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800875e:	4ab0      	ldr	r2, [pc, #704]	; (8008a20 <find_volume+0x2e8>)
 8008760:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008762:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008766:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800876a:	2b00      	cmp	r3, #0
 800876c:	d101      	bne.n	8008772 <find_volume+0x3a>
 800876e:	230c      	movs	r3, #12
 8008770:	e25b      	b.n	8008c2a <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008776:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008778:	79fb      	ldrb	r3, [r7, #7]
 800877a:	f023 0301 	bic.w	r3, r3, #1
 800877e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d01a      	beq.n	80087be <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800878a:	785b      	ldrb	r3, [r3, #1]
 800878c:	4618      	mov	r0, r3
 800878e:	f7fe fd81 	bl	8007294 <disk_status>
 8008792:	4603      	mov	r3, r0
 8008794:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008798:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800879c:	f003 0301 	and.w	r3, r3, #1
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d10c      	bne.n	80087be <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80087a4:	79fb      	ldrb	r3, [r7, #7]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d007      	beq.n	80087ba <find_volume+0x82>
 80087aa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80087ae:	f003 0304 	and.w	r3, r3, #4
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d001      	beq.n	80087ba <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80087b6:	230a      	movs	r3, #10
 80087b8:	e237      	b.n	8008c2a <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 80087ba:	2300      	movs	r3, #0
 80087bc:	e235      	b.n	8008c2a <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80087be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087c0:	2200      	movs	r2, #0
 80087c2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80087c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087c6:	b2da      	uxtb	r2, r3
 80087c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ca:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80087cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ce:	785b      	ldrb	r3, [r3, #1]
 80087d0:	4618      	mov	r0, r3
 80087d2:	f7fe fd79 	bl	80072c8 <disk_initialize>
 80087d6:	4603      	mov	r3, r0
 80087d8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80087dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80087e0:	f003 0301 	and.w	r3, r3, #1
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d001      	beq.n	80087ec <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80087e8:	2303      	movs	r3, #3
 80087ea:	e21e      	b.n	8008c2a <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80087ec:	79fb      	ldrb	r3, [r7, #7]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d007      	beq.n	8008802 <find_volume+0xca>
 80087f2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80087f6:	f003 0304 	and.w	r3, r3, #4
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d001      	beq.n	8008802 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80087fe:	230a      	movs	r3, #10
 8008800:	e213      	b.n	8008c2a <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8008802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008804:	7858      	ldrb	r0, [r3, #1]
 8008806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008808:	330c      	adds	r3, #12
 800880a:	461a      	mov	r2, r3
 800880c:	2102      	movs	r1, #2
 800880e:	f7fe fdc1 	bl	8007394 <disk_ioctl>
 8008812:	4603      	mov	r3, r0
 8008814:	2b00      	cmp	r3, #0
 8008816:	d001      	beq.n	800881c <find_volume+0xe4>
 8008818:	2301      	movs	r3, #1
 800881a:	e206      	b.n	8008c2a <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800881c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800881e:	899b      	ldrh	r3, [r3, #12]
 8008820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008824:	d80d      	bhi.n	8008842 <find_volume+0x10a>
 8008826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008828:	899b      	ldrh	r3, [r3, #12]
 800882a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800882e:	d308      	bcc.n	8008842 <find_volume+0x10a>
 8008830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008832:	899b      	ldrh	r3, [r3, #12]
 8008834:	461a      	mov	r2, r3
 8008836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008838:	899b      	ldrh	r3, [r3, #12]
 800883a:	3b01      	subs	r3, #1
 800883c:	4013      	ands	r3, r2
 800883e:	2b00      	cmp	r3, #0
 8008840:	d001      	beq.n	8008846 <find_volume+0x10e>
 8008842:	2301      	movs	r3, #1
 8008844:	e1f1      	b.n	8008c2a <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008846:	2300      	movs	r3, #0
 8008848:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800884a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800884c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800884e:	f7ff ff1d 	bl	800868c <check_fs>
 8008852:	4603      	mov	r3, r0
 8008854:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008858:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800885c:	2b02      	cmp	r3, #2
 800885e:	d14b      	bne.n	80088f8 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008860:	2300      	movs	r3, #0
 8008862:	643b      	str	r3, [r7, #64]	; 0x40
 8008864:	e01f      	b.n	80088a6 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008868:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800886c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800886e:	011b      	lsls	r3, r3, #4
 8008870:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008874:	4413      	add	r3, r2
 8008876:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800887a:	3304      	adds	r3, #4
 800887c:	781b      	ldrb	r3, [r3, #0]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d006      	beq.n	8008890 <find_volume+0x158>
 8008882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008884:	3308      	adds	r3, #8
 8008886:	4618      	mov	r0, r3
 8008888:	f7fe fdba 	bl	8007400 <ld_dword>
 800888c:	4602      	mov	r2, r0
 800888e:	e000      	b.n	8008892 <find_volume+0x15a>
 8008890:	2200      	movs	r2, #0
 8008892:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008894:	009b      	lsls	r3, r3, #2
 8008896:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800889a:	440b      	add	r3, r1
 800889c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80088a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088a2:	3301      	adds	r3, #1
 80088a4:	643b      	str	r3, [r7, #64]	; 0x40
 80088a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088a8:	2b03      	cmp	r3, #3
 80088aa:	d9dc      	bls.n	8008866 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80088ac:	2300      	movs	r3, #0
 80088ae:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80088b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d002      	beq.n	80088bc <find_volume+0x184>
 80088b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088b8:	3b01      	subs	r3, #1
 80088ba:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80088bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088be:	009b      	lsls	r3, r3, #2
 80088c0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80088c4:	4413      	add	r3, r2
 80088c6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80088ca:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80088cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d005      	beq.n	80088de <find_volume+0x1a6>
 80088d2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80088d4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80088d6:	f7ff fed9 	bl	800868c <check_fs>
 80088da:	4603      	mov	r3, r0
 80088dc:	e000      	b.n	80088e0 <find_volume+0x1a8>
 80088de:	2303      	movs	r3, #3
 80088e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80088e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80088e8:	2b01      	cmp	r3, #1
 80088ea:	d905      	bls.n	80088f8 <find_volume+0x1c0>
 80088ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088ee:	3301      	adds	r3, #1
 80088f0:	643b      	str	r3, [r7, #64]	; 0x40
 80088f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088f4:	2b03      	cmp	r3, #3
 80088f6:	d9e1      	bls.n	80088bc <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80088f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80088fc:	2b04      	cmp	r3, #4
 80088fe:	d101      	bne.n	8008904 <find_volume+0x1cc>
 8008900:	2301      	movs	r3, #1
 8008902:	e192      	b.n	8008c2a <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008904:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008908:	2b01      	cmp	r3, #1
 800890a:	d901      	bls.n	8008910 <find_volume+0x1d8>
 800890c:	230d      	movs	r3, #13
 800890e:	e18c      	b.n	8008c2a <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008912:	3334      	adds	r3, #52	; 0x34
 8008914:	330b      	adds	r3, #11
 8008916:	4618      	mov	r0, r3
 8008918:	f7fe fd5a 	bl	80073d0 <ld_word>
 800891c:	4603      	mov	r3, r0
 800891e:	461a      	mov	r2, r3
 8008920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008922:	899b      	ldrh	r3, [r3, #12]
 8008924:	429a      	cmp	r2, r3
 8008926:	d001      	beq.n	800892c <find_volume+0x1f4>
 8008928:	230d      	movs	r3, #13
 800892a:	e17e      	b.n	8008c2a <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800892c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800892e:	3334      	adds	r3, #52	; 0x34
 8008930:	3316      	adds	r3, #22
 8008932:	4618      	mov	r0, r3
 8008934:	f7fe fd4c 	bl	80073d0 <ld_word>
 8008938:	4603      	mov	r3, r0
 800893a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800893c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800893e:	2b00      	cmp	r3, #0
 8008940:	d106      	bne.n	8008950 <find_volume+0x218>
 8008942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008944:	3334      	adds	r3, #52	; 0x34
 8008946:	3324      	adds	r3, #36	; 0x24
 8008948:	4618      	mov	r0, r3
 800894a:	f7fe fd59 	bl	8007400 <ld_dword>
 800894e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008952:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008954:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008958:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800895c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800895e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008962:	789b      	ldrb	r3, [r3, #2]
 8008964:	2b01      	cmp	r3, #1
 8008966:	d005      	beq.n	8008974 <find_volume+0x23c>
 8008968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800896a:	789b      	ldrb	r3, [r3, #2]
 800896c:	2b02      	cmp	r3, #2
 800896e:	d001      	beq.n	8008974 <find_volume+0x23c>
 8008970:	230d      	movs	r3, #13
 8008972:	e15a      	b.n	8008c2a <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008976:	789b      	ldrb	r3, [r3, #2]
 8008978:	461a      	mov	r2, r3
 800897a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800897c:	fb02 f303 	mul.w	r3, r2, r3
 8008980:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008984:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008988:	b29a      	uxth	r2, r3
 800898a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800898c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800898e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008990:	895b      	ldrh	r3, [r3, #10]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d008      	beq.n	80089a8 <find_volume+0x270>
 8008996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008998:	895b      	ldrh	r3, [r3, #10]
 800899a:	461a      	mov	r2, r3
 800899c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800899e:	895b      	ldrh	r3, [r3, #10]
 80089a0:	3b01      	subs	r3, #1
 80089a2:	4013      	ands	r3, r2
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d001      	beq.n	80089ac <find_volume+0x274>
 80089a8:	230d      	movs	r3, #13
 80089aa:	e13e      	b.n	8008c2a <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80089ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089ae:	3334      	adds	r3, #52	; 0x34
 80089b0:	3311      	adds	r3, #17
 80089b2:	4618      	mov	r0, r3
 80089b4:	f7fe fd0c 	bl	80073d0 <ld_word>
 80089b8:	4603      	mov	r3, r0
 80089ba:	461a      	mov	r2, r3
 80089bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089be:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80089c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089c2:	891b      	ldrh	r3, [r3, #8]
 80089c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80089c6:	8992      	ldrh	r2, [r2, #12]
 80089c8:	0952      	lsrs	r2, r2, #5
 80089ca:	b292      	uxth	r2, r2
 80089cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80089d0:	fb02 f201 	mul.w	r2, r2, r1
 80089d4:	1a9b      	subs	r3, r3, r2
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d001      	beq.n	80089e0 <find_volume+0x2a8>
 80089dc:	230d      	movs	r3, #13
 80089de:	e124      	b.n	8008c2a <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80089e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089e2:	3334      	adds	r3, #52	; 0x34
 80089e4:	3313      	adds	r3, #19
 80089e6:	4618      	mov	r0, r3
 80089e8:	f7fe fcf2 	bl	80073d0 <ld_word>
 80089ec:	4603      	mov	r3, r0
 80089ee:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80089f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d106      	bne.n	8008a04 <find_volume+0x2cc>
 80089f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089f8:	3334      	adds	r3, #52	; 0x34
 80089fa:	3320      	adds	r3, #32
 80089fc:	4618      	mov	r0, r3
 80089fe:	f7fe fcff 	bl	8007400 <ld_dword>
 8008a02:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a06:	3334      	adds	r3, #52	; 0x34
 8008a08:	330e      	adds	r3, #14
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	f7fe fce0 	bl	80073d0 <ld_word>
 8008a10:	4603      	mov	r3, r0
 8008a12:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008a14:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d104      	bne.n	8008a24 <find_volume+0x2ec>
 8008a1a:	230d      	movs	r3, #13
 8008a1c:	e105      	b.n	8008c2a <find_volume+0x4f2>
 8008a1e:	bf00      	nop
 8008a20:	20000214 	.word	0x20000214

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008a24:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008a26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a28:	4413      	add	r3, r2
 8008a2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a2c:	8911      	ldrh	r1, [r2, #8]
 8008a2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a30:	8992      	ldrh	r2, [r2, #12]
 8008a32:	0952      	lsrs	r2, r2, #5
 8008a34:	b292      	uxth	r2, r2
 8008a36:	fbb1 f2f2 	udiv	r2, r1, r2
 8008a3a:	b292      	uxth	r2, r2
 8008a3c:	4413      	add	r3, r2
 8008a3e:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008a40:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a44:	429a      	cmp	r2, r3
 8008a46:	d201      	bcs.n	8008a4c <find_volume+0x314>
 8008a48:	230d      	movs	r3, #13
 8008a4a:	e0ee      	b.n	8008c2a <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008a4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a50:	1ad3      	subs	r3, r2, r3
 8008a52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a54:	8952      	ldrh	r2, [r2, #10]
 8008a56:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a5a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d101      	bne.n	8008a66 <find_volume+0x32e>
 8008a62:	230d      	movs	r3, #13
 8008a64:	e0e1      	b.n	8008c2a <find_volume+0x4f2>
		fmt = FS_FAT32;
 8008a66:	2303      	movs	r3, #3
 8008a68:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a6e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d802      	bhi.n	8008a7c <find_volume+0x344>
 8008a76:	2302      	movs	r3, #2
 8008a78:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a7e:	f640 72f5 	movw	r2, #4085	; 0xff5
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d802      	bhi.n	8008a8c <find_volume+0x354>
 8008a86:	2301      	movs	r3, #1
 8008a88:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a8e:	1c9a      	adds	r2, r3, #2
 8008a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a92:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8008a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a96:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008a98:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008a9a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008a9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a9e:	441a      	add	r2, r3
 8008aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aa2:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8008aa4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa8:	441a      	add	r2, r3
 8008aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aac:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8008aae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008ab2:	2b03      	cmp	r3, #3
 8008ab4:	d11e      	bne.n	8008af4 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ab8:	3334      	adds	r3, #52	; 0x34
 8008aba:	332a      	adds	r3, #42	; 0x2a
 8008abc:	4618      	mov	r0, r3
 8008abe:	f7fe fc87 	bl	80073d0 <ld_word>
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d001      	beq.n	8008acc <find_volume+0x394>
 8008ac8:	230d      	movs	r3, #13
 8008aca:	e0ae      	b.n	8008c2a <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ace:	891b      	ldrh	r3, [r3, #8]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d001      	beq.n	8008ad8 <find_volume+0x3a0>
 8008ad4:	230d      	movs	r3, #13
 8008ad6:	e0a8      	b.n	8008c2a <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ada:	3334      	adds	r3, #52	; 0x34
 8008adc:	332c      	adds	r3, #44	; 0x2c
 8008ade:	4618      	mov	r0, r3
 8008ae0:	f7fe fc8e 	bl	8007400 <ld_dword>
 8008ae4:	4602      	mov	r2, r0
 8008ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ae8:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aec:	699b      	ldr	r3, [r3, #24]
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	647b      	str	r3, [r7, #68]	; 0x44
 8008af2:	e01f      	b.n	8008b34 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008af6:	891b      	ldrh	r3, [r3, #8]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d101      	bne.n	8008b00 <find_volume+0x3c8>
 8008afc:	230d      	movs	r3, #13
 8008afe:	e094      	b.n	8008c2a <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b06:	441a      	add	r2, r3
 8008b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b0a:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008b0c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008b10:	2b02      	cmp	r3, #2
 8008b12:	d103      	bne.n	8008b1c <find_volume+0x3e4>
 8008b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b16:	699b      	ldr	r3, [r3, #24]
 8008b18:	005b      	lsls	r3, r3, #1
 8008b1a:	e00a      	b.n	8008b32 <find_volume+0x3fa>
 8008b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b1e:	699a      	ldr	r2, [r3, #24]
 8008b20:	4613      	mov	r3, r2
 8008b22:	005b      	lsls	r3, r3, #1
 8008b24:	4413      	add	r3, r2
 8008b26:	085a      	lsrs	r2, r3, #1
 8008b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b2a:	699b      	ldr	r3, [r3, #24]
 8008b2c:	f003 0301 	and.w	r3, r3, #1
 8008b30:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008b32:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b36:	69da      	ldr	r2, [r3, #28]
 8008b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b3a:	899b      	ldrh	r3, [r3, #12]
 8008b3c:	4619      	mov	r1, r3
 8008b3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b40:	440b      	add	r3, r1
 8008b42:	3b01      	subs	r3, #1
 8008b44:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008b46:	8989      	ldrh	r1, [r1, #12]
 8008b48:	fbb3 f3f1 	udiv	r3, r3, r1
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d201      	bcs.n	8008b54 <find_volume+0x41c>
 8008b50:	230d      	movs	r3, #13
 8008b52:	e06a      	b.n	8008c2a <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b56:	f04f 32ff 	mov.w	r2, #4294967295
 8008b5a:	615a      	str	r2, [r3, #20]
 8008b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b5e:	695a      	ldr	r2, [r3, #20]
 8008b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b62:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8008b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b66:	2280      	movs	r2, #128	; 0x80
 8008b68:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008b6a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008b6e:	2b03      	cmp	r3, #3
 8008b70:	d149      	bne.n	8008c06 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b74:	3334      	adds	r3, #52	; 0x34
 8008b76:	3330      	adds	r3, #48	; 0x30
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f7fe fc29 	bl	80073d0 <ld_word>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	d140      	bne.n	8008c06 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008b84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b86:	3301      	adds	r3, #1
 8008b88:	4619      	mov	r1, r3
 8008b8a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008b8c:	f7fe fe94 	bl	80078b8 <move_window>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d137      	bne.n	8008c06 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8008b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b98:	2200      	movs	r2, #0
 8008b9a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b9e:	3334      	adds	r3, #52	; 0x34
 8008ba0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f7fe fc13 	bl	80073d0 <ld_word>
 8008baa:	4603      	mov	r3, r0
 8008bac:	461a      	mov	r2, r3
 8008bae:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	d127      	bne.n	8008c06 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bb8:	3334      	adds	r3, #52	; 0x34
 8008bba:	4618      	mov	r0, r3
 8008bbc:	f7fe fc20 	bl	8007400 <ld_dword>
 8008bc0:	4602      	mov	r2, r0
 8008bc2:	4b1c      	ldr	r3, [pc, #112]	; (8008c34 <find_volume+0x4fc>)
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	d11e      	bne.n	8008c06 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bca:	3334      	adds	r3, #52	; 0x34
 8008bcc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	f7fe fc15 	bl	8007400 <ld_dword>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	4b17      	ldr	r3, [pc, #92]	; (8008c38 <find_volume+0x500>)
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d113      	bne.n	8008c06 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008be0:	3334      	adds	r3, #52	; 0x34
 8008be2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8008be6:	4618      	mov	r0, r3
 8008be8:	f7fe fc0a 	bl	8007400 <ld_dword>
 8008bec:	4602      	mov	r2, r0
 8008bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bf0:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bf4:	3334      	adds	r3, #52	; 0x34
 8008bf6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f7fe fc00 	bl	8007400 <ld_dword>
 8008c00:	4602      	mov	r2, r0
 8008c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c04:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c08:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008c0c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008c0e:	4b0b      	ldr	r3, [pc, #44]	; (8008c3c <find_volume+0x504>)
 8008c10:	881b      	ldrh	r3, [r3, #0]
 8008c12:	3301      	adds	r3, #1
 8008c14:	b29a      	uxth	r2, r3
 8008c16:	4b09      	ldr	r3, [pc, #36]	; (8008c3c <find_volume+0x504>)
 8008c18:	801a      	strh	r2, [r3, #0]
 8008c1a:	4b08      	ldr	r3, [pc, #32]	; (8008c3c <find_volume+0x504>)
 8008c1c:	881a      	ldrh	r2, [r3, #0]
 8008c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c20:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008c22:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008c24:	f7fe fde0 	bl	80077e8 <clear_lock>
#endif
	return FR_OK;
 8008c28:	2300      	movs	r3, #0
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	3758      	adds	r7, #88	; 0x58
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}
 8008c32:	bf00      	nop
 8008c34:	41615252 	.word	0x41615252
 8008c38:	61417272 	.word	0x61417272
 8008c3c:	20000218 	.word	0x20000218

08008c40 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b088      	sub	sp, #32
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	60f8      	str	r0, [r7, #12]
 8008c48:	60b9      	str	r1, [r7, #8]
 8008c4a:	4613      	mov	r3, r2
 8008c4c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008c52:	f107 0310 	add.w	r3, r7, #16
 8008c56:	4618      	mov	r0, r3
 8008c58:	f7ff fcd4 	bl	8008604 <get_ldnumber>
 8008c5c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008c5e:	69fb      	ldr	r3, [r7, #28]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	da01      	bge.n	8008c68 <f_mount+0x28>
 8008c64:	230b      	movs	r3, #11
 8008c66:	e02b      	b.n	8008cc0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008c68:	4a17      	ldr	r2, [pc, #92]	; (8008cc8 <f_mount+0x88>)
 8008c6a:	69fb      	ldr	r3, [r7, #28]
 8008c6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c70:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d005      	beq.n	8008c84 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008c78:	69b8      	ldr	r0, [r7, #24]
 8008c7a:	f7fe fdb5 	bl	80077e8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008c7e:	69bb      	ldr	r3, [r7, #24]
 8008c80:	2200      	movs	r2, #0
 8008c82:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d002      	beq.n	8008c90 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008c90:	68fa      	ldr	r2, [r7, #12]
 8008c92:	490d      	ldr	r1, [pc, #52]	; (8008cc8 <f_mount+0x88>)
 8008c94:	69fb      	ldr	r3, [r7, #28]
 8008c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d002      	beq.n	8008ca6 <f_mount+0x66>
 8008ca0:	79fb      	ldrb	r3, [r7, #7]
 8008ca2:	2b01      	cmp	r3, #1
 8008ca4:	d001      	beq.n	8008caa <f_mount+0x6a>
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	e00a      	b.n	8008cc0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008caa:	f107 010c 	add.w	r1, r7, #12
 8008cae:	f107 0308 	add.w	r3, r7, #8
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	f7ff fd3f 	bl	8008738 <find_volume>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008cbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3720      	adds	r7, #32
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}
 8008cc8:	20000214 	.word	0x20000214

08008ccc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b098      	sub	sp, #96	; 0x60
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	60b9      	str	r1, [r7, #8]
 8008cd6:	4613      	mov	r3, r2
 8008cd8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d101      	bne.n	8008ce4 <f_open+0x18>
 8008ce0:	2309      	movs	r3, #9
 8008ce2:	e1bb      	b.n	800905c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008ce4:	79fb      	ldrb	r3, [r7, #7]
 8008ce6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008cea:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008cec:	79fa      	ldrb	r2, [r7, #7]
 8008cee:	f107 0110 	add.w	r1, r7, #16
 8008cf2:	f107 0308 	add.w	r3, r7, #8
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f7ff fd1e 	bl	8008738 <find_volume>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8008d02:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	f040 819f 	bne.w	800904a <f_open+0x37e>
		dj.obj.fs = fs;
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008d10:	68ba      	ldr	r2, [r7, #8]
 8008d12:	f107 0314 	add.w	r3, r7, #20
 8008d16:	4611      	mov	r1, r2
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f7ff fbfd 	bl	8008518 <follow_path>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008d24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d11a      	bne.n	8008d62 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008d2c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008d30:	b25b      	sxtb	r3, r3
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	da03      	bge.n	8008d3e <f_open+0x72>
				res = FR_INVALID_NAME;
 8008d36:	2306      	movs	r3, #6
 8008d38:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008d3c:	e011      	b.n	8008d62 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008d3e:	79fb      	ldrb	r3, [r7, #7]
 8008d40:	f023 0301 	bic.w	r3, r3, #1
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	bf14      	ite	ne
 8008d48:	2301      	movne	r3, #1
 8008d4a:	2300      	moveq	r3, #0
 8008d4c:	b2db      	uxtb	r3, r3
 8008d4e:	461a      	mov	r2, r3
 8008d50:	f107 0314 	add.w	r3, r7, #20
 8008d54:	4611      	mov	r1, r2
 8008d56:	4618      	mov	r0, r3
 8008d58:	f7fe fc3a 	bl	80075d0 <chk_lock>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008d62:	79fb      	ldrb	r3, [r7, #7]
 8008d64:	f003 031c 	and.w	r3, r3, #28
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d07f      	beq.n	8008e6c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8008d6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d017      	beq.n	8008da4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008d74:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008d78:	2b04      	cmp	r3, #4
 8008d7a:	d10e      	bne.n	8008d9a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008d7c:	f7fe fc84 	bl	8007688 <enq_lock>
 8008d80:	4603      	mov	r3, r0
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d006      	beq.n	8008d94 <f_open+0xc8>
 8008d86:	f107 0314 	add.w	r3, r7, #20
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f7ff fafe 	bl	800838c <dir_register>
 8008d90:	4603      	mov	r3, r0
 8008d92:	e000      	b.n	8008d96 <f_open+0xca>
 8008d94:	2312      	movs	r3, #18
 8008d96:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008d9a:	79fb      	ldrb	r3, [r7, #7]
 8008d9c:	f043 0308 	orr.w	r3, r3, #8
 8008da0:	71fb      	strb	r3, [r7, #7]
 8008da2:	e010      	b.n	8008dc6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008da4:	7ebb      	ldrb	r3, [r7, #26]
 8008da6:	f003 0311 	and.w	r3, r3, #17
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d003      	beq.n	8008db6 <f_open+0xea>
					res = FR_DENIED;
 8008dae:	2307      	movs	r3, #7
 8008db0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008db4:	e007      	b.n	8008dc6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008db6:	79fb      	ldrb	r3, [r7, #7]
 8008db8:	f003 0304 	and.w	r3, r3, #4
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d002      	beq.n	8008dc6 <f_open+0xfa>
 8008dc0:	2308      	movs	r3, #8
 8008dc2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008dc6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d168      	bne.n	8008ea0 <f_open+0x1d4>
 8008dce:	79fb      	ldrb	r3, [r7, #7]
 8008dd0:	f003 0308 	and.w	r3, r3, #8
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d063      	beq.n	8008ea0 <f_open+0x1d4>
				dw = GET_FATTIME();
 8008dd8:	f001 ff64 	bl	800aca4 <get_fattime>
 8008ddc:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008dde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008de0:	330e      	adds	r3, #14
 8008de2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008de4:	4618      	mov	r0, r3
 8008de6:	f7fe fb49 	bl	800747c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008dea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008dec:	3316      	adds	r3, #22
 8008dee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008df0:	4618      	mov	r0, r3
 8008df2:	f7fe fb43 	bl	800747c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008df6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008df8:	330b      	adds	r3, #11
 8008dfa:	2220      	movs	r2, #32
 8008dfc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008e02:	4611      	mov	r1, r2
 8008e04:	4618      	mov	r0, r3
 8008e06:	f7ff fa2d 	bl	8008264 <ld_clust>
 8008e0a:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008e10:	2200      	movs	r2, #0
 8008e12:	4618      	mov	r0, r3
 8008e14:	f7ff fa45 	bl	80082a2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008e18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e1a:	331c      	adds	r3, #28
 8008e1c:	2100      	movs	r1, #0
 8008e1e:	4618      	mov	r0, r3
 8008e20:	f7fe fb2c 	bl	800747c <st_dword>
					fs->wflag = 1;
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	2201      	movs	r2, #1
 8008e28:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008e2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d037      	beq.n	8008ea0 <f_open+0x1d4>
						dw = fs->winsect;
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e34:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008e36:	f107 0314 	add.w	r3, r7, #20
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f7fe ff6d 	bl	8007d1e <remove_chain>
 8008e44:	4603      	mov	r3, r0
 8008e46:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8008e4a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d126      	bne.n	8008ea0 <f_open+0x1d4>
							res = move_window(fs, dw);
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008e56:	4618      	mov	r0, r3
 8008e58:	f7fe fd2e 	bl	80078b8 <move_window>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008e66:	3a01      	subs	r2, #1
 8008e68:	611a      	str	r2, [r3, #16]
 8008e6a:	e019      	b.n	8008ea0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008e6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d115      	bne.n	8008ea0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008e74:	7ebb      	ldrb	r3, [r7, #26]
 8008e76:	f003 0310 	and.w	r3, r3, #16
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d003      	beq.n	8008e86 <f_open+0x1ba>
					res = FR_NO_FILE;
 8008e7e:	2304      	movs	r3, #4
 8008e80:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008e84:	e00c      	b.n	8008ea0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008e86:	79fb      	ldrb	r3, [r7, #7]
 8008e88:	f003 0302 	and.w	r3, r3, #2
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d007      	beq.n	8008ea0 <f_open+0x1d4>
 8008e90:	7ebb      	ldrb	r3, [r7, #26]
 8008e92:	f003 0301 	and.w	r3, r3, #1
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d002      	beq.n	8008ea0 <f_open+0x1d4>
						res = FR_DENIED;
 8008e9a:	2307      	movs	r3, #7
 8008e9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8008ea0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d128      	bne.n	8008efa <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008ea8:	79fb      	ldrb	r3, [r7, #7]
 8008eaa:	f003 0308 	and.w	r3, r3, #8
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d003      	beq.n	8008eba <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8008eb2:	79fb      	ldrb	r3, [r7, #7]
 8008eb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008eb8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8008ec2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008ec8:	79fb      	ldrb	r3, [r7, #7]
 8008eca:	f023 0301 	bic.w	r3, r3, #1
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	bf14      	ite	ne
 8008ed2:	2301      	movne	r3, #1
 8008ed4:	2300      	moveq	r3, #0
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	461a      	mov	r2, r3
 8008eda:	f107 0314 	add.w	r3, r7, #20
 8008ede:	4611      	mov	r1, r2
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	f7fe fbf3 	bl	80076cc <inc_lock>
 8008ee6:	4602      	mov	r2, r0
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	691b      	ldr	r3, [r3, #16]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d102      	bne.n	8008efa <f_open+0x22e>
 8008ef4:	2302      	movs	r3, #2
 8008ef6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8008efa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	f040 80a3 	bne.w	800904a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008f04:	693b      	ldr	r3, [r7, #16]
 8008f06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f08:	4611      	mov	r1, r2
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f7ff f9aa 	bl	8008264 <ld_clust>
 8008f10:	4602      	mov	r2, r0
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008f16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f18:	331c      	adds	r3, #28
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f7fe fa70 	bl	8007400 <ld_dword>
 8008f20:	4602      	mov	r2, r0
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008f2c:	693a      	ldr	r2, [r7, #16]
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	88da      	ldrh	r2, [r3, #6]
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	79fa      	ldrb	r2, [r7, #7]
 8008f3e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	2200      	movs	r2, #0
 8008f44:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	3330      	adds	r3, #48	; 0x30
 8008f56:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008f5a:	2100      	movs	r1, #0
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f7fe fada 	bl	8007516 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008f62:	79fb      	ldrb	r3, [r7, #7]
 8008f64:	f003 0320 	and.w	r3, r3, #32
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d06e      	beq.n	800904a <f_open+0x37e>
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	68db      	ldr	r3, [r3, #12]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d06a      	beq.n	800904a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	68da      	ldr	r2, [r3, #12]
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	895b      	ldrh	r3, [r3, #10]
 8008f80:	461a      	mov	r2, r3
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	899b      	ldrh	r3, [r3, #12]
 8008f86:	fb03 f302 	mul.w	r3, r3, r2
 8008f8a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	68db      	ldr	r3, [r3, #12]
 8008f96:	657b      	str	r3, [r7, #84]	; 0x54
 8008f98:	e016      	b.n	8008fc8 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f7fe fcd6 	bl	8007950 <get_fat>
 8008fa4:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8008fa6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008fa8:	2b01      	cmp	r3, #1
 8008faa:	d802      	bhi.n	8008fb2 <f_open+0x2e6>
 8008fac:	2302      	movs	r3, #2
 8008fae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008fb2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fb8:	d102      	bne.n	8008fc0 <f_open+0x2f4>
 8008fba:	2301      	movs	r3, #1
 8008fbc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008fc0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008fc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008fc4:	1ad3      	subs	r3, r2, r3
 8008fc6:	657b      	str	r3, [r7, #84]	; 0x54
 8008fc8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d103      	bne.n	8008fd8 <f_open+0x30c>
 8008fd0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008fd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d8e0      	bhi.n	8008f9a <f_open+0x2ce>
				}
				fp->clust = clst;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008fdc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8008fde:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d131      	bne.n	800904a <f_open+0x37e>
 8008fe6:	693b      	ldr	r3, [r7, #16]
 8008fe8:	899b      	ldrh	r3, [r3, #12]
 8008fea:	461a      	mov	r2, r3
 8008fec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008fee:	fbb3 f1f2 	udiv	r1, r3, r2
 8008ff2:	fb02 f201 	mul.w	r2, r2, r1
 8008ff6:	1a9b      	subs	r3, r3, r2
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d026      	beq.n	800904a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008ffc:	693b      	ldr	r3, [r7, #16]
 8008ffe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009000:	4618      	mov	r0, r3
 8009002:	f7fe fc86 	bl	8007912 <clust2sect>
 8009006:	6478      	str	r0, [r7, #68]	; 0x44
 8009008:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800900a:	2b00      	cmp	r3, #0
 800900c:	d103      	bne.n	8009016 <f_open+0x34a>
						res = FR_INT_ERR;
 800900e:	2302      	movs	r3, #2
 8009010:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009014:	e019      	b.n	800904a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	899b      	ldrh	r3, [r3, #12]
 800901a:	461a      	mov	r2, r3
 800901c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800901e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009022:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009024:	441a      	add	r2, r3
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	7858      	ldrb	r0, [r3, #1]
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	6a1a      	ldr	r2, [r3, #32]
 8009038:	2301      	movs	r3, #1
 800903a:	f7fe f96b 	bl	8007314 <disk_read>
 800903e:	4603      	mov	r3, r0
 8009040:	2b00      	cmp	r3, #0
 8009042:	d002      	beq.n	800904a <f_open+0x37e>
 8009044:	2301      	movs	r3, #1
 8009046:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800904a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800904e:	2b00      	cmp	r3, #0
 8009050:	d002      	beq.n	8009058 <f_open+0x38c>
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	2200      	movs	r2, #0
 8009056:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009058:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800905c:	4618      	mov	r0, r3
 800905e:	3760      	adds	r7, #96	; 0x60
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}

08009064 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009064:	b480      	push	{r7}
 8009066:	b087      	sub	sp, #28
 8009068:	af00      	add	r7, sp, #0
 800906a:	60f8      	str	r0, [r7, #12]
 800906c:	60b9      	str	r1, [r7, #8]
 800906e:	4613      	mov	r3, r2
 8009070:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009072:	2301      	movs	r3, #1
 8009074:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009076:	2300      	movs	r3, #0
 8009078:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800907a:	4b1f      	ldr	r3, [pc, #124]	; (80090f8 <FATFS_LinkDriverEx+0x94>)
 800907c:	7a5b      	ldrb	r3, [r3, #9]
 800907e:	b2db      	uxtb	r3, r3
 8009080:	2b00      	cmp	r3, #0
 8009082:	d131      	bne.n	80090e8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009084:	4b1c      	ldr	r3, [pc, #112]	; (80090f8 <FATFS_LinkDriverEx+0x94>)
 8009086:	7a5b      	ldrb	r3, [r3, #9]
 8009088:	b2db      	uxtb	r3, r3
 800908a:	461a      	mov	r2, r3
 800908c:	4b1a      	ldr	r3, [pc, #104]	; (80090f8 <FATFS_LinkDriverEx+0x94>)
 800908e:	2100      	movs	r1, #0
 8009090:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009092:	4b19      	ldr	r3, [pc, #100]	; (80090f8 <FATFS_LinkDriverEx+0x94>)
 8009094:	7a5b      	ldrb	r3, [r3, #9]
 8009096:	b2db      	uxtb	r3, r3
 8009098:	4a17      	ldr	r2, [pc, #92]	; (80090f8 <FATFS_LinkDriverEx+0x94>)
 800909a:	009b      	lsls	r3, r3, #2
 800909c:	4413      	add	r3, r2
 800909e:	68fa      	ldr	r2, [r7, #12]
 80090a0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80090a2:	4b15      	ldr	r3, [pc, #84]	; (80090f8 <FATFS_LinkDriverEx+0x94>)
 80090a4:	7a5b      	ldrb	r3, [r3, #9]
 80090a6:	b2db      	uxtb	r3, r3
 80090a8:	461a      	mov	r2, r3
 80090aa:	4b13      	ldr	r3, [pc, #76]	; (80090f8 <FATFS_LinkDriverEx+0x94>)
 80090ac:	4413      	add	r3, r2
 80090ae:	79fa      	ldrb	r2, [r7, #7]
 80090b0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80090b2:	4b11      	ldr	r3, [pc, #68]	; (80090f8 <FATFS_LinkDriverEx+0x94>)
 80090b4:	7a5b      	ldrb	r3, [r3, #9]
 80090b6:	b2db      	uxtb	r3, r3
 80090b8:	1c5a      	adds	r2, r3, #1
 80090ba:	b2d1      	uxtb	r1, r2
 80090bc:	4a0e      	ldr	r2, [pc, #56]	; (80090f8 <FATFS_LinkDriverEx+0x94>)
 80090be:	7251      	strb	r1, [r2, #9]
 80090c0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80090c2:	7dbb      	ldrb	r3, [r7, #22]
 80090c4:	3330      	adds	r3, #48	; 0x30
 80090c6:	b2da      	uxtb	r2, r3
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	3301      	adds	r3, #1
 80090d0:	223a      	movs	r2, #58	; 0x3a
 80090d2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	3302      	adds	r3, #2
 80090d8:	222f      	movs	r2, #47	; 0x2f
 80090da:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	3303      	adds	r3, #3
 80090e0:	2200      	movs	r2, #0
 80090e2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80090e4:	2300      	movs	r3, #0
 80090e6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80090e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	371c      	adds	r7, #28
 80090ee:	46bd      	mov	sp, r7
 80090f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f4:	4770      	bx	lr
 80090f6:	bf00      	nop
 80090f8:	2000023c 	.word	0x2000023c

080090fc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b082      	sub	sp, #8
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
 8009104:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009106:	2200      	movs	r2, #0
 8009108:	6839      	ldr	r1, [r7, #0]
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f7ff ffaa 	bl	8009064 <FATFS_LinkDriverEx>
 8009110:	4603      	mov	r3, r0
}
 8009112:	4618      	mov	r0, r3
 8009114:	3708      	adds	r7, #8
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}

0800911a <readBMP>:


// This function is to read N 20bits data. (N should usually equal 2, pressure + temperature)
// Takes the register, the pointer to the data (signed int), the number of 20 bits data N, the CS Port and pin, as well as the SPI port.
void readBMP(int32_t *data, uint8_t Number, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800911a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800911e:	b089      	sub	sp, #36	; 0x24
 8009120:	af00      	add	r7, sp, #0
 8009122:	60f8      	str	r0, [r7, #12]
 8009124:	607a      	str	r2, [r7, #4]
 8009126:	461a      	mov	r2, r3
 8009128:	460b      	mov	r3, r1
 800912a:	72fb      	strb	r3, [r7, #11]
 800912c:	4613      	mov	r3, r2
 800912e:	813b      	strh	r3, [r7, #8]
 8009130:	466b      	mov	r3, sp
 8009132:	461e      	mov	r6, r3
	uint16_t Size = 1 + 3*Number;
 8009134:	7afb      	ldrb	r3, [r7, #11]
 8009136:	b29b      	uxth	r3, r3
 8009138:	461a      	mov	r2, r3
 800913a:	0052      	lsls	r2, r2, #1
 800913c:	4413      	add	r3, r2
 800913e:	b29b      	uxth	r3, r3
 8009140:	3301      	adds	r3, #1
 8009142:	837b      	strh	r3, [r7, #26]
	uint8_t dataRead[Size];
 8009144:	8b79      	ldrh	r1, [r7, #26]
 8009146:	460b      	mov	r3, r1
 8009148:	3b01      	subs	r3, #1
 800914a:	617b      	str	r3, [r7, #20]
 800914c:	b28a      	uxth	r2, r1
 800914e:	f04f 0300 	mov.w	r3, #0
 8009152:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8009156:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800915a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800915e:	b28a      	uxth	r2, r1
 8009160:	f04f 0300 	mov.w	r3, #0
 8009164:	00dd      	lsls	r5, r3, #3
 8009166:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800916a:	00d4      	lsls	r4, r2, #3
 800916c:	460b      	mov	r3, r1
 800916e:	3307      	adds	r3, #7
 8009170:	08db      	lsrs	r3, r3, #3
 8009172:	00db      	lsls	r3, r3, #3
 8009174:	ebad 0d03 	sub.w	sp, sp, r3
 8009178:	466b      	mov	r3, sp
 800917a:	3300      	adds	r3, #0
 800917c:	613b      	str	r3, [r7, #16]
	dataRead[0] = BMP280_DATA_REG | 0x80; 		//for a read command MSB should be 1
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	22f7      	movs	r2, #247	; 0xf7
 8009182:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8009184:	893b      	ldrh	r3, [r7, #8]
 8009186:	2200      	movs	r2, #0
 8009188:	4619      	mov	r1, r3
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f7f9 f8ca 	bl	8002324 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 2);
 8009190:	6939      	ldr	r1, [r7, #16]
 8009192:	8b7a      	ldrh	r2, [r7, #26]
 8009194:	2302      	movs	r3, #2
 8009196:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8009198:	f7fc f9a7 	bl	80054ea <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 800919c:	893b      	ldrh	r3, [r7, #8]
 800919e:	2201      	movs	r2, #1
 80091a0:	4619      	mov	r1, r3
 80091a2:	6878      	ldr	r0, [r7, #4]
 80091a4:	f7f9 f8be 	bl	8002324 <HAL_GPIO_WritePin>

	for(uint32_t i=0;i<Number;i++){
 80091a8:	2300      	movs	r3, #0
 80091aa:	61fb      	str	r3, [r7, #28]
 80091ac:	e01f      	b.n	80091ee <readBMP+0xd4>
		*data++ = dataRead[1+3*i]<<12 | dataRead[2+3*i]<<4 | dataRead[3+3*i]; //signed int, 20 bit format !
 80091ae:	68fa      	ldr	r2, [r7, #12]
 80091b0:	1d13      	adds	r3, r2, #4
 80091b2:	60fb      	str	r3, [r7, #12]
 80091b4:	69f9      	ldr	r1, [r7, #28]
 80091b6:	460b      	mov	r3, r1
 80091b8:	005b      	lsls	r3, r3, #1
 80091ba:	440b      	add	r3, r1
 80091bc:	3301      	adds	r3, #1
 80091be:	6939      	ldr	r1, [r7, #16]
 80091c0:	5ccb      	ldrb	r3, [r1, r3]
 80091c2:	0318      	lsls	r0, r3, #12
 80091c4:	69f9      	ldr	r1, [r7, #28]
 80091c6:	460b      	mov	r3, r1
 80091c8:	005b      	lsls	r3, r3, #1
 80091ca:	440b      	add	r3, r1
 80091cc:	3302      	adds	r3, #2
 80091ce:	6939      	ldr	r1, [r7, #16]
 80091d0:	5ccb      	ldrb	r3, [r1, r3]
 80091d2:	011b      	lsls	r3, r3, #4
 80091d4:	4318      	orrs	r0, r3
 80091d6:	69fb      	ldr	r3, [r7, #28]
 80091d8:	1c59      	adds	r1, r3, #1
 80091da:	460b      	mov	r3, r1
 80091dc:	005b      	lsls	r3, r3, #1
 80091de:	440b      	add	r3, r1
 80091e0:	6939      	ldr	r1, [r7, #16]
 80091e2:	5ccb      	ldrb	r3, [r1, r3]
 80091e4:	4303      	orrs	r3, r0
 80091e6:	6013      	str	r3, [r2, #0]
	for(uint32_t i=0;i<Number;i++){
 80091e8:	69fb      	ldr	r3, [r7, #28]
 80091ea:	3301      	adds	r3, #1
 80091ec:	61fb      	str	r3, [r7, #28]
 80091ee:	7afa      	ldrb	r2, [r7, #11]
 80091f0:	69fb      	ldr	r3, [r7, #28]
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d8db      	bhi.n	80091ae <readBMP+0x94>
 80091f6:	46b5      	mov	sp, r6
	}
}
 80091f8:	bf00      	nop
 80091fa:	3724      	adds	r7, #36	; 0x24
 80091fc:	46bd      	mov	sp, r7
 80091fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08009202 <read16BMP>:


//Fct to read short uint16_t with LSB in the first position (for reading calibration parameters)
uint16_t read16BMP(uint8_t registerAdress, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009202:	b580      	push	{r7, lr}
 8009204:	b086      	sub	sp, #24
 8009206:	af00      	add	r7, sp, #0
 8009208:	60b9      	str	r1, [r7, #8]
 800920a:	607b      	str	r3, [r7, #4]
 800920c:	4603      	mov	r3, r0
 800920e:	73fb      	strb	r3, [r7, #15]
 8009210:	4613      	mov	r3, r2
 8009212:	81bb      	strh	r3, [r7, #12]
	uint16_t data = 0;
 8009214:	2300      	movs	r3, #0
 8009216:	82fb      	strh	r3, [r7, #22]
	uint16_t Size = 3;
 8009218:	2303      	movs	r3, #3
 800921a:	82bb      	strh	r3, [r7, #20]
	uint8_t dataRead[3] = {0};
 800921c:	f107 0310 	add.w	r3, r7, #16
 8009220:	2100      	movs	r1, #0
 8009222:	460a      	mov	r2, r1
 8009224:	801a      	strh	r2, [r3, #0]
 8009226:	460a      	mov	r2, r1
 8009228:	709a      	strb	r2, [r3, #2]
	dataRead[0] = registerAdress | 0x80; 	//for a read command MSB should be 1
 800922a:	7bfb      	ldrb	r3, [r7, #15]
 800922c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009230:	b2db      	uxtb	r3, r3
 8009232:	743b      	strb	r3, [r7, #16]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8009234:	89bb      	ldrh	r3, [r7, #12]
 8009236:	2200      	movs	r2, #0
 8009238:	4619      	mov	r1, r3
 800923a:	68b8      	ldr	r0, [r7, #8]
 800923c:	f7f9 f872 	bl	8002324 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*)&dataRead, Size, 10);
 8009240:	8aba      	ldrh	r2, [r7, #20]
 8009242:	f107 0110 	add.w	r1, r7, #16
 8009246:	230a      	movs	r3, #10
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f7fc f94e 	bl	80054ea <HAL_SPI_Receive>
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 800924e:	89bb      	ldrh	r3, [r7, #12]
 8009250:	2201      	movs	r2, #1
 8009252:	4619      	mov	r1, r3
 8009254:	68b8      	ldr	r0, [r7, #8]
 8009256:	f7f9 f865 	bl	8002324 <HAL_GPIO_WritePin>

	data = dataRead[2]<<8 | dataRead[1]; 	//WARNING, unusual : MSB in the second position
 800925a:	7cbb      	ldrb	r3, [r7, #18]
 800925c:	021b      	lsls	r3, r3, #8
 800925e:	b21a      	sxth	r2, r3
 8009260:	7c7b      	ldrb	r3, [r7, #17]
 8009262:	b21b      	sxth	r3, r3
 8009264:	4313      	orrs	r3, r2
 8009266:	b21b      	sxth	r3, r3
 8009268:	82fb      	strh	r3, [r7, #22]
	return data;
 800926a:	8afb      	ldrh	r3, [r7, #22]
}
 800926c:	4618      	mov	r0, r3
 800926e:	3718      	adds	r7, #24
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}

08009274 <readParamBmp>:


//This function is to read the calibration parameters from the BMP memory
void readParamBmp(param *bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b084      	sub	sp, #16
 8009278:	af00      	add	r7, sp, #0
 800927a:	60f8      	str	r0, [r7, #12]
 800927c:	60b9      	str	r1, [r7, #8]
 800927e:	603b      	str	r3, [r7, #0]
 8009280:	4613      	mov	r3, r2
 8009282:	80fb      	strh	r3, [r7, #6]
	bmp->T1 = (uint16_t) read16BMP(0x08, NSS_GPIO_Port, NSS_Pin, hspiN); 	//0x88, 0x08 since MSB added by the reading fct
 8009284:	88fa      	ldrh	r2, [r7, #6]
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	68b9      	ldr	r1, [r7, #8]
 800928a:	2008      	movs	r0, #8
 800928c:	f7ff ffb9 	bl	8009202 <read16BMP>
 8009290:	4603      	mov	r3, r0
 8009292:	461a      	mov	r2, r3
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	801a      	strh	r2, [r3, #0]
	bmp->T2 = (int16_t) read16BMP(0x0A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8A
 8009298:	88fa      	ldrh	r2, [r7, #6]
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	68b9      	ldr	r1, [r7, #8]
 800929e:	200a      	movs	r0, #10
 80092a0:	f7ff ffaf 	bl	8009202 <read16BMP>
 80092a4:	4603      	mov	r3, r0
 80092a6:	b21a      	sxth	r2, r3
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	809a      	strh	r2, [r3, #4]
	bmp->T3 = (int16_t) read16BMP(0x0C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8C
 80092ac:	88fa      	ldrh	r2, [r7, #6]
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	68b9      	ldr	r1, [r7, #8]
 80092b2:	200c      	movs	r0, #12
 80092b4:	f7ff ffa5 	bl	8009202 <read16BMP>
 80092b8:	4603      	mov	r3, r0
 80092ba:	b21a      	sxth	r2, r3
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	80da      	strh	r2, [r3, #6]
	bmp->P1 = (uint16_t) read16BMP(0x0E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x8E
 80092c0:	88fa      	ldrh	r2, [r7, #6]
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	68b9      	ldr	r1, [r7, #8]
 80092c6:	200e      	movs	r0, #14
 80092c8:	f7ff ff9b 	bl	8009202 <read16BMP>
 80092cc:	4603      	mov	r3, r0
 80092ce:	461a      	mov	r2, r3
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	805a      	strh	r2, [r3, #2]
	bmp->P2 = (int16_t) read16BMP(0x10, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x90
 80092d4:	88fa      	ldrh	r2, [r7, #6]
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	68b9      	ldr	r1, [r7, #8]
 80092da:	2010      	movs	r0, #16
 80092dc:	f7ff ff91 	bl	8009202 <read16BMP>
 80092e0:	4603      	mov	r3, r0
 80092e2:	b21a      	sxth	r2, r3
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	811a      	strh	r2, [r3, #8]
	bmp->P3 = (int16_t) read16BMP(0x12, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x92
 80092e8:	88fa      	ldrh	r2, [r7, #6]
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	68b9      	ldr	r1, [r7, #8]
 80092ee:	2012      	movs	r0, #18
 80092f0:	f7ff ff87 	bl	8009202 <read16BMP>
 80092f4:	4603      	mov	r3, r0
 80092f6:	b21a      	sxth	r2, r3
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	815a      	strh	r2, [r3, #10]
	bmp->P4 = (int16_t) read16BMP(0x14, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x94
 80092fc:	88fa      	ldrh	r2, [r7, #6]
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	68b9      	ldr	r1, [r7, #8]
 8009302:	2014      	movs	r0, #20
 8009304:	f7ff ff7d 	bl	8009202 <read16BMP>
 8009308:	4603      	mov	r3, r0
 800930a:	b21a      	sxth	r2, r3
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	819a      	strh	r2, [r3, #12]
	bmp->P5 = (int16_t) read16BMP(0x16, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x96
 8009310:	88fa      	ldrh	r2, [r7, #6]
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	68b9      	ldr	r1, [r7, #8]
 8009316:	2016      	movs	r0, #22
 8009318:	f7ff ff73 	bl	8009202 <read16BMP>
 800931c:	4603      	mov	r3, r0
 800931e:	b21a      	sxth	r2, r3
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	81da      	strh	r2, [r3, #14]
	bmp->P6 = (int16_t) read16BMP(0x18, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x98
 8009324:	88fa      	ldrh	r2, [r7, #6]
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	68b9      	ldr	r1, [r7, #8]
 800932a:	2018      	movs	r0, #24
 800932c:	f7ff ff69 	bl	8009202 <read16BMP>
 8009330:	4603      	mov	r3, r0
 8009332:	b21a      	sxth	r2, r3
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	821a      	strh	r2, [r3, #16]
	bmp->P7 = (int16_t) read16BMP(0x1A, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9A
 8009338:	88fa      	ldrh	r2, [r7, #6]
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	68b9      	ldr	r1, [r7, #8]
 800933e:	201a      	movs	r0, #26
 8009340:	f7ff ff5f 	bl	8009202 <read16BMP>
 8009344:	4603      	mov	r3, r0
 8009346:	b21a      	sxth	r2, r3
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	825a      	strh	r2, [r3, #18]
	bmp->P8 = (int16_t) read16BMP(0x1C, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9C
 800934c:	88fa      	ldrh	r2, [r7, #6]
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	68b9      	ldr	r1, [r7, #8]
 8009352:	201c      	movs	r0, #28
 8009354:	f7ff ff55 	bl	8009202 <read16BMP>
 8009358:	4603      	mov	r3, r0
 800935a:	b21a      	sxth	r2, r3
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	829a      	strh	r2, [r3, #20]
	bmp->P9 = (int16_t) read16BMP(0x1E, NSS_GPIO_Port, NSS_Pin, hspiN);	//0x9E
 8009360:	88fa      	ldrh	r2, [r7, #6]
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	68b9      	ldr	r1, [r7, #8]
 8009366:	201e      	movs	r0, #30
 8009368:	f7ff ff4b 	bl	8009202 <read16BMP>
 800936c:	4603      	mov	r3, r0
 800936e:	b21a      	sxth	r2, r3
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	82da      	strh	r2, [r3, #22]
}
 8009374:	bf00      	nop
 8009376:	3710      	adds	r7, #16
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}

0800937c <initBMP>:


// Initialize the BMP sensors, take NSS pin and port and SPI port.
// Return 1 is successful, 0 otherwise
uint32_t initBMP(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b088      	sub	sp, #32
 8009380:	af02      	add	r7, sp, #8
 8009382:	60f8      	str	r0, [r7, #12]
 8009384:	460b      	mov	r3, r1
 8009386:	607a      	str	r2, [r7, #4]
 8009388:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 800938a:	2300      	movs	r3, #0
 800938c:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800938e:	2300      	movs	r3, #0
 8009390:	74fb      	strb	r3, [r7, #19]

	read8(BMP280_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 8009392:	897a      	ldrh	r2, [r7, #10]
 8009394:	f107 0113 	add.w	r1, r7, #19
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	9300      	str	r3, [sp, #0]
 800939c:	4613      	mov	r3, r2
 800939e:	68fa      	ldr	r2, [r7, #12]
 80093a0:	20d0      	movs	r0, #208	; 0xd0
 80093a2:	f002 fd58 	bl	800be56 <read8>
	if(dataRead == BMP280_ID){verif = 1;}
 80093a6:	7cfb      	ldrb	r3, [r7, #19]
 80093a8:	2b58      	cmp	r3, #88	; 0x58
 80093aa:	d101      	bne.n	80093b0 <initBMP+0x34>
 80093ac:	2301      	movs	r3, #1
 80093ae:	617b      	str	r3, [r7, #20]

	write8(BMP280_RESET_REG, BMP280_RESET_CMD, NSS_GPIO_Port, NSS_Pin, hspiN);
 80093b0:	897a      	ldrh	r2, [r7, #10]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	9300      	str	r3, [sp, #0]
 80093b6:	4613      	mov	r3, r2
 80093b8:	68fa      	ldr	r2, [r7, #12]
 80093ba:	21b6      	movs	r1, #182	; 0xb6
 80093bc:	20e0      	movs	r0, #224	; 0xe0
 80093be:	f002 fd0b 	bl	800bdd8 <write8>
	HAL_Delay(10);
 80093c2:	200a      	movs	r0, #10
 80093c4:	f7f7 feae 	bl	8001124 <HAL_Delay>
	if(write8(BMP280_CTRL_MEAS, BMP280_OVERSAMPL_TEMP | BMP280_OVERSAMPL_PRESS | BMP280_MODE_NORMAL, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80093c8:	897a      	ldrh	r2, [r7, #10]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	9300      	str	r3, [sp, #0]
 80093ce:	4613      	mov	r3, r2
 80093d0:	68fa      	ldr	r2, [r7, #12]
 80093d2:	2133      	movs	r1, #51	; 0x33
 80093d4:	2074      	movs	r0, #116	; 0x74
 80093d6:	f002 fcff 	bl	800bdd8 <write8>
 80093da:	4603      	mov	r3, r0
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d001      	beq.n	80093e4 <initBMP+0x68>
 80093e0:	2300      	movs	r3, #0
 80093e2:	617b      	str	r3, [r7, #20]
	if(write8(BMP280_CONFIG, BMP280_TSB_05 | BMP280_IRR_8 | BMP280_EN_SPI3, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80093e4:	897a      	ldrh	r2, [r7, #10]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	9300      	str	r3, [sp, #0]
 80093ea:	4613      	mov	r3, r2
 80093ec:	68fa      	ldr	r2, [r7, #12]
 80093ee:	210c      	movs	r1, #12
 80093f0:	2075      	movs	r0, #117	; 0x75
 80093f2:	f002 fcf1 	bl	800bdd8 <write8>
 80093f6:	4603      	mov	r3, r0
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	d001      	beq.n	8009400 <initBMP+0x84>
 80093fc:	2300      	movs	r3, #0
 80093fe:	617b      	str	r3, [r7, #20]

	return verif;
 8009400:	697b      	ldr	r3, [r7, #20]
}
 8009402:	4618      	mov	r0, r3
 8009404:	3718      	adds	r7, #24
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}

0800940a <bmpCompensate>:

// Compensate the raw reading adc_T and adc_P from the baro
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C
// divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void bmpCompensate(int32_t bmpRaw[2], int32_t *bmpCompensated, param Bmp)
{
 800940a:	b082      	sub	sp, #8
 800940c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009410:	b0a6      	sub	sp, #152	; 0x98
 8009412:	af00      	add	r7, sp, #0
 8009414:	66f8      	str	r0, [r7, #108]	; 0x6c
 8009416:	66b9      	str	r1, [r7, #104]	; 0x68
 8009418:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800941c:	e881 000c 	stmia.w	r1, {r2, r3}
	int32_t t_fine;
	int32_t var1, var2, T;
	var1 = ((((bmpRaw[1]>>3) - ((int32_t)Bmp.T1<<1))) * ((int32_t)Bmp.T2)) >> 11;
 8009420:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009422:	3304      	adds	r3, #4
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	10da      	asrs	r2, r3, #3
 8009428:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 800942c:	005b      	lsls	r3, r3, #1
 800942e:	1ad2      	subs	r2, r2, r3
 8009430:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	; 0xbc
 8009434:	fb03 f302 	mul.w	r3, r3, r2
 8009438:	12db      	asrs	r3, r3, #11
 800943a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	var2 = (((((bmpRaw[1]>>4) - ((int32_t)Bmp.T1)) * ((bmpRaw[1]>>4) - ((int32_t)Bmp.T1))) >> 12) * ((int32_t)Bmp.T3)) >> 14;
 800943e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009440:	3304      	adds	r3, #4
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	111a      	asrs	r2, r3, #4
 8009446:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 800944a:	1ad1      	subs	r1, r2, r3
 800944c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800944e:	3304      	adds	r3, #4
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	111a      	asrs	r2, r3, #4
 8009454:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8009458:	1ad3      	subs	r3, r2, r3
 800945a:	fb03 f301 	mul.w	r3, r3, r1
 800945e:	131a      	asrs	r2, r3, #12
 8009460:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	; 0xbe
 8009464:	fb03 f302 	mul.w	r3, r3, r2
 8009468:	139b      	asrs	r3, r3, #14
 800946a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	t_fine = var1 + var2;
 800946e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009472:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009476:	4413      	add	r3, r2
 8009478:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	T = (t_fine * 5 +128) >> 8;
 800947c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8009480:	4613      	mov	r3, r2
 8009482:	009b      	lsls	r3, r3, #2
 8009484:	4413      	add	r3, r2
 8009486:	3380      	adds	r3, #128	; 0x80
 8009488:	121b      	asrs	r3, r3, #8
 800948a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	*bmpCompensated++ = T;
 800948e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009490:	1d13      	adds	r3, r2, #4
 8009492:	66bb      	str	r3, [r7, #104]	; 0x68
 8009494:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009498:	6013      	str	r3, [r2, #0]

	int64_t var11, var22, p;
	var11 = ((int64_t)t_fine) - 128000;
 800949a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800949e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80094a2:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 80094a6:	f144 34ff 	adc.w	r4, r4, #4294967295
 80094aa:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var22 = var11 * var11 * (int64_t)Bmp.P6;
 80094ae:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80094b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80094b6:	fb03 f102 	mul.w	r1, r3, r2
 80094ba:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80094be:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80094c2:	fb03 f302 	mul.w	r3, r3, r2
 80094c6:	18cc      	adds	r4, r1, r3
 80094c8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80094cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80094d0:	fba2 0103 	umull	r0, r1, r2, r3
 80094d4:	1863      	adds	r3, r4, r1
 80094d6:	4619      	mov	r1, r3
 80094d8:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	; 0xc8
 80094dc:	b21b      	sxth	r3, r3
 80094de:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80094e2:	fb03 f501 	mul.w	r5, r3, r1
 80094e6:	fb00 f204 	mul.w	r2, r0, r4
 80094ea:	442a      	add	r2, r5
 80094ec:	fba0 3403 	umull	r3, r4, r0, r3
 80094f0:	4422      	add	r2, r4
 80094f2:	4614      	mov	r4, r2
 80094f4:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 80094f8:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + ((var11*(int64_t)Bmp.P5)<<17);
 80094fc:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	; 0xc6
 8009500:	b21b      	sxth	r3, r3
 8009502:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009506:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800950a:	fb04 f102 	mul.w	r1, r4, r2
 800950e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009512:	fb03 f202 	mul.w	r2, r3, r2
 8009516:	4411      	add	r1, r2
 8009518:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800951c:	fba2 3403 	umull	r3, r4, r2, r3
 8009520:	190a      	adds	r2, r1, r4
 8009522:	4614      	mov	r4, r2
 8009524:	ea4f 4944 	mov.w	r9, r4, lsl #17
 8009528:	ea49 39d3 	orr.w	r9, r9, r3, lsr #15
 800952c:	ea4f 4843 	mov.w	r8, r3, lsl #17
 8009530:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8009534:	eb13 0308 	adds.w	r3, r3, r8
 8009538:	eb44 0409 	adc.w	r4, r4, r9
 800953c:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var22 = var22 + (((int64_t)Bmp.P4)<<35);
 8009540:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	; 0xc4
 8009544:	b21b      	sxth	r3, r3
 8009546:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800954a:	00db      	lsls	r3, r3, #3
 800954c:	60fb      	str	r3, [r7, #12]
 800954e:	2300      	movs	r3, #0
 8009550:	60bb      	str	r3, [r7, #8]
 8009552:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8009556:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800955a:	18c9      	adds	r1, r1, r3
 800955c:	eb42 0204 	adc.w	r2, r2, r4
 8009560:	460b      	mov	r3, r1
 8009562:	4614      	mov	r4, r2
 8009564:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	var11 = ((var11 * var11 * (int64_t)Bmp.P3)>>8) + ((var11 * (int64_t)Bmp.P2)<<12);
 8009568:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800956c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009570:	fb03 f102 	mul.w	r1, r3, r2
 8009574:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009578:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800957c:	fb03 f302 	mul.w	r3, r3, r2
 8009580:	18cc      	adds	r4, r1, r3
 8009582:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009586:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800958a:	fba2 0103 	umull	r0, r1, r2, r3
 800958e:	1863      	adds	r3, r4, r1
 8009590:	4619      	mov	r1, r3
 8009592:	f9b7 30c2 	ldrsh.w	r3, [r7, #194]	; 0xc2
 8009596:	b21b      	sxth	r3, r3
 8009598:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800959c:	fb03 f501 	mul.w	r5, r3, r1
 80095a0:	fb00 f204 	mul.w	r2, r0, r4
 80095a4:	442a      	add	r2, r5
 80095a6:	fba0 3403 	umull	r3, r4, r0, r3
 80095aa:	4422      	add	r2, r4
 80095ac:	4614      	mov	r4, r2
 80095ae:	0a1a      	lsrs	r2, r3, #8
 80095b0:	663a      	str	r2, [r7, #96]	; 0x60
 80095b2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80095b4:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 80095b8:	663a      	str	r2, [r7, #96]	; 0x60
 80095ba:	1223      	asrs	r3, r4, #8
 80095bc:	667b      	str	r3, [r7, #100]	; 0x64
 80095be:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	; 0xc0
 80095c2:	b21b      	sxth	r3, r3
 80095c4:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80095c8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80095cc:	fb04 f102 	mul.w	r1, r4, r2
 80095d0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80095d4:	fb03 f202 	mul.w	r2, r3, r2
 80095d8:	4411      	add	r1, r2
 80095da:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80095de:	fba2 3403 	umull	r3, r4, r2, r3
 80095e2:	190a      	adds	r2, r1, r4
 80095e4:	4614      	mov	r4, r2
 80095e6:	0322      	lsls	r2, r4, #12
 80095e8:	65fa      	str	r2, [r7, #92]	; 0x5c
 80095ea:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80095ec:	ea42 5213 	orr.w	r2, r2, r3, lsr #20
 80095f0:	65fa      	str	r2, [r7, #92]	; 0x5c
 80095f2:	031b      	lsls	r3, r3, #12
 80095f4:	65bb      	str	r3, [r7, #88]	; 0x58
 80095f6:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 80095fa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80095fe:	185b      	adds	r3, r3, r1
 8009600:	eb44 0402 	adc.w	r4, r4, r2
 8009604:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	var11 = (((((int64_t)1)<<47)+var11))*((int64_t)Bmp.P1)>>33;
 8009608:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 800960c:	1c19      	adds	r1, r3, #0
 800960e:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 8009612:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8009616:	b29b      	uxth	r3, r3
 8009618:	f04f 0400 	mov.w	r4, #0
 800961c:	fb03 f502 	mul.w	r5, r3, r2
 8009620:	fb01 f004 	mul.w	r0, r1, r4
 8009624:	4428      	add	r0, r5
 8009626:	fba1 3403 	umull	r3, r4, r1, r3
 800962a:	1902      	adds	r2, r0, r4
 800962c:	4614      	mov	r4, r2
 800962e:	1062      	asrs	r2, r4, #1
 8009630:	603a      	str	r2, [r7, #0]
 8009632:	17e3      	asrs	r3, r4, #31
 8009634:	607b      	str	r3, [r7, #4]
 8009636:	e897 0018 	ldmia.w	r7, {r3, r4}
 800963a:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	if(var1==0){
 800963e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009642:	2b00      	cmp	r3, #0
 8009644:	d103      	bne.n	800964e <bmpCompensate+0x244>
		*bmpCompensated = (uint32_t) 0;
 8009646:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009648:	2200      	movs	r2, #0
 800964a:	601a      	str	r2, [r3, #0]
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
		*bmpCompensated = (uint32_t) p;
	}
}
 800964c:	e0d9      	b.n	8009802 <bmpCompensate+0x3f8>
		p = 1048576-bmpRaw[0];
 800964e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8009656:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800965a:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		p = (((p<<31)-var22)*3125)/var11;
 800965e:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8009662:	07e2      	lsls	r2, r4, #31
 8009664:	657a      	str	r2, [r7, #84]	; 0x54
 8009666:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009668:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 800966c:	657a      	str	r2, [r7, #84]	; 0x54
 800966e:	07db      	lsls	r3, r3, #31
 8009670:	653b      	str	r3, [r7, #80]	; 0x50
 8009672:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8009676:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800967a:	1ac9      	subs	r1, r1, r3
 800967c:	eb62 0204 	sbc.w	r2, r2, r4
 8009680:	460b      	mov	r3, r1
 8009682:	4614      	mov	r4, r2
 8009684:	18db      	adds	r3, r3, r3
 8009686:	eb44 0404 	adc.w	r4, r4, r4
 800968a:	185b      	adds	r3, r3, r1
 800968c:	eb44 0402 	adc.w	r4, r4, r2
 8009690:	01a0      	lsls	r0, r4, #6
 8009692:	6378      	str	r0, [r7, #52]	; 0x34
 8009694:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009696:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 800969a:	6378      	str	r0, [r7, #52]	; 0x34
 800969c:	0198      	lsls	r0, r3, #6
 800969e:	6338      	str	r0, [r7, #48]	; 0x30
 80096a0:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 80096a4:	eb18 0803 	adds.w	r8, r8, r3
 80096a8:	eb49 0904 	adc.w	r9, r9, r4
 80096ac:	4643      	mov	r3, r8
 80096ae:	464c      	mov	r4, r9
 80096b0:	00a0      	lsls	r0, r4, #2
 80096b2:	62f8      	str	r0, [r7, #44]	; 0x2c
 80096b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80096b6:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 80096ba:	62f8      	str	r0, [r7, #44]	; 0x2c
 80096bc:	009b      	lsls	r3, r3, #2
 80096be:	62bb      	str	r3, [r7, #40]	; 0x28
 80096c0:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80096c4:	185b      	adds	r3, r3, r1
 80096c6:	eb44 0402 	adc.w	r4, r4, r2
 80096ca:	00a0      	lsls	r0, r4, #2
 80096cc:	6278      	str	r0, [r7, #36]	; 0x24
 80096ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80096d0:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 80096d4:	6278      	str	r0, [r7, #36]	; 0x24
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	623b      	str	r3, [r7, #32]
 80096da:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80096de:	eb13 0801 	adds.w	r8, r3, r1
 80096e2:	eb44 0902 	adc.w	r9, r4, r2
 80096e6:	4640      	mov	r0, r8
 80096e8:	4649      	mov	r1, r9
 80096ea:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80096ee:	f7f7 facf 	bl	8000c90 <__aeabi_ldivmod>
 80096f2:	4603      	mov	r3, r0
 80096f4:	460c      	mov	r4, r1
 80096f6:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		var11 = (((int64_t)Bmp.P9) * (p>>13) * (p>>13)) >> 25;
 80096fa:	f9b7 30ce 	ldrsh.w	r3, [r7, #206]	; 0xce
 80096fe:	b218      	sxth	r0, r3
 8009700:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8009704:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8009708:	0b5a      	lsrs	r2, r3, #13
 800970a:	64ba      	str	r2, [r7, #72]	; 0x48
 800970c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800970e:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 8009712:	64ba      	str	r2, [r7, #72]	; 0x48
 8009714:	1363      	asrs	r3, r4, #13
 8009716:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009718:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800971c:	4623      	mov	r3, r4
 800971e:	fb03 f201 	mul.w	r2, r3, r1
 8009722:	462b      	mov	r3, r5
 8009724:	fb00 f303 	mul.w	r3, r0, r3
 8009728:	441a      	add	r2, r3
 800972a:	4623      	mov	r3, r4
 800972c:	fba0 3403 	umull	r3, r4, r0, r3
 8009730:	4422      	add	r2, r4
 8009732:	4614      	mov	r4, r2
 8009734:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8009738:	ea4f 3a51 	mov.w	sl, r1, lsr #13
 800973c:	ea4a 4ac2 	orr.w	sl, sl, r2, lsl #19
 8009740:	ea4f 3b62 	mov.w	fp, r2, asr #13
 8009744:	fb0a f104 	mul.w	r1, sl, r4
 8009748:	fb03 f20b 	mul.w	r2, r3, fp
 800974c:	440a      	add	r2, r1
 800974e:	fba3 340a 	umull	r3, r4, r3, sl
 8009752:	4422      	add	r2, r4
 8009754:	4614      	mov	r4, r2
 8009756:	0e5a      	lsrs	r2, r3, #25
 8009758:	61ba      	str	r2, [r7, #24]
 800975a:	69ba      	ldr	r2, [r7, #24]
 800975c:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8009760:	61ba      	str	r2, [r7, #24]
 8009762:	1663      	asrs	r3, r4, #25
 8009764:	61fb      	str	r3, [r7, #28]
 8009766:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800976a:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
		var22 = (((int64_t)Bmp.P8) * p) >> 19;
 800976e:	f9b7 30cc 	ldrsh.w	r3, [r7, #204]	; 0xcc
 8009772:	b21b      	sxth	r3, r3
 8009774:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009778:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800977a:	fb04 f102 	mul.w	r1, r4, r2
 800977e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009780:	fb03 f202 	mul.w	r2, r3, r2
 8009784:	440a      	add	r2, r1
 8009786:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8009788:	fba1 3403 	umull	r3, r4, r1, r3
 800978c:	4422      	add	r2, r4
 800978e:	4614      	mov	r4, r2
 8009790:	0cda      	lsrs	r2, r3, #19
 8009792:	613a      	str	r2, [r7, #16]
 8009794:	693a      	ldr	r2, [r7, #16]
 8009796:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 800979a:	613a      	str	r2, [r7, #16]
 800979c:	14e3      	asrs	r3, r4, #19
 800979e:	617b      	str	r3, [r7, #20]
 80097a0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80097a4:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		p = ((p + var11 + var22) >> 8) + (((int64_t)Bmp.P7)<<4);
 80097a8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 80097ac:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80097b0:	18c9      	adds	r1, r1, r3
 80097b2:	eb42 0204 	adc.w	r2, r2, r4
 80097b6:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 80097ba:	185b      	adds	r3, r3, r1
 80097bc:	eb44 0402 	adc.w	r4, r4, r2
 80097c0:	0a1a      	lsrs	r2, r3, #8
 80097c2:	643a      	str	r2, [r7, #64]	; 0x40
 80097c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80097c6:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 80097ca:	643a      	str	r2, [r7, #64]	; 0x40
 80097cc:	1223      	asrs	r3, r4, #8
 80097ce:	647b      	str	r3, [r7, #68]	; 0x44
 80097d0:	f9b7 30ca 	ldrsh.w	r3, [r7, #202]	; 0xca
 80097d4:	b21b      	sxth	r3, r3
 80097d6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80097da:	0122      	lsls	r2, r4, #4
 80097dc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80097de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80097e0:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 80097e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80097e6:	011b      	lsls	r3, r3, #4
 80097e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80097ea:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80097ee:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 80097f2:	185b      	adds	r3, r3, r1
 80097f4:	eb44 0402 	adc.w	r4, r4, r2
 80097f8:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		*bmpCompensated = (uint32_t) p;
 80097fc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80097fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009800:	601a      	str	r2, [r3, #0]
}
 8009802:	bf00      	nop
 8009804:	3798      	adds	r7, #152	; 0x98
 8009806:	46bd      	mov	sp, r7
 8009808:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800980c:	b002      	add	sp, #8
 800980e:	4770      	bx	lr

08009810 <readBMPCal>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 34us
//This function read the data from the BMP and compensate it, result is in bmpCompensated (pressure and temperature)
void readBMPCal(int32_t *bmpCompensated, param Bmp, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009810:	b084      	sub	sp, #16
 8009812:	b5b0      	push	{r4, r5, r7, lr}
 8009814:	b088      	sub	sp, #32
 8009816:	af04      	add	r7, sp, #16
 8009818:	6078      	str	r0, [r7, #4]
 800981a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800981e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int32_t bmpRaw[2] = {0};
 8009822:	f107 0308 	add.w	r3, r7, #8
 8009826:	2200      	movs	r2, #0
 8009828:	601a      	str	r2, [r3, #0]
 800982a:	605a      	str	r2, [r3, #4]
	readBMP((int32_t*)&bmpRaw, 2, NSS_GPIO_Port, NSS_Pin, hspiN); //Read BMP data registers
 800982c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8009830:	f107 0008 	add.w	r0, r7, #8
 8009834:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009836:	9300      	str	r3, [sp, #0]
 8009838:	4613      	mov	r3, r2
 800983a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800983c:	2102      	movs	r1, #2
 800983e:	f7ff fc6c 	bl	800911a <readBMP>
	bmpCompensate(bmpRaw, bmpCompensated, Bmp);
 8009842:	f107 0508 	add.w	r5, r7, #8
 8009846:	466c      	mov	r4, sp
 8009848:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800984c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800984e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8009852:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009856:	cb0c      	ldmia	r3, {r2, r3}
 8009858:	6879      	ldr	r1, [r7, #4]
 800985a:	4628      	mov	r0, r5
 800985c:	f7ff fdd5 	bl	800940a <bmpCompensate>
}
 8009860:	bf00      	nop
 8009862:	3710      	adds	r7, #16
 8009864:	46bd      	mov	sp, r7
 8009866:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800986a:	b004      	add	sp, #16
 800986c:	4770      	bx	lr
	...

08009870 <convBMP>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 12us
// Convert data into float to debug, check, processing, takes as input int32_t and float (booth 2 values)
// T is given with a resolution of 0.01DegC, ie "5123" = 51.23C, divide p value to get the pressure in Pa. "24674867" = 24674867/256 = 96386.2 Pa
void convBMP(int32_t *bmpCompensated, float *bmpConv)
{
 8009870:	b590      	push	{r4, r7, lr}
 8009872:	b083      	sub	sp, #12
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
 8009878:	6039      	str	r1, [r7, #0]
	bmpConv[0] = bmpCompensated[0] / 100.0;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	4618      	mov	r0, r3
 8009880:	f7f6 fe78 	bl	8000574 <__aeabi_i2d>
 8009884:	f04f 0200 	mov.w	r2, #0
 8009888:	4b12      	ldr	r3, [pc, #72]	; (80098d4 <convBMP+0x64>)
 800988a:	f7f7 f803 	bl	8000894 <__aeabi_ddiv>
 800988e:	4603      	mov	r3, r0
 8009890:	460c      	mov	r4, r1
 8009892:	4618      	mov	r0, r3
 8009894:	4621      	mov	r1, r4
 8009896:	f7f7 f9ab 	bl	8000bf0 <__aeabi_d2f>
 800989a:	4602      	mov	r2, r0
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	601a      	str	r2, [r3, #0]
	bmpConv[1] = bmpCompensated[1] / 256.0;
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	1d1c      	adds	r4, r3, #4
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	3304      	adds	r3, #4
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	4618      	mov	r0, r3
 80098ac:	f7f6 fe62 	bl	8000574 <__aeabi_i2d>
 80098b0:	f04f 0200 	mov.w	r2, #0
 80098b4:	4b08      	ldr	r3, [pc, #32]	; (80098d8 <convBMP+0x68>)
 80098b6:	f7f6 ffed 	bl	8000894 <__aeabi_ddiv>
 80098ba:	4602      	mov	r2, r0
 80098bc:	460b      	mov	r3, r1
 80098be:	4610      	mov	r0, r2
 80098c0:	4619      	mov	r1, r3
 80098c2:	f7f7 f995 	bl	8000bf0 <__aeabi_d2f>
 80098c6:	4603      	mov	r3, r0
 80098c8:	6023      	str	r3, [r4, #0]
}
 80098ca:	bf00      	nop
 80098cc:	370c      	adds	r7, #12
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd90      	pop	{r4, r7, pc}
 80098d2:	bf00      	nop
 80098d4:	40590000 	.word	0x40590000
 80098d8:	40700000 	.word	0x40700000

080098dc <initIMU_slow>:

	return verif;
}

uint32_t initIMU_slow(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b088      	sub	sp, #32
 80098e0:	af02      	add	r7, sp, #8
 80098e2:	60f8      	str	r0, [r7, #12]
 80098e4:	460b      	mov	r3, r1
 80098e6:	607a      	str	r2, [r7, #4]
 80098e8:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 80098ea:	2300      	movs	r3, #0
 80098ec:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 80098ee:	2300      	movs	r3, #0
 80098f0:	74fb      	strb	r3, [r7, #19]

	read8(ICM_REG_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 80098f2:	897a      	ldrh	r2, [r7, #10]
 80098f4:	f107 0113 	add.w	r1, r7, #19
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	9300      	str	r3, [sp, #0]
 80098fc:	4613      	mov	r3, r2
 80098fe:	68fa      	ldr	r2, [r7, #12]
 8009900:	2075      	movs	r0, #117	; 0x75
 8009902:	f002 faa8 	bl	800be56 <read8>
	if(dataRead == ICM_CMD_ID){verif = 1;}
 8009906:	7cfb      	ldrb	r3, [r7, #19]
 8009908:	2b12      	cmp	r3, #18
 800990a:	d101      	bne.n	8009910 <initIMU_slow+0x34>
 800990c:	2301      	movs	r3, #1
 800990e:	617b      	str	r3, [r7, #20]

	write8(ICM_REG_PWR_MGMT_1, ICM_CMD_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 8009910:	897a      	ldrh	r2, [r7, #10]
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	9300      	str	r3, [sp, #0]
 8009916:	4613      	mov	r3, r2
 8009918:	68fa      	ldr	r2, [r7, #12]
 800991a:	2180      	movs	r1, #128	; 0x80
 800991c:	206b      	movs	r0, #107	; 0x6b
 800991e:	f002 fa5b 	bl	800bdd8 <write8>
	HAL_Delay(10);
 8009922:	200a      	movs	r0, #10
 8009924:	f7f7 fbfe 	bl	8001124 <HAL_Delay>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_RESET_FIFO		, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 8009928:	897a      	ldrh	r2, [r7, #10]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	9300      	str	r3, [sp, #0]
 800992e:	4613      	mov	r3, r2
 8009930:	68fa      	ldr	r2, [r7, #12]
 8009932:	2144      	movs	r1, #68	; 0x44
 8009934:	206a      	movs	r0, #106	; 0x6a
 8009936:	f002 fa4f 	bl	800bdd8 <write8>
	write8(ICM_REG_USER_CONTROL			, ICM_CMD_ENABLE_FIFO_OP	, NSS_GPIO_Port, NSS_Pin, hspiN); //autoclears
 800993a:	897a      	ldrh	r2, [r7, #10]
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	9300      	str	r3, [sp, #0]
 8009940:	4613      	mov	r3, r2
 8009942:	68fa      	ldr	r2, [r7, #12]
 8009944:	2141      	movs	r1, #65	; 0x41
 8009946:	206a      	movs	r0, #106	; 0x6a
 8009948:	f002 fa46 	bl	800bdd8 <write8>
	if(write8(ICM_REG_I2C_INTERFACE		, ICM_CMD_DISABLE_I2C		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 800994c:	897a      	ldrh	r2, [r7, #10]
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	9300      	str	r3, [sp, #0]
 8009952:	4613      	mov	r3, r2
 8009954:	68fa      	ldr	r2, [r7, #12]
 8009956:	2140      	movs	r1, #64	; 0x40
 8009958:	2070      	movs	r0, #112	; 0x70
 800995a:	f002 fa3d 	bl	800bdd8 <write8>
 800995e:	4603      	mov	r3, r0
 8009960:	2b01      	cmp	r3, #1
 8009962:	d001      	beq.n	8009968 <initIMU_slow+0x8c>
 8009964:	2300      	movs	r3, #0
 8009966:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_1		, ICM_CMD_CLOCK_SOURCE		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009968:	897a      	ldrh	r2, [r7, #10]
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	9300      	str	r3, [sp, #0]
 800996e:	4613      	mov	r3, r2
 8009970:	68fa      	ldr	r2, [r7, #12]
 8009972:	2101      	movs	r1, #1
 8009974:	206b      	movs	r0, #107	; 0x6b
 8009976:	f002 fa2f 	bl	800bdd8 <write8>
 800997a:	4603      	mov	r3, r0
 800997c:	2b01      	cmp	r3, #1
 800997e:	d001      	beq.n	8009984 <initIMU_slow+0xa8>
 8009980:	2300      	movs	r3, #0
 8009982:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_PWR_MGMT_2		, ICM_CMD_ENABLE_ACC_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009984:	897a      	ldrh	r2, [r7, #10]
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	9300      	str	r3, [sp, #0]
 800998a:	4613      	mov	r3, r2
 800998c:	68fa      	ldr	r2, [r7, #12]
 800998e:	2100      	movs	r1, #0
 8009990:	206c      	movs	r0, #108	; 0x6c
 8009992:	f002 fa21 	bl	800bdd8 <write8>
 8009996:	4603      	mov	r3, r0
 8009998:	2b01      	cmp	r3, #1
 800999a:	d001      	beq.n	80099a0 <initIMU_slow+0xc4>
 800999c:	2300      	movs	r3, #0
 800999e:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG		, ICM_CMD_SCALE16G_ACC		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80099a0:	897a      	ldrh	r2, [r7, #10]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	9300      	str	r3, [sp, #0]
 80099a6:	4613      	mov	r3, r2
 80099a8:	68fa      	ldr	r2, [r7, #12]
 80099aa:	2118      	movs	r1, #24
 80099ac:	201c      	movs	r0, #28
 80099ae:	f002 fa13 	bl	800bdd8 <write8>
 80099b2:	4603      	mov	r3, r0
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d001      	beq.n	80099bc <initIMU_slow+0xe0>
 80099b8:	2300      	movs	r3, #0
 80099ba:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_GYRO_CONFIG		, ICM_CMD_SCALE1000DPS_GYRO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80099bc:	897a      	ldrh	r2, [r7, #10]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	9300      	str	r3, [sp, #0]
 80099c2:	4613      	mov	r3, r2
 80099c4:	68fa      	ldr	r2, [r7, #12]
 80099c6:	2110      	movs	r1, #16
 80099c8:	201b      	movs	r0, #27
 80099ca:	f002 fa05 	bl	800bdd8 <write8>
 80099ce:	4603      	mov	r3, r0
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d001      	beq.n	80099d8 <initIMU_slow+0xfc>
 80099d4:	2300      	movs	r3, #0
 80099d6:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_ACCEL_CONFIG2		, ICM_CMD_LPFACC_99			, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80099d8:	897a      	ldrh	r2, [r7, #10]
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	9300      	str	r3, [sp, #0]
 80099de:	4613      	mov	r3, r2
 80099e0:	68fa      	ldr	r2, [r7, #12]
 80099e2:	2102      	movs	r1, #2
 80099e4:	201d      	movs	r0, #29
 80099e6:	f002 f9f7 	bl	800bdd8 <write8>
 80099ea:	4603      	mov	r3, r0
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d001      	beq.n	80099f4 <initIMU_slow+0x118>
 80099f0:	2300      	movs	r3, #0
 80099f2:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_CONFIG			, ICM_CMD_LPFGYRO_92		, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 80099f4:	897a      	ldrh	r2, [r7, #10]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	9300      	str	r3, [sp, #0]
 80099fa:	4613      	mov	r3, r2
 80099fc:	68fa      	ldr	r2, [r7, #12]
 80099fe:	2102      	movs	r1, #2
 8009a00:	201a      	movs	r0, #26
 8009a02:	f002 f9e9 	bl	800bdd8 <write8>
 8009a06:	4603      	mov	r3, r0
 8009a08:	2b01      	cmp	r3, #1
 8009a0a:	d001      	beq.n	8009a10 <initIMU_slow+0x134>
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	617b      	str	r3, [r7, #20]
	if(write8(ICM_REG_SMPLRT_DIV		, ICM_CMD_SAMPLE_4			, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009a10:	897a      	ldrh	r2, [r7, #10]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	9300      	str	r3, [sp, #0]
 8009a16:	4613      	mov	r3, r2
 8009a18:	68fa      	ldr	r2, [r7, #12]
 8009a1a:	21f9      	movs	r1, #249	; 0xf9
 8009a1c:	2019      	movs	r0, #25
 8009a1e:	f002 f9db 	bl	800bdd8 <write8>
 8009a22:	4603      	mov	r3, r0
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	d001      	beq.n	8009a2c <initIMU_slow+0x150>
 8009a28:	2300      	movs	r3, #0
 8009a2a:	617b      	str	r3, [r7, #20]

	if(write8(ICM_REG_FIFO_ENABLE		, ICM_CMD_ACC_GYR_IN_FIFO	, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009a2c:	897a      	ldrh	r2, [r7, #10]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	9300      	str	r3, [sp, #0]
 8009a32:	4613      	mov	r3, r2
 8009a34:	68fa      	ldr	r2, [r7, #12]
 8009a36:	2118      	movs	r1, #24
 8009a38:	2023      	movs	r0, #35	; 0x23
 8009a3a:	f002 f9cd 	bl	800bdd8 <write8>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	2b01      	cmp	r3, #1
 8009a42:	d001      	beq.n	8009a48 <initIMU_slow+0x16c>
 8009a44:	2300      	movs	r3, #0
 8009a46:	617b      	str	r3, [r7, #20]

	return verif;
 8009a48:	697b      	ldr	r3, [r7, #20]
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3718      	adds	r7, #24
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bd80      	pop	{r7, pc}
 8009a52:	0000      	movs	r0, r0
 8009a54:	0000      	movs	r0, r0
	...

08009a58 <convIMU>:

// Performances for 1 cycle, 72Mhz uC, 4.5Mhz SPI : 46us
// Convert data into float to debug, check, processing, takes as input float and int16_t (booth 7 values)
// If scale of the IMU is changed, this function has to be modified (see datasheet)
void convIMU(uint8_t *IMU_raw_data, float *IMUConv, uint32_t cycle)
{
 8009a58:	b590      	push	{r4, r7, lr}
 8009a5a:	b087      	sub	sp, #28
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	607a      	str	r2, [r7, #4]
	for(uint32_t i=0; i<cycle; i++){
 8009a64:	2300      	movs	r3, #0
 8009a66:	617b      	str	r3, [r7, #20]
 8009a68:	e154      	b.n	8009d14 <convIMU+0x2bc>
		IMUConv[0+i*7] = (int16_t)(IMU_raw_data[0+i*14] << 8 | IMU_raw_data[1+i*14]) / 2048.0; 								//in g
 8009a6a:	697a      	ldr	r2, [r7, #20]
 8009a6c:	4613      	mov	r3, r2
 8009a6e:	00db      	lsls	r3, r3, #3
 8009a70:	1a9b      	subs	r3, r3, r2
 8009a72:	009b      	lsls	r3, r3, #2
 8009a74:	461a      	mov	r2, r3
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	189c      	adds	r4, r3, r2
 8009a7a:	697a      	ldr	r2, [r7, #20]
 8009a7c:	4613      	mov	r3, r2
 8009a7e:	00db      	lsls	r3, r3, #3
 8009a80:	1a9b      	subs	r3, r3, r2
 8009a82:	005b      	lsls	r3, r3, #1
 8009a84:	461a      	mov	r2, r3
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	4413      	add	r3, r2
 8009a8a:	781b      	ldrb	r3, [r3, #0]
 8009a8c:	021b      	lsls	r3, r3, #8
 8009a8e:	b219      	sxth	r1, r3
 8009a90:	697a      	ldr	r2, [r7, #20]
 8009a92:	4613      	mov	r3, r2
 8009a94:	00db      	lsls	r3, r3, #3
 8009a96:	1a9b      	subs	r3, r3, r2
 8009a98:	005b      	lsls	r3, r3, #1
 8009a9a:	3301      	adds	r3, #1
 8009a9c:	68fa      	ldr	r2, [r7, #12]
 8009a9e:	4413      	add	r3, r2
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	b21b      	sxth	r3, r3
 8009aa4:	430b      	orrs	r3, r1
 8009aa6:	b21b      	sxth	r3, r3
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f7f6 fd63 	bl	8000574 <__aeabi_i2d>
 8009aae:	f04f 0200 	mov.w	r2, #0
 8009ab2:	4ba1      	ldr	r3, [pc, #644]	; (8009d38 <convIMU+0x2e0>)
 8009ab4:	f7f6 feee 	bl	8000894 <__aeabi_ddiv>
 8009ab8:	4602      	mov	r2, r0
 8009aba:	460b      	mov	r3, r1
 8009abc:	4610      	mov	r0, r2
 8009abe:	4619      	mov	r1, r3
 8009ac0:	f7f7 f896 	bl	8000bf0 <__aeabi_d2f>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	6023      	str	r3, [r4, #0]
		IMUConv[1+i*7] = (int16_t)(IMU_raw_data[2+i*14] << 8 | IMU_raw_data[3+i*14]) / 2048.0;
 8009ac8:	697a      	ldr	r2, [r7, #20]
 8009aca:	4613      	mov	r3, r2
 8009acc:	00db      	lsls	r3, r3, #3
 8009ace:	1a9b      	subs	r3, r3, r2
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	3304      	adds	r3, #4
 8009ad4:	68ba      	ldr	r2, [r7, #8]
 8009ad6:	18d4      	adds	r4, r2, r3
 8009ad8:	697a      	ldr	r2, [r7, #20]
 8009ada:	4613      	mov	r3, r2
 8009adc:	00db      	lsls	r3, r3, #3
 8009ade:	1a9b      	subs	r3, r3, r2
 8009ae0:	005b      	lsls	r3, r3, #1
 8009ae2:	3302      	adds	r3, #2
 8009ae4:	68fa      	ldr	r2, [r7, #12]
 8009ae6:	4413      	add	r3, r2
 8009ae8:	781b      	ldrb	r3, [r3, #0]
 8009aea:	021b      	lsls	r3, r3, #8
 8009aec:	b219      	sxth	r1, r3
 8009aee:	697a      	ldr	r2, [r7, #20]
 8009af0:	4613      	mov	r3, r2
 8009af2:	00db      	lsls	r3, r3, #3
 8009af4:	1a9b      	subs	r3, r3, r2
 8009af6:	005b      	lsls	r3, r3, #1
 8009af8:	3303      	adds	r3, #3
 8009afa:	68fa      	ldr	r2, [r7, #12]
 8009afc:	4413      	add	r3, r2
 8009afe:	781b      	ldrb	r3, [r3, #0]
 8009b00:	b21b      	sxth	r3, r3
 8009b02:	430b      	orrs	r3, r1
 8009b04:	b21b      	sxth	r3, r3
 8009b06:	4618      	mov	r0, r3
 8009b08:	f7f6 fd34 	bl	8000574 <__aeabi_i2d>
 8009b0c:	f04f 0200 	mov.w	r2, #0
 8009b10:	4b89      	ldr	r3, [pc, #548]	; (8009d38 <convIMU+0x2e0>)
 8009b12:	f7f6 febf 	bl	8000894 <__aeabi_ddiv>
 8009b16:	4602      	mov	r2, r0
 8009b18:	460b      	mov	r3, r1
 8009b1a:	4610      	mov	r0, r2
 8009b1c:	4619      	mov	r1, r3
 8009b1e:	f7f7 f867 	bl	8000bf0 <__aeabi_d2f>
 8009b22:	4603      	mov	r3, r0
 8009b24:	6023      	str	r3, [r4, #0]
		IMUConv[2+i*7] = (int16_t)(IMU_raw_data[4+i*14] << 8 | IMU_raw_data[5+i*14]) / 2048.0;
 8009b26:	697a      	ldr	r2, [r7, #20]
 8009b28:	4613      	mov	r3, r2
 8009b2a:	00db      	lsls	r3, r3, #3
 8009b2c:	1a9b      	subs	r3, r3, r2
 8009b2e:	009b      	lsls	r3, r3, #2
 8009b30:	3308      	adds	r3, #8
 8009b32:	68ba      	ldr	r2, [r7, #8]
 8009b34:	18d4      	adds	r4, r2, r3
 8009b36:	697a      	ldr	r2, [r7, #20]
 8009b38:	4613      	mov	r3, r2
 8009b3a:	00db      	lsls	r3, r3, #3
 8009b3c:	1a9b      	subs	r3, r3, r2
 8009b3e:	005b      	lsls	r3, r3, #1
 8009b40:	3304      	adds	r3, #4
 8009b42:	68fa      	ldr	r2, [r7, #12]
 8009b44:	4413      	add	r3, r2
 8009b46:	781b      	ldrb	r3, [r3, #0]
 8009b48:	021b      	lsls	r3, r3, #8
 8009b4a:	b219      	sxth	r1, r3
 8009b4c:	697a      	ldr	r2, [r7, #20]
 8009b4e:	4613      	mov	r3, r2
 8009b50:	00db      	lsls	r3, r3, #3
 8009b52:	1a9b      	subs	r3, r3, r2
 8009b54:	005b      	lsls	r3, r3, #1
 8009b56:	3305      	adds	r3, #5
 8009b58:	68fa      	ldr	r2, [r7, #12]
 8009b5a:	4413      	add	r3, r2
 8009b5c:	781b      	ldrb	r3, [r3, #0]
 8009b5e:	b21b      	sxth	r3, r3
 8009b60:	430b      	orrs	r3, r1
 8009b62:	b21b      	sxth	r3, r3
 8009b64:	4618      	mov	r0, r3
 8009b66:	f7f6 fd05 	bl	8000574 <__aeabi_i2d>
 8009b6a:	f04f 0200 	mov.w	r2, #0
 8009b6e:	4b72      	ldr	r3, [pc, #456]	; (8009d38 <convIMU+0x2e0>)
 8009b70:	f7f6 fe90 	bl	8000894 <__aeabi_ddiv>
 8009b74:	4602      	mov	r2, r0
 8009b76:	460b      	mov	r3, r1
 8009b78:	4610      	mov	r0, r2
 8009b7a:	4619      	mov	r1, r3
 8009b7c:	f7f7 f838 	bl	8000bf0 <__aeabi_d2f>
 8009b80:	4603      	mov	r3, r0
 8009b82:	6023      	str	r3, [r4, #0]
		IMUConv[3+i*7] = ((int16_t)(IMU_raw_data[6+i*14] << 8 | IMU_raw_data[7+i*14]) / 326.8) + 25.0;						//in C
 8009b84:	697a      	ldr	r2, [r7, #20]
 8009b86:	4613      	mov	r3, r2
 8009b88:	00db      	lsls	r3, r3, #3
 8009b8a:	1a9b      	subs	r3, r3, r2
 8009b8c:	009b      	lsls	r3, r3, #2
 8009b8e:	330c      	adds	r3, #12
 8009b90:	68ba      	ldr	r2, [r7, #8]
 8009b92:	18d4      	adds	r4, r2, r3
 8009b94:	697a      	ldr	r2, [r7, #20]
 8009b96:	4613      	mov	r3, r2
 8009b98:	00db      	lsls	r3, r3, #3
 8009b9a:	1a9b      	subs	r3, r3, r2
 8009b9c:	005b      	lsls	r3, r3, #1
 8009b9e:	3306      	adds	r3, #6
 8009ba0:	68fa      	ldr	r2, [r7, #12]
 8009ba2:	4413      	add	r3, r2
 8009ba4:	781b      	ldrb	r3, [r3, #0]
 8009ba6:	021b      	lsls	r3, r3, #8
 8009ba8:	b219      	sxth	r1, r3
 8009baa:	697a      	ldr	r2, [r7, #20]
 8009bac:	4613      	mov	r3, r2
 8009bae:	00db      	lsls	r3, r3, #3
 8009bb0:	1a9b      	subs	r3, r3, r2
 8009bb2:	005b      	lsls	r3, r3, #1
 8009bb4:	3307      	adds	r3, #7
 8009bb6:	68fa      	ldr	r2, [r7, #12]
 8009bb8:	4413      	add	r3, r2
 8009bba:	781b      	ldrb	r3, [r3, #0]
 8009bbc:	b21b      	sxth	r3, r3
 8009bbe:	430b      	orrs	r3, r1
 8009bc0:	b21b      	sxth	r3, r3
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f7f6 fcd6 	bl	8000574 <__aeabi_i2d>
 8009bc8:	a357      	add	r3, pc, #348	; (adr r3, 8009d28 <convIMU+0x2d0>)
 8009bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bce:	f7f6 fe61 	bl	8000894 <__aeabi_ddiv>
 8009bd2:	4602      	mov	r2, r0
 8009bd4:	460b      	mov	r3, r1
 8009bd6:	4610      	mov	r0, r2
 8009bd8:	4619      	mov	r1, r3
 8009bda:	f04f 0200 	mov.w	r2, #0
 8009bde:	4b57      	ldr	r3, [pc, #348]	; (8009d3c <convIMU+0x2e4>)
 8009be0:	f7f6 fb7c 	bl	80002dc <__adddf3>
 8009be4:	4602      	mov	r2, r0
 8009be6:	460b      	mov	r3, r1
 8009be8:	4610      	mov	r0, r2
 8009bea:	4619      	mov	r1, r3
 8009bec:	f7f7 f800 	bl	8000bf0 <__aeabi_d2f>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	6023      	str	r3, [r4, #0]
		IMUConv[4+i*7] = (int16_t)(IMU_raw_data[8+i*14] << 8 | IMU_raw_data[9+i*14]) / 32.8; 								//in dps
 8009bf4:	697a      	ldr	r2, [r7, #20]
 8009bf6:	4613      	mov	r3, r2
 8009bf8:	00db      	lsls	r3, r3, #3
 8009bfa:	1a9b      	subs	r3, r3, r2
 8009bfc:	009b      	lsls	r3, r3, #2
 8009bfe:	3310      	adds	r3, #16
 8009c00:	68ba      	ldr	r2, [r7, #8]
 8009c02:	18d4      	adds	r4, r2, r3
 8009c04:	697a      	ldr	r2, [r7, #20]
 8009c06:	4613      	mov	r3, r2
 8009c08:	00db      	lsls	r3, r3, #3
 8009c0a:	1a9b      	subs	r3, r3, r2
 8009c0c:	005b      	lsls	r3, r3, #1
 8009c0e:	3308      	adds	r3, #8
 8009c10:	68fa      	ldr	r2, [r7, #12]
 8009c12:	4413      	add	r3, r2
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	021b      	lsls	r3, r3, #8
 8009c18:	b219      	sxth	r1, r3
 8009c1a:	697a      	ldr	r2, [r7, #20]
 8009c1c:	4613      	mov	r3, r2
 8009c1e:	00db      	lsls	r3, r3, #3
 8009c20:	1a9b      	subs	r3, r3, r2
 8009c22:	005b      	lsls	r3, r3, #1
 8009c24:	3309      	adds	r3, #9
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	4413      	add	r3, r2
 8009c2a:	781b      	ldrb	r3, [r3, #0]
 8009c2c:	b21b      	sxth	r3, r3
 8009c2e:	430b      	orrs	r3, r1
 8009c30:	b21b      	sxth	r3, r3
 8009c32:	4618      	mov	r0, r3
 8009c34:	f7f6 fc9e 	bl	8000574 <__aeabi_i2d>
 8009c38:	a33d      	add	r3, pc, #244	; (adr r3, 8009d30 <convIMU+0x2d8>)
 8009c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c3e:	f7f6 fe29 	bl	8000894 <__aeabi_ddiv>
 8009c42:	4602      	mov	r2, r0
 8009c44:	460b      	mov	r3, r1
 8009c46:	4610      	mov	r0, r2
 8009c48:	4619      	mov	r1, r3
 8009c4a:	f7f6 ffd1 	bl	8000bf0 <__aeabi_d2f>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	6023      	str	r3, [r4, #0]
		IMUConv[5+i*7] = (int16_t)(IMU_raw_data[10+i*14] << 8 | IMU_raw_data[11+i*14]) / 32.8;
 8009c52:	697a      	ldr	r2, [r7, #20]
 8009c54:	4613      	mov	r3, r2
 8009c56:	00db      	lsls	r3, r3, #3
 8009c58:	1a9b      	subs	r3, r3, r2
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	3314      	adds	r3, #20
 8009c5e:	68ba      	ldr	r2, [r7, #8]
 8009c60:	18d4      	adds	r4, r2, r3
 8009c62:	697a      	ldr	r2, [r7, #20]
 8009c64:	4613      	mov	r3, r2
 8009c66:	00db      	lsls	r3, r3, #3
 8009c68:	1a9b      	subs	r3, r3, r2
 8009c6a:	005b      	lsls	r3, r3, #1
 8009c6c:	330a      	adds	r3, #10
 8009c6e:	68fa      	ldr	r2, [r7, #12]
 8009c70:	4413      	add	r3, r2
 8009c72:	781b      	ldrb	r3, [r3, #0]
 8009c74:	021b      	lsls	r3, r3, #8
 8009c76:	b219      	sxth	r1, r3
 8009c78:	697a      	ldr	r2, [r7, #20]
 8009c7a:	4613      	mov	r3, r2
 8009c7c:	00db      	lsls	r3, r3, #3
 8009c7e:	1a9b      	subs	r3, r3, r2
 8009c80:	005b      	lsls	r3, r3, #1
 8009c82:	330b      	adds	r3, #11
 8009c84:	68fa      	ldr	r2, [r7, #12]
 8009c86:	4413      	add	r3, r2
 8009c88:	781b      	ldrb	r3, [r3, #0]
 8009c8a:	b21b      	sxth	r3, r3
 8009c8c:	430b      	orrs	r3, r1
 8009c8e:	b21b      	sxth	r3, r3
 8009c90:	4618      	mov	r0, r3
 8009c92:	f7f6 fc6f 	bl	8000574 <__aeabi_i2d>
 8009c96:	a326      	add	r3, pc, #152	; (adr r3, 8009d30 <convIMU+0x2d8>)
 8009c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c9c:	f7f6 fdfa 	bl	8000894 <__aeabi_ddiv>
 8009ca0:	4602      	mov	r2, r0
 8009ca2:	460b      	mov	r3, r1
 8009ca4:	4610      	mov	r0, r2
 8009ca6:	4619      	mov	r1, r3
 8009ca8:	f7f6 ffa2 	bl	8000bf0 <__aeabi_d2f>
 8009cac:	4603      	mov	r3, r0
 8009cae:	6023      	str	r3, [r4, #0]
		IMUConv[6+i*7] = (int16_t)(IMU_raw_data[12+i*14] << 8 | IMU_raw_data[13+i*14]) / 32.8;
 8009cb0:	697a      	ldr	r2, [r7, #20]
 8009cb2:	4613      	mov	r3, r2
 8009cb4:	00db      	lsls	r3, r3, #3
 8009cb6:	1a9b      	subs	r3, r3, r2
 8009cb8:	009b      	lsls	r3, r3, #2
 8009cba:	3318      	adds	r3, #24
 8009cbc:	68ba      	ldr	r2, [r7, #8]
 8009cbe:	18d4      	adds	r4, r2, r3
 8009cc0:	697a      	ldr	r2, [r7, #20]
 8009cc2:	4613      	mov	r3, r2
 8009cc4:	00db      	lsls	r3, r3, #3
 8009cc6:	1a9b      	subs	r3, r3, r2
 8009cc8:	005b      	lsls	r3, r3, #1
 8009cca:	330c      	adds	r3, #12
 8009ccc:	68fa      	ldr	r2, [r7, #12]
 8009cce:	4413      	add	r3, r2
 8009cd0:	781b      	ldrb	r3, [r3, #0]
 8009cd2:	021b      	lsls	r3, r3, #8
 8009cd4:	b219      	sxth	r1, r3
 8009cd6:	697a      	ldr	r2, [r7, #20]
 8009cd8:	4613      	mov	r3, r2
 8009cda:	00db      	lsls	r3, r3, #3
 8009cdc:	1a9b      	subs	r3, r3, r2
 8009cde:	005b      	lsls	r3, r3, #1
 8009ce0:	330d      	adds	r3, #13
 8009ce2:	68fa      	ldr	r2, [r7, #12]
 8009ce4:	4413      	add	r3, r2
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	b21b      	sxth	r3, r3
 8009cea:	430b      	orrs	r3, r1
 8009cec:	b21b      	sxth	r3, r3
 8009cee:	4618      	mov	r0, r3
 8009cf0:	f7f6 fc40 	bl	8000574 <__aeabi_i2d>
 8009cf4:	a30e      	add	r3, pc, #56	; (adr r3, 8009d30 <convIMU+0x2d8>)
 8009cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cfa:	f7f6 fdcb 	bl	8000894 <__aeabi_ddiv>
 8009cfe:	4602      	mov	r2, r0
 8009d00:	460b      	mov	r3, r1
 8009d02:	4610      	mov	r0, r2
 8009d04:	4619      	mov	r1, r3
 8009d06:	f7f6 ff73 	bl	8000bf0 <__aeabi_d2f>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	6023      	str	r3, [r4, #0]
	for(uint32_t i=0; i<cycle; i++){
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	3301      	adds	r3, #1
 8009d12:	617b      	str	r3, [r7, #20]
 8009d14:	697a      	ldr	r2, [r7, #20]
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	f4ff aea6 	bcc.w	8009a6a <convIMU+0x12>
	}
}
 8009d1e:	bf00      	nop
 8009d20:	371c      	adds	r7, #28
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bd90      	pop	{r4, r7, pc}
 8009d26:	bf00      	nop
 8009d28:	cccccccd 	.word	0xcccccccd
 8009d2c:	40746ccc 	.word	0x40746ccc
 8009d30:	66666666 	.word	0x66666666
 8009d34:	40406666 	.word	0x40406666
 8009d38:	40a00000 	.word	0x40a00000
 8009d3c:	40390000 	.word	0x40390000

08009d40 <initMAG>:

//Fct to initialize the MAG registers, see MAG.h for the details of the registers
//It take the NSS (port and pin) of the sensors and its SPI port connection
//return 1 if initialization is successful (all registers written correctly), 0 otherwise
uint32_t initMAG(GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin,  SPI_HandleTypeDef *hspiN)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b088      	sub	sp, #32
 8009d44:	af02      	add	r7, sp, #8
 8009d46:	60f8      	str	r0, [r7, #12]
 8009d48:	460b      	mov	r3, r1
 8009d4a:	607a      	str	r2, [r7, #4]
 8009d4c:	817b      	strh	r3, [r7, #10]
	uint32_t verif = 0;
 8009d4e:	2300      	movs	r3, #0
 8009d50:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 8009d52:	2300      	movs	r3, #0
 8009d54:	74fb      	strb	r3, [r7, #19]

	read8(LIS_WHO_AM_I, &dataRead, NSS_GPIO_Port, NSS_Pin, hspiN);	//Read who I am register, and check if communication is working
 8009d56:	897a      	ldrh	r2, [r7, #10]
 8009d58:	f107 0113 	add.w	r1, r7, #19
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	9300      	str	r3, [sp, #0]
 8009d60:	4613      	mov	r3, r2
 8009d62:	68fa      	ldr	r2, [r7, #12]
 8009d64:	208f      	movs	r0, #143	; 0x8f
 8009d66:	f002 f876 	bl	800be56 <read8>
	if(dataRead == LIS_ID){verif = 1;}
 8009d6a:	7cfb      	ldrb	r3, [r7, #19]
 8009d6c:	2b3d      	cmp	r3, #61	; 0x3d
 8009d6e:	d101      	bne.n	8009d74 <initMAG+0x34>
 8009d70:	2301      	movs	r3, #1
 8009d72:	617b      	str	r3, [r7, #20]

	write8(LIS_CTRL_REG2, LIS_RESET, NSS_GPIO_Port, NSS_Pin, hspiN);
 8009d74:	897a      	ldrh	r2, [r7, #10]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	9300      	str	r3, [sp, #0]
 8009d7a:	4613      	mov	r3, r2
 8009d7c:	68fa      	ldr	r2, [r7, #12]
 8009d7e:	210c      	movs	r1, #12
 8009d80:	2021      	movs	r0, #33	; 0x21
 8009d82:	f002 f829 	bl	800bdd8 <write8>
	HAL_Delay(10);
 8009d86:	200a      	movs	r0, #10
 8009d88:	f7f7 f9cc 	bl	8001124 <HAL_Delay>
	if(write8(LIS_CTRL_REG1, LIS_UHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009d8c:	897a      	ldrh	r2, [r7, #10]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	9300      	str	r3, [sp, #0]
 8009d92:	4613      	mov	r3, r2
 8009d94:	68fa      	ldr	r2, [r7, #12]
 8009d96:	217c      	movs	r1, #124	; 0x7c
 8009d98:	2020      	movs	r0, #32
 8009d9a:	f002 f81d 	bl	800bdd8 <write8>
 8009d9e:	4603      	mov	r3, r0
 8009da0:	2b01      	cmp	r3, #1
 8009da2:	d001      	beq.n	8009da8 <initMAG+0x68>
 8009da4:	2300      	movs	r3, #0
 8009da6:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG4, LIS_ZUHP, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009da8:	897a      	ldrh	r2, [r7, #10]
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	9300      	str	r3, [sp, #0]
 8009dae:	4613      	mov	r3, r2
 8009db0:	68fa      	ldr	r2, [r7, #12]
 8009db2:	210e      	movs	r1, #14
 8009db4:	2023      	movs	r0, #35	; 0x23
 8009db6:	f002 f80f 	bl	800bdd8 <write8>
 8009dba:	4603      	mov	r3, r0
 8009dbc:	2b01      	cmp	r3, #1
 8009dbe:	d001      	beq.n	8009dc4 <initMAG+0x84>
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	617b      	str	r3, [r7, #20]
	if(write8(LIS_CTRL_REG3, LIS_ACTIVATE, NSS_GPIO_Port, NSS_Pin, hspiN) != 1){verif = 0;}
 8009dc4:	897a      	ldrh	r2, [r7, #10]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	9300      	str	r3, [sp, #0]
 8009dca:	4613      	mov	r3, r2
 8009dcc:	68fa      	ldr	r2, [r7, #12]
 8009dce:	2100      	movs	r1, #0
 8009dd0:	2022      	movs	r0, #34	; 0x22
 8009dd2:	f002 f801 	bl	800bdd8 <write8>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	2b01      	cmp	r3, #1
 8009dda:	d001      	beq.n	8009de0 <initMAG+0xa0>
 8009ddc:	2300      	movs	r3, #0
 8009dde:	617b      	str	r3, [r7, #20]

	return verif;
 8009de0:	697b      	ldr	r3, [r7, #20]
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	3718      	adds	r7, #24
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}

08009dea <readMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Read MAG data registers
void readMAG(uint8_t *MAG_raw_data, GPIO_TypeDef *NSS_GPIO_Port, uint16_t NSS_Pin, SPI_HandleTypeDef *hspiN)
{
 8009dea:	b580      	push	{r7, lr}
 8009dec:	b086      	sub	sp, #24
 8009dee:	af02      	add	r7, sp, #8
 8009df0:	60f8      	str	r0, [r7, #12]
 8009df2:	60b9      	str	r1, [r7, #8]
 8009df4:	603b      	str	r3, [r7, #0]
 8009df6:	4613      	mov	r3, r2
 8009df8:	80fb      	strh	r3, [r7, #6]
	readN(LIS_DATA_REG, (uint8_t*) MAG_raw_data, 6, NSS_GPIO_Port, NSS_Pin, hspiN);
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	9301      	str	r3, [sp, #4]
 8009dfe:	88fb      	ldrh	r3, [r7, #6]
 8009e00:	9300      	str	r3, [sp, #0]
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	2206      	movs	r2, #6
 8009e06:	68f9      	ldr	r1, [r7, #12]
 8009e08:	2068      	movs	r0, #104	; 0x68
 8009e0a:	f002 f851 	bl	800beb0 <readN>
}
 8009e0e:	bf00      	nop
 8009e10:	3710      	adds	r7, #16
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
	...

08009e18 <convMAG>:

//Performances, 72Mhz uC, 4.5Mhz SPI : 29us
//Convert data in Gauss (float)
void convMAG(uint8_t *MAG_raw_data, float *MAGConv)
{
 8009e18:	b590      	push	{r4, r7, lr}
 8009e1a:	b083      	sub	sp, #12
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
 8009e20:	6039      	str	r1, [r7, #0]
	MAGConv[0] = (int16_t)(MAG_raw_data[0] << 8 | MAG_raw_data[1]) / 6842.0; 		//in Gauss
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	781b      	ldrb	r3, [r3, #0]
 8009e26:	021b      	lsls	r3, r3, #8
 8009e28:	b21a      	sxth	r2, r3
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	3301      	adds	r3, #1
 8009e2e:	781b      	ldrb	r3, [r3, #0]
 8009e30:	b21b      	sxth	r3, r3
 8009e32:	4313      	orrs	r3, r2
 8009e34:	b21b      	sxth	r3, r3
 8009e36:	4618      	mov	r0, r3
 8009e38:	f7f6 fb9c 	bl	8000574 <__aeabi_i2d>
 8009e3c:	a326      	add	r3, pc, #152	; (adr r3, 8009ed8 <convMAG+0xc0>)
 8009e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e42:	f7f6 fd27 	bl	8000894 <__aeabi_ddiv>
 8009e46:	4603      	mov	r3, r0
 8009e48:	460c      	mov	r4, r1
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	4621      	mov	r1, r4
 8009e4e:	f7f6 fecf 	bl	8000bf0 <__aeabi_d2f>
 8009e52:	4602      	mov	r2, r0
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	601a      	str	r2, [r3, #0]
	MAGConv[1] = (int16_t)(MAG_raw_data[2] << 8 | MAG_raw_data[3]) / 6842.0;
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	1d1c      	adds	r4, r3, #4
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	3302      	adds	r3, #2
 8009e60:	781b      	ldrb	r3, [r3, #0]
 8009e62:	021b      	lsls	r3, r3, #8
 8009e64:	b21a      	sxth	r2, r3
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	3303      	adds	r3, #3
 8009e6a:	781b      	ldrb	r3, [r3, #0]
 8009e6c:	b21b      	sxth	r3, r3
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	b21b      	sxth	r3, r3
 8009e72:	4618      	mov	r0, r3
 8009e74:	f7f6 fb7e 	bl	8000574 <__aeabi_i2d>
 8009e78:	a317      	add	r3, pc, #92	; (adr r3, 8009ed8 <convMAG+0xc0>)
 8009e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7e:	f7f6 fd09 	bl	8000894 <__aeabi_ddiv>
 8009e82:	4602      	mov	r2, r0
 8009e84:	460b      	mov	r3, r1
 8009e86:	4610      	mov	r0, r2
 8009e88:	4619      	mov	r1, r3
 8009e8a:	f7f6 feb1 	bl	8000bf0 <__aeabi_d2f>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	6023      	str	r3, [r4, #0]
	MAGConv[2] = (int16_t)(MAG_raw_data[4] << 8 | MAG_raw_data[5]) / 6842.0;
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	f103 0408 	add.w	r4, r3, #8
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	3304      	adds	r3, #4
 8009e9c:	781b      	ldrb	r3, [r3, #0]
 8009e9e:	021b      	lsls	r3, r3, #8
 8009ea0:	b21a      	sxth	r2, r3
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	3305      	adds	r3, #5
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	b21b      	sxth	r3, r3
 8009eaa:	4313      	orrs	r3, r2
 8009eac:	b21b      	sxth	r3, r3
 8009eae:	4618      	mov	r0, r3
 8009eb0:	f7f6 fb60 	bl	8000574 <__aeabi_i2d>
 8009eb4:	a308      	add	r3, pc, #32	; (adr r3, 8009ed8 <convMAG+0xc0>)
 8009eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eba:	f7f6 fceb 	bl	8000894 <__aeabi_ddiv>
 8009ebe:	4602      	mov	r2, r0
 8009ec0:	460b      	mov	r3, r1
 8009ec2:	4610      	mov	r0, r2
 8009ec4:	4619      	mov	r1, r3
 8009ec6:	f7f6 fe93 	bl	8000bf0 <__aeabi_d2f>
 8009eca:	4603      	mov	r3, r0
 8009ecc:	6023      	str	r3, [r4, #0]
}
 8009ece:	bf00      	nop
 8009ed0:	370c      	adds	r7, #12
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd90      	pop	{r4, r7, pc}
 8009ed6:	bf00      	nop
 8009ed8:	00000000 	.word	0x00000000
 8009edc:	40baba00 	.word	0x40baba00

08009ee0 <convSpeedPITOT>:
}


//Convert data of the PITOT tube in m/s  p = 1/2 * rho * U^2. This is a rough estimation, can be improved.
void convSpeedPITOT(uint8_t *PITOT_raw, float *speed)
{
 8009ee0:	b590      	push	{r4, r7, lr}
 8009ee2:	b089      	sub	sp, #36	; 0x24
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
 8009ee8:	6039      	str	r1, [r7, #0]
	uint16_t output;
	output = PITOT_raw[0] << 8 | PITOT_raw[1];
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	021b      	lsls	r3, r3, #8
 8009ef0:	b21a      	sxth	r2, r3
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	3301      	adds	r3, #1
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	b21b      	sxth	r3, r3
 8009efa:	4313      	orrs	r3, r2
 8009efc:	b21b      	sxth	r3, r3
 8009efe:	83fb      	strh	r3, [r7, #30]

	//Convert first the raw data to pressure
	uint16_t output_min = 1638, output_max = 14745; //10% to 90% calibration with 2^14 counts
 8009f00:	f240 6366 	movw	r3, #1638	; 0x666
 8009f04:	83bb      	strh	r3, [r7, #28]
 8009f06:	f643 1399 	movw	r3, #14745	; 0x3999
 8009f0a:	837b      	strh	r3, [r7, #26]
	float pressure = 0.0, pressure_min = 0.0, pressure_max = 5.0 * 34474; //in Pa (1 PSI = 34474 Pa)
 8009f0c:	f04f 0300 	mov.w	r3, #0
 8009f10:	617b      	str	r3, [r7, #20]
 8009f12:	f04f 0300 	mov.w	r3, #0
 8009f16:	613b      	str	r3, [r7, #16]
 8009f18:	4b20      	ldr	r3, [pc, #128]	; (8009f9c <convSpeedPITOT+0xbc>)
 8009f1a:	60fb      	str	r3, [r7, #12]
	pressure = (((float)(output - output_min))*(pressure_max - pressure_min) / (float)(output_max - output_min)) + pressure_min;
 8009f1c:	8bfa      	ldrh	r2, [r7, #30]
 8009f1e:	8bbb      	ldrh	r3, [r7, #28]
 8009f20:	1ad3      	subs	r3, r2, r3
 8009f22:	ee07 3a90 	vmov	s15, r3
 8009f26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009f2a:	edd7 6a03 	vldr	s13, [r7, #12]
 8009f2e:	edd7 7a04 	vldr	s15, [r7, #16]
 8009f32:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009f36:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009f3a:	8b7a      	ldrh	r2, [r7, #26]
 8009f3c:	8bbb      	ldrh	r3, [r7, #28]
 8009f3e:	1ad3      	subs	r3, r2, r3
 8009f40:	ee07 3a90 	vmov	s15, r3
 8009f44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009f48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f4c:	edd7 7a04 	vldr	s15, [r7, #16]
 8009f50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009f54:	edc7 7a05 	vstr	s15, [r7, #20]

	//Convert the pressure to velocity
	float rho = 1.225;
 8009f58:	4b11      	ldr	r3, [pc, #68]	; (8009fa0 <convSpeedPITOT+0xc0>)
 8009f5a:	60bb      	str	r3, [r7, #8]
	*speed = sqrt(2*pressure/rho);	//sqrt is slow, rho=1.225 can surely be better tuned
 8009f5c:	edd7 7a05 	vldr	s15, [r7, #20]
 8009f60:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009f64:	edd7 7a02 	vldr	s15, [r7, #8]
 8009f68:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8009f6c:	ee16 0a90 	vmov	r0, s13
 8009f70:	f7f6 fb12 	bl	8000598 <__aeabi_f2d>
 8009f74:	4603      	mov	r3, r0
 8009f76:	460c      	mov	r4, r1
 8009f78:	ec44 3b10 	vmov	d0, r3, r4
 8009f7c:	f005 fada 	bl	800f534 <sqrt>
 8009f80:	ec54 3b10 	vmov	r3, r4, d0
 8009f84:	4618      	mov	r0, r3
 8009f86:	4621      	mov	r1, r4
 8009f88:	f7f6 fe32 	bl	8000bf0 <__aeabi_d2f>
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	601a      	str	r2, [r3, #0]
}
 8009f92:	bf00      	nop
 8009f94:	3724      	adds	r7, #36	; 0x24
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bd90      	pop	{r4, r7, pc}
 8009f9a:	bf00      	nop
 8009f9c:	48285480 	.word	0x48285480
 8009fa0:	3f9ccccd 	.word	0x3f9ccccd

08009fa4 <timeDiff>:
#include "apoapsis_detection.h"

int timeDiff(time_value start, time_value end){
 8009fa4:	b490      	push	{r4, r7}
 8009fa6:	b084      	sub	sp, #16
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	f107 0408 	add.w	r4, r7, #8
 8009fae:	e884 0003 	stmia.w	r4, {r0, r1}
 8009fb2:	4639      	mov	r1, r7
 8009fb4:	e881 000c 	stmia.w	r1, {r2, r3}
    return (end.tv_sec - start.tv_sec) * 1000 + (end.tv_msec - start.tv_msec);
 8009fb8:	683a      	ldr	r2, [r7, #0]
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	1ad3      	subs	r3, r2, r3
 8009fbe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009fc2:	fb02 f203 	mul.w	r2, r2, r3
 8009fc6:	6879      	ldr	r1, [r7, #4]
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	1acb      	subs	r3, r1, r3
 8009fcc:	4413      	add	r3, r2
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3710      	adds	r7, #16
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bc90      	pop	{r4, r7}
 8009fd6:	4770      	bx	lr

08009fd8 <chuteStaticTime>:

__uint8_t chuteStaticTime(time_value t_liftoff, time_value t_latest){
 8009fd8:	b590      	push	{r4, r7, lr}
 8009fda:	b085      	sub	sp, #20
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	f107 0408 	add.w	r4, r7, #8
 8009fe2:	e884 0003 	stmia.w	r4, {r0, r1}
 8009fe6:	4639      	mov	r1, r7
 8009fe8:	e881 000c 	stmia.w	r1, {r2, r3}
    if(timeDiff(t_liftoff, t_latest) < 0){
 8009fec:	463b      	mov	r3, r7
 8009fee:	cb0c      	ldmia	r3, {r2, r3}
 8009ff0:	f107 0108 	add.w	r1, r7, #8
 8009ff4:	c903      	ldmia	r1, {r0, r1}
 8009ff6:	f7ff ffd5 	bl	8009fa4 <timeDiff>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	da01      	bge.n	800a004 <chuteStaticTime+0x2c>
        return 1;
 800a000:	2301      	movs	r3, #1
 800a002:	e000      	b.n	800a006 <chuteStaticTime+0x2e>
    }else{
        return 0;
 800a004:	2300      	movs	r3, #0
    }
}
 800a006:	4618      	mov	r0, r3
 800a008:	3714      	adds	r7, #20
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd90      	pop	{r4, r7, pc}

0800a00e <detectStart>:

__uint8_t detectStart(int wire_connection)
{
 800a00e:	b480      	push	{r7}
 800a010:	b083      	sub	sp, #12
 800a012:	af00      	add	r7, sp, #0
 800a014:	6078      	str	r0, [r7, #4]
    if(wire_connection == 0)
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d101      	bne.n	800a020 <detectStart+0x12>
    {
        return 1;
 800a01c:	2301      	movs	r3, #1
 800a01e:	e000      	b.n	800a022 <detectStart+0x14>
    }
    return 0;
 800a020:	2300      	movs	r3, #0
}
 800a022:	4618      	mov	r0, r3
 800a024:	370c      	adds	r7, #12
 800a026:	46bd      	mov	sp, r7
 800a028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02c:	4770      	bx	lr
	...

0800a030 <detectMECO>:

__uint8_t detectMECO(time_value t_liftoff, double acceleration, time_value t_now){
 800a030:	b590      	push	{r4, r7, lr}
 800a032:	b08d      	sub	sp, #52	; 0x34
 800a034:	af00      	add	r7, sp, #0
 800a036:	f107 0410 	add.w	r4, r7, #16
 800a03a:	e884 0003 	stmia.w	r4, {r0, r1}
 800a03e:	ed87 0b02 	vstr	d0, [r7, #8]
 800a042:	4639      	mov	r1, r7
 800a044:	e881 000c 	stmia.w	r1, {r2, r3}
    // MECO definitely happened after specified time
    if(timeDiff(t_liftoff, t_now) > MECO_LATEST){
 800a048:	463b      	mov	r3, r7
 800a04a:	cb0c      	ldmia	r3, {r2, r3}
 800a04c:	f107 0110 	add.w	r1, r7, #16
 800a050:	c903      	ldmia	r1, {r0, r1}
 800a052:	f7ff ffa7 	bl	8009fa4 <timeDiff>
 800a056:	4603      	mov	r3, r0
 800a058:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800a05c:	dd01      	ble.n	800a062 <detectMECO+0x32>
        return 1;
 800a05e:	2301      	movs	r3, #1
 800a060:	e08d      	b.n	800a17e <detectMECO+0x14e>
    static double circ_buffer[MECO_BUFFER_SIZE] = {0};
    static double circ_buffer_mean[MECO_BUFFER_SIZE] = {0};
    static int new_measurement = MECO_BUFFER_SIZE - 1;
    
    // Save measurements in buffer
    new_measurement = (new_measurement + 1) % MECO_BUFFER_SIZE;
 800a062:	4b49      	ldr	r3, [pc, #292]	; (800a188 <detectMECO+0x158>)
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	3301      	adds	r3, #1
 800a068:	425a      	negs	r2, r3
 800a06a:	f003 030f 	and.w	r3, r3, #15
 800a06e:	f002 020f 	and.w	r2, r2, #15
 800a072:	bf58      	it	pl
 800a074:	4253      	negpl	r3, r2
 800a076:	4a44      	ldr	r2, [pc, #272]	; (800a188 <detectMECO+0x158>)
 800a078:	6013      	str	r3, [r2, #0]
    circ_buffer[new_measurement] = acceleration;
 800a07a:	4b43      	ldr	r3, [pc, #268]	; (800a188 <detectMECO+0x158>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	4a43      	ldr	r2, [pc, #268]	; (800a18c <detectMECO+0x15c>)
 800a080:	00db      	lsls	r3, r3, #3
 800a082:	441a      	add	r2, r3
 800a084:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800a088:	e882 0018 	stmia.w	r2, {r3, r4}
    
    // Mean measurements
    double mean = 0;
 800a08c:	f04f 0300 	mov.w	r3, #0
 800a090:	f04f 0400 	mov.w	r4, #0
 800a094:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    for(int i = 0; i < MECO_MEANFILTERSIZE; i++){
 800a098:	2300      	movs	r3, #0
 800a09a:	627b      	str	r3, [r7, #36]	; 0x24
 800a09c:	e01c      	b.n	800a0d8 <detectMECO+0xa8>
        mean += circ_buffer[(new_measurement - i + MECO_BUFFER_SIZE) % MECO_BUFFER_SIZE];
 800a09e:	4b3a      	ldr	r3, [pc, #232]	; (800a188 <detectMECO+0x158>)
 800a0a0:	681a      	ldr	r2, [r3, #0]
 800a0a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0a4:	1ad3      	subs	r3, r2, r3
 800a0a6:	3310      	adds	r3, #16
 800a0a8:	425a      	negs	r2, r3
 800a0aa:	f003 030f 	and.w	r3, r3, #15
 800a0ae:	f002 020f 	and.w	r2, r2, #15
 800a0b2:	bf58      	it	pl
 800a0b4:	4253      	negpl	r3, r2
 800a0b6:	4a35      	ldr	r2, [pc, #212]	; (800a18c <detectMECO+0x15c>)
 800a0b8:	00db      	lsls	r3, r3, #3
 800a0ba:	4413      	add	r3, r2
 800a0bc:	cb18      	ldmia	r3, {r3, r4}
 800a0be:	461a      	mov	r2, r3
 800a0c0:	4623      	mov	r3, r4
 800a0c2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a0c6:	f7f6 f909 	bl	80002dc <__adddf3>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	460c      	mov	r4, r1
 800a0ce:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    for(int i = 0; i < MECO_MEANFILTERSIZE; i++){
 800a0d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	627b      	str	r3, [r7, #36]	; 0x24
 800a0d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0da:	2b02      	cmp	r3, #2
 800a0dc:	dddf      	ble.n	800a09e <detectMECO+0x6e>
    }
    mean /= MECO_MEANFILTERSIZE;
 800a0de:	f04f 0200 	mov.w	r2, #0
 800a0e2:	4b2b      	ldr	r3, [pc, #172]	; (800a190 <detectMECO+0x160>)
 800a0e4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a0e8:	f7f6 fbd4 	bl	8000894 <__aeabi_ddiv>
 800a0ec:	4603      	mov	r3, r0
 800a0ee:	460c      	mov	r4, r1
 800a0f0:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    circ_buffer_mean[new_measurement] = mean;
 800a0f4:	4b24      	ldr	r3, [pc, #144]	; (800a188 <detectMECO+0x158>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4a26      	ldr	r2, [pc, #152]	; (800a194 <detectMECO+0x164>)
 800a0fa:	00db      	lsls	r3, r3, #3
 800a0fc:	441a      	add	r2, r3
 800a0fe:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800a102:	e882 0018 	stmia.w	r2, {r3, r4}

    int j;
    for(int i = 0; i < MECO_BUFFER_SIZE - 1; i++){
 800a106:	2300      	movs	r3, #0
 800a108:	623b      	str	r3, [r7, #32]
 800a10a:	e034      	b.n	800a176 <detectMECO+0x146>
        j = (new_measurement + i + 1) % MECO_BUFFER_SIZE;
 800a10c:	4b1e      	ldr	r3, [pc, #120]	; (800a188 <detectMECO+0x158>)
 800a10e:	681a      	ldr	r2, [r3, #0]
 800a110:	6a3b      	ldr	r3, [r7, #32]
 800a112:	4413      	add	r3, r2
 800a114:	3301      	adds	r3, #1
 800a116:	425a      	negs	r2, r3
 800a118:	f003 030f 	and.w	r3, r3, #15
 800a11c:	f002 020f 	and.w	r2, r2, #15
 800a120:	bf58      	it	pl
 800a122:	4253      	negpl	r3, r2
 800a124:	61fb      	str	r3, [r7, #28]
        if(circ_buffer_mean[(j + 1) % MECO_BUFFER_SIZE] - circ_buffer_mean[j] < MECO_ACCEL_DIFF / MECO_MEANFILTERSIZE){
 800a126:	69fb      	ldr	r3, [r7, #28]
 800a128:	3301      	adds	r3, #1
 800a12a:	425a      	negs	r2, r3
 800a12c:	f003 030f 	and.w	r3, r3, #15
 800a130:	f002 020f 	and.w	r2, r2, #15
 800a134:	bf58      	it	pl
 800a136:	4253      	negpl	r3, r2
 800a138:	4a16      	ldr	r2, [pc, #88]	; (800a194 <detectMECO+0x164>)
 800a13a:	00db      	lsls	r3, r3, #3
 800a13c:	4413      	add	r3, r2
 800a13e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a142:	4a14      	ldr	r2, [pc, #80]	; (800a194 <detectMECO+0x164>)
 800a144:	69fb      	ldr	r3, [r7, #28]
 800a146:	00db      	lsls	r3, r3, #3
 800a148:	4413      	add	r3, r2
 800a14a:	cb18      	ldmia	r3, {r3, r4}
 800a14c:	461a      	mov	r2, r3
 800a14e:	4623      	mov	r3, r4
 800a150:	f7f6 f8c2 	bl	80002d8 <__aeabi_dsub>
 800a154:	4603      	mov	r3, r0
 800a156:	460c      	mov	r4, r1
 800a158:	4618      	mov	r0, r3
 800a15a:	4621      	mov	r1, r4
 800a15c:	f04f 0200 	mov.w	r2, #0
 800a160:	4b0d      	ldr	r3, [pc, #52]	; (800a198 <detectMECO+0x168>)
 800a162:	f7f6 fcdf 	bl	8000b24 <__aeabi_dcmplt>
 800a166:	4603      	mov	r3, r0
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d001      	beq.n	800a170 <detectMECO+0x140>
            return 1;
 800a16c:	2301      	movs	r3, #1
 800a16e:	e006      	b.n	800a17e <detectMECO+0x14e>
    for(int i = 0; i < MECO_BUFFER_SIZE - 1; i++){
 800a170:	6a3b      	ldr	r3, [r7, #32]
 800a172:	3301      	adds	r3, #1
 800a174:	623b      	str	r3, [r7, #32]
 800a176:	6a3b      	ldr	r3, [r7, #32]
 800a178:	2b0e      	cmp	r3, #14
 800a17a:	ddc7      	ble.n	800a10c <detectMECO+0xdc>
        }
    }
    return 0;
 800a17c:	2300      	movs	r3, #0
}
 800a17e:	4618      	mov	r0, r3
 800a180:	3734      	adds	r7, #52	; 0x34
 800a182:	46bd      	mov	sp, r7
 800a184:	bd90      	pop	{r4, r7, pc}
 800a186:	bf00      	nop
 800a188:	20000008 	.word	0x20000008
 800a18c:	20000248 	.word	0x20000248
 800a190:	40080000 	.word	0x40080000
 800a194:	200002c8 	.word	0x200002c8
 800a198:	c0180000 	.word	0xc0180000

0800a19c <tApoapsisFromVelocity>:

__uint8_t tApoapsisFromVelocity(double velocity){
 800a19c:	b590      	push	{r4, r7, lr}
 800a19e:	b089      	sub	sp, #36	; 0x24
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	ed87 0b00 	vstr	d0, [r7]
    static double circ_buffer[VELOCITY_BUFFER_SIZE] = {0};
    static double circ_buffer_mean[VELOCITY_BUFFER_SIZE] = {0};
    static int new_measurement = VELOCITY_BUFFER_SIZE - 1;
    
    // Save measurements in buffer
    new_measurement = (new_measurement + 1) % VELOCITY_BUFFER_SIZE;
 800a1a6:	4b50      	ldr	r3, [pc, #320]	; (800a2e8 <tApoapsisFromVelocity+0x14c>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	3301      	adds	r3, #1
 800a1ac:	425a      	negs	r2, r3
 800a1ae:	f003 030f 	and.w	r3, r3, #15
 800a1b2:	f002 020f 	and.w	r2, r2, #15
 800a1b6:	bf58      	it	pl
 800a1b8:	4253      	negpl	r3, r2
 800a1ba:	4a4b      	ldr	r2, [pc, #300]	; (800a2e8 <tApoapsisFromVelocity+0x14c>)
 800a1bc:	6013      	str	r3, [r2, #0]
    circ_buffer[new_measurement] = velocity;
 800a1be:	4b4a      	ldr	r3, [pc, #296]	; (800a2e8 <tApoapsisFromVelocity+0x14c>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	4a4a      	ldr	r2, [pc, #296]	; (800a2ec <tApoapsisFromVelocity+0x150>)
 800a1c4:	00db      	lsls	r3, r3, #3
 800a1c6:	441a      	add	r2, r3
 800a1c8:	e897 0018 	ldmia.w	r7, {r3, r4}
 800a1cc:	e882 0018 	stmia.w	r2, {r3, r4}
    
    // Mean measurements
    double mean = 0;
 800a1d0:	f04f 0300 	mov.w	r3, #0
 800a1d4:	f04f 0400 	mov.w	r4, #0
 800a1d8:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < VELOCITY_MEANFILTERSIZE; i++){
 800a1dc:	2300      	movs	r3, #0
 800a1de:	617b      	str	r3, [r7, #20]
 800a1e0:	e01c      	b.n	800a21c <tApoapsisFromVelocity+0x80>
        mean += circ_buffer[(new_measurement - i + VELOCITY_BUFFER_SIZE) % VELOCITY_BUFFER_SIZE];
 800a1e2:	4b41      	ldr	r3, [pc, #260]	; (800a2e8 <tApoapsisFromVelocity+0x14c>)
 800a1e4:	681a      	ldr	r2, [r3, #0]
 800a1e6:	697b      	ldr	r3, [r7, #20]
 800a1e8:	1ad3      	subs	r3, r2, r3
 800a1ea:	3310      	adds	r3, #16
 800a1ec:	425a      	negs	r2, r3
 800a1ee:	f003 030f 	and.w	r3, r3, #15
 800a1f2:	f002 020f 	and.w	r2, r2, #15
 800a1f6:	bf58      	it	pl
 800a1f8:	4253      	negpl	r3, r2
 800a1fa:	4a3c      	ldr	r2, [pc, #240]	; (800a2ec <tApoapsisFromVelocity+0x150>)
 800a1fc:	00db      	lsls	r3, r3, #3
 800a1fe:	4413      	add	r3, r2
 800a200:	cb18      	ldmia	r3, {r3, r4}
 800a202:	461a      	mov	r2, r3
 800a204:	4623      	mov	r3, r4
 800a206:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a20a:	f7f6 f867 	bl	80002dc <__adddf3>
 800a20e:	4603      	mov	r3, r0
 800a210:	460c      	mov	r4, r1
 800a212:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < VELOCITY_MEANFILTERSIZE; i++){
 800a216:	697b      	ldr	r3, [r7, #20]
 800a218:	3301      	adds	r3, #1
 800a21a:	617b      	str	r3, [r7, #20]
 800a21c:	697b      	ldr	r3, [r7, #20]
 800a21e:	2b02      	cmp	r3, #2
 800a220:	dddf      	ble.n	800a1e2 <tApoapsisFromVelocity+0x46>
    }
    mean /= VELOCITY_MEANFILTERSIZE;
 800a222:	f04f 0200 	mov.w	r2, #0
 800a226:	4b32      	ldr	r3, [pc, #200]	; (800a2f0 <tApoapsisFromVelocity+0x154>)
 800a228:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a22c:	f7f6 fb32 	bl	8000894 <__aeabi_ddiv>
 800a230:	4603      	mov	r3, r0
 800a232:	460c      	mov	r4, r1
 800a234:	e9c7 3406 	strd	r3, r4, [r7, #24]
    circ_buffer_mean[new_measurement] = mean;
 800a238:	4b2b      	ldr	r3, [pc, #172]	; (800a2e8 <tApoapsisFromVelocity+0x14c>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	4a2d      	ldr	r2, [pc, #180]	; (800a2f4 <tApoapsisFromVelocity+0x158>)
 800a23e:	00db      	lsls	r3, r3, #3
 800a240:	441a      	add	r2, r3
 800a242:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800a246:	e882 0018 	stmia.w	r2, {r3, r4}



    int count = 0, j;
 800a24a:	2300      	movs	r3, #0
 800a24c:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < VELOCITY_BUFFER_SIZE - 1 - VELOCITY_MEANFILTERSIZE; i++){
 800a24e:	2300      	movs	r3, #0
 800a250:	60fb      	str	r3, [r7, #12]
 800a252:	e03a      	b.n	800a2ca <tApoapsisFromVelocity+0x12e>
        j = (new_measurement + i + 1) % VELOCITY_BUFFER_SIZE;
 800a254:	4b24      	ldr	r3, [pc, #144]	; (800a2e8 <tApoapsisFromVelocity+0x14c>)
 800a256:	681a      	ldr	r2, [r3, #0]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	4413      	add	r3, r2
 800a25c:	3301      	adds	r3, #1
 800a25e:	425a      	negs	r2, r3
 800a260:	f003 030f 	and.w	r3, r3, #15
 800a264:	f002 020f 	and.w	r2, r2, #15
 800a268:	bf58      	it	pl
 800a26a:	4253      	negpl	r3, r2
 800a26c:	60bb      	str	r3, [r7, #8]

        if(circ_buffer_mean[(j + 1) % VELOCITY_BUFFER_SIZE] - circ_buffer_mean[j] <= 0){ 
 800a26e:	68bb      	ldr	r3, [r7, #8]
 800a270:	3301      	adds	r3, #1
 800a272:	425a      	negs	r2, r3
 800a274:	f003 030f 	and.w	r3, r3, #15
 800a278:	f002 020f 	and.w	r2, r2, #15
 800a27c:	bf58      	it	pl
 800a27e:	4253      	negpl	r3, r2
 800a280:	4a1c      	ldr	r2, [pc, #112]	; (800a2f4 <tApoapsisFromVelocity+0x158>)
 800a282:	00db      	lsls	r3, r3, #3
 800a284:	4413      	add	r3, r2
 800a286:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a28a:	4a1a      	ldr	r2, [pc, #104]	; (800a2f4 <tApoapsisFromVelocity+0x158>)
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	00db      	lsls	r3, r3, #3
 800a290:	4413      	add	r3, r2
 800a292:	cb18      	ldmia	r3, {r3, r4}
 800a294:	461a      	mov	r2, r3
 800a296:	4623      	mov	r3, r4
 800a298:	f7f6 f81e 	bl	80002d8 <__aeabi_dsub>
 800a29c:	4603      	mov	r3, r0
 800a29e:	460c      	mov	r4, r1
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	4621      	mov	r1, r4
 800a2a4:	f04f 0200 	mov.w	r2, #0
 800a2a8:	f04f 0300 	mov.w	r3, #0
 800a2ac:	f7f6 fc44 	bl	8000b38 <__aeabi_dcmple>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d003      	beq.n	800a2be <tApoapsisFromVelocity+0x122>
            count++;
 800a2b6:	693b      	ldr	r3, [r7, #16]
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	613b      	str	r3, [r7, #16]
 800a2bc:	e002      	b.n	800a2c4 <tApoapsisFromVelocity+0x128>
        }else{
            count--;
 800a2be:	693b      	ldr	r3, [r7, #16]
 800a2c0:	3b01      	subs	r3, #1
 800a2c2:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < VELOCITY_BUFFER_SIZE - 1 - VELOCITY_MEANFILTERSIZE; i++){
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	60fb      	str	r3, [r7, #12]
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	2b0b      	cmp	r3, #11
 800a2ce:	ddc1      	ble.n	800a254 <tApoapsisFromVelocity+0xb8>
        }        
    }
    if(count < -VELOCITY_TRIGGER_THRESHOLD){
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	f113 0f04 	cmn.w	r3, #4
 800a2d6:	da01      	bge.n	800a2dc <tApoapsisFromVelocity+0x140>
        return 1;
 800a2d8:	2301      	movs	r3, #1
 800a2da:	e000      	b.n	800a2de <tApoapsisFromVelocity+0x142>
    }else{
        return 0;
 800a2dc:	2300      	movs	r3, #0
    }
}
 800a2de:	4618      	mov	r0, r3
 800a2e0:	3724      	adds	r7, #36	; 0x24
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd90      	pop	{r4, r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	2000000c 	.word	0x2000000c
 800a2ec:	20000348 	.word	0x20000348
 800a2f0:	40080000 	.word	0x40080000
 800a2f4:	200003c8 	.word	0x200003c8

0800a2f8 <tApoapsisFromVelocityAtMECO>:

time_value tApoapsisFromVelocityAtMECO(time_value t_MECO, double v_MECO){
 800a2f8:	b5b0      	push	{r4, r5, r7, lr}
 800a2fa:	b08e      	sub	sp, #56	; 0x38
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6178      	str	r0, [r7, #20]
 800a300:	f107 030c 	add.w	r3, r7, #12
 800a304:	e883 0006 	stmia.w	r3, {r1, r2}
 800a308:	ed87 0b00 	vstr	d0, [r7]
    double v_t = v_MECO;
 800a30c:	e897 0018 	ldmia.w	r7, {r3, r4}
 800a310:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    int delta_t = DELTA_T;
 800a314:	230a      	movs	r3, #10
 800a316:	62bb      	str	r3, [r7, #40]	; 0x28
    int t_millisec = 0;
 800a318:	2300      	movs	r3, #0
 800a31a:	62fb      	str	r3, [r7, #44]	; 0x2c
    double C = 1/2.0 * PRESSURE_FOR_COMPUTATIION * MOL_AIR / (GAS_CONSTANT * TEMPERATURE) * ROCKET_AREA * DRAG_CONSTANT_ROCKET / ROCKET_MASS;
 800a31c:	a43e      	add	r4, pc, #248	; (adr r4, 800a418 <tApoapsisFromVelocityAtMECO+0x120>)
 800a31e:	cc18      	ldmia	r4, {r3, r4}
 800a320:	e9c7 3408 	strd	r3, r4, [r7, #32]
    while (v_t > 0){
 800a324:	e03c      	b.n	800a3a0 <tApoapsisFromVelocityAtMECO+0xa8>
        v_t = v_t - (G + C * v_t * v_t) * delta_t / 1000.0;
 800a326:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a32a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800a32e:	f7f6 f987 	bl	8000640 <__aeabi_dmul>
 800a332:	4603      	mov	r3, r0
 800a334:	460c      	mov	r4, r1
 800a336:	4618      	mov	r0, r3
 800a338:	4621      	mov	r1, r4
 800a33a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a33e:	f7f6 f97f 	bl	8000640 <__aeabi_dmul>
 800a342:	4603      	mov	r3, r0
 800a344:	460c      	mov	r4, r1
 800a346:	4618      	mov	r0, r3
 800a348:	4621      	mov	r1, r4
 800a34a:	a335      	add	r3, pc, #212	; (adr r3, 800a420 <tApoapsisFromVelocityAtMECO+0x128>)
 800a34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a350:	f7f5 ffc4 	bl	80002dc <__adddf3>
 800a354:	4603      	mov	r3, r0
 800a356:	460c      	mov	r4, r1
 800a358:	4625      	mov	r5, r4
 800a35a:	461c      	mov	r4, r3
 800a35c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a35e:	f7f6 f909 	bl	8000574 <__aeabi_i2d>
 800a362:	4602      	mov	r2, r0
 800a364:	460b      	mov	r3, r1
 800a366:	4620      	mov	r0, r4
 800a368:	4629      	mov	r1, r5
 800a36a:	f7f6 f969 	bl	8000640 <__aeabi_dmul>
 800a36e:	4603      	mov	r3, r0
 800a370:	460c      	mov	r4, r1
 800a372:	4618      	mov	r0, r3
 800a374:	4621      	mov	r1, r4
 800a376:	f04f 0200 	mov.w	r2, #0
 800a37a:	4b25      	ldr	r3, [pc, #148]	; (800a410 <tApoapsisFromVelocityAtMECO+0x118>)
 800a37c:	f7f6 fa8a 	bl	8000894 <__aeabi_ddiv>
 800a380:	4603      	mov	r3, r0
 800a382:	460c      	mov	r4, r1
 800a384:	461a      	mov	r2, r3
 800a386:	4623      	mov	r3, r4
 800a388:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a38c:	f7f5 ffa4 	bl	80002d8 <__aeabi_dsub>
 800a390:	4603      	mov	r3, r0
 800a392:	460c      	mov	r4, r1
 800a394:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        t_millisec += delta_t;
 800a398:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a39a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a39c:	4413      	add	r3, r2
 800a39e:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (v_t > 0){
 800a3a0:	f04f 0200 	mov.w	r2, #0
 800a3a4:	f04f 0300 	mov.w	r3, #0
 800a3a8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a3ac:	f7f6 fbd8 	bl	8000b60 <__aeabi_dcmpgt>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d1b7      	bne.n	800a326 <tApoapsisFromVelocityAtMECO+0x2e>
    }
    time_value t_apoapsis;

    t_apoapsis = t_MECO;
 800a3b6:	f107 0318 	add.w	r3, r7, #24
 800a3ba:	f107 020c 	add.w	r2, r7, #12
 800a3be:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a3c2:	e883 0003 	stmia.w	r3, {r0, r1}
    t_apoapsis.tv_sec += t_millisec / 1000;
 800a3c6:	69ba      	ldr	r2, [r7, #24]
 800a3c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3ca:	4912      	ldr	r1, [pc, #72]	; (800a414 <tApoapsisFromVelocityAtMECO+0x11c>)
 800a3cc:	fb81 0103 	smull	r0, r1, r1, r3
 800a3d0:	1189      	asrs	r1, r1, #6
 800a3d2:	17db      	asrs	r3, r3, #31
 800a3d4:	1acb      	subs	r3, r1, r3
 800a3d6:	4413      	add	r3, r2
 800a3d8:	61bb      	str	r3, [r7, #24]
    t_apoapsis.tv_msec += (t_millisec % 1000);
 800a3da:	69f9      	ldr	r1, [r7, #28]
 800a3dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a3de:	4b0d      	ldr	r3, [pc, #52]	; (800a414 <tApoapsisFromVelocityAtMECO+0x11c>)
 800a3e0:	fb83 0302 	smull	r0, r3, r3, r2
 800a3e4:	1198      	asrs	r0, r3, #6
 800a3e6:	17d3      	asrs	r3, r2, #31
 800a3e8:	1ac3      	subs	r3, r0, r3
 800a3ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a3ee:	fb00 f303 	mul.w	r3, r0, r3
 800a3f2:	1ad3      	subs	r3, r2, r3
 800a3f4:	440b      	add	r3, r1
 800a3f6:	61fb      	str	r3, [r7, #28]
    return t_apoapsis;
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	f107 0318 	add.w	r3, r7, #24
 800a400:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a404:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800a408:	6978      	ldr	r0, [r7, #20]
 800a40a:	3738      	adds	r7, #56	; 0x38
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bdb0      	pop	{r4, r5, r7, pc}
 800a410:	408f4000 	.word	0x408f4000
 800a414:	10624dd3 	.word	0x10624dd3
 800a418:	ece89d89 	.word	0xece89d89
 800a41c:	3f324910 	.word	0x3f324910
 800a420:	51eb851f 	.word	0x51eb851f
 800a424:	40239eb8 	.word	0x40239eb8

0800a428 <tApoapsisFromPressure>:

__uint8_t tApoapsisFromPressure(double pressure){
 800a428:	b590      	push	{r4, r7, lr}
 800a42a:	b089      	sub	sp, #36	; 0x24
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	ed87 0b00 	vstr	d0, [r7]
    static double circ_buffer[PRESSURE_BUFFER_SIZE] = {0};
    static double circ_buffer_mean[PRESSURE_BUFFER_SIZE] = {0};
    static int new_measurement = PRESSURE_BUFFER_SIZE - 1;
    
    // Save measurements in buffer
    new_measurement = (new_measurement + 1) % PRESSURE_BUFFER_SIZE;
 800a432:	4b50      	ldr	r3, [pc, #320]	; (800a574 <tApoapsisFromPressure+0x14c>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	3301      	adds	r3, #1
 800a438:	425a      	negs	r2, r3
 800a43a:	f003 030f 	and.w	r3, r3, #15
 800a43e:	f002 020f 	and.w	r2, r2, #15
 800a442:	bf58      	it	pl
 800a444:	4253      	negpl	r3, r2
 800a446:	4a4b      	ldr	r2, [pc, #300]	; (800a574 <tApoapsisFromPressure+0x14c>)
 800a448:	6013      	str	r3, [r2, #0]
    circ_buffer[new_measurement] = pressure;
 800a44a:	4b4a      	ldr	r3, [pc, #296]	; (800a574 <tApoapsisFromPressure+0x14c>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	4a4a      	ldr	r2, [pc, #296]	; (800a578 <tApoapsisFromPressure+0x150>)
 800a450:	00db      	lsls	r3, r3, #3
 800a452:	441a      	add	r2, r3
 800a454:	e897 0018 	ldmia.w	r7, {r3, r4}
 800a458:	e882 0018 	stmia.w	r2, {r3, r4}
    
    // Mean measurements
    double mean = 0;
 800a45c:	f04f 0300 	mov.w	r3, #0
 800a460:	f04f 0400 	mov.w	r4, #0
 800a464:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < PRESSURE_MEANFILTERSIZE; i++){
 800a468:	2300      	movs	r3, #0
 800a46a:	617b      	str	r3, [r7, #20]
 800a46c:	e01c      	b.n	800a4a8 <tApoapsisFromPressure+0x80>
        mean += circ_buffer[(new_measurement - i + PRESSURE_BUFFER_SIZE) % PRESSURE_BUFFER_SIZE];
 800a46e:	4b41      	ldr	r3, [pc, #260]	; (800a574 <tApoapsisFromPressure+0x14c>)
 800a470:	681a      	ldr	r2, [r3, #0]
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	1ad3      	subs	r3, r2, r3
 800a476:	3310      	adds	r3, #16
 800a478:	425a      	negs	r2, r3
 800a47a:	f003 030f 	and.w	r3, r3, #15
 800a47e:	f002 020f 	and.w	r2, r2, #15
 800a482:	bf58      	it	pl
 800a484:	4253      	negpl	r3, r2
 800a486:	4a3c      	ldr	r2, [pc, #240]	; (800a578 <tApoapsisFromPressure+0x150>)
 800a488:	00db      	lsls	r3, r3, #3
 800a48a:	4413      	add	r3, r2
 800a48c:	cb18      	ldmia	r3, {r3, r4}
 800a48e:	461a      	mov	r2, r3
 800a490:	4623      	mov	r3, r4
 800a492:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a496:	f7f5 ff21 	bl	80002dc <__adddf3>
 800a49a:	4603      	mov	r3, r0
 800a49c:	460c      	mov	r4, r1
 800a49e:	e9c7 3406 	strd	r3, r4, [r7, #24]
    for(int i = 0; i < PRESSURE_MEANFILTERSIZE; i++){
 800a4a2:	697b      	ldr	r3, [r7, #20]
 800a4a4:	3301      	adds	r3, #1
 800a4a6:	617b      	str	r3, [r7, #20]
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	2b02      	cmp	r3, #2
 800a4ac:	dddf      	ble.n	800a46e <tApoapsisFromPressure+0x46>
    }
    mean /= PRESSURE_MEANFILTERSIZE;
 800a4ae:	f04f 0200 	mov.w	r2, #0
 800a4b2:	4b32      	ldr	r3, [pc, #200]	; (800a57c <tApoapsisFromPressure+0x154>)
 800a4b4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a4b8:	f7f6 f9ec 	bl	8000894 <__aeabi_ddiv>
 800a4bc:	4603      	mov	r3, r0
 800a4be:	460c      	mov	r4, r1
 800a4c0:	e9c7 3406 	strd	r3, r4, [r7, #24]
    circ_buffer_mean[new_measurement] = mean;
 800a4c4:	4b2b      	ldr	r3, [pc, #172]	; (800a574 <tApoapsisFromPressure+0x14c>)
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	4a2d      	ldr	r2, [pc, #180]	; (800a580 <tApoapsisFromPressure+0x158>)
 800a4ca:	00db      	lsls	r3, r3, #3
 800a4cc:	441a      	add	r2, r3
 800a4ce:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800a4d2:	e882 0018 	stmia.w	r2, {r3, r4}

    int count = 0, j;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < PRESSURE_BUFFER_SIZE - 1 - PRESSURE_MEANFILTERSIZE; i++){
 800a4da:	2300      	movs	r3, #0
 800a4dc:	60fb      	str	r3, [r7, #12]
 800a4de:	e03a      	b.n	800a556 <tApoapsisFromPressure+0x12e>
        j = (new_measurement + i + 1) % PRESSURE_BUFFER_SIZE;
 800a4e0:	4b24      	ldr	r3, [pc, #144]	; (800a574 <tApoapsisFromPressure+0x14c>)
 800a4e2:	681a      	ldr	r2, [r3, #0]
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	4413      	add	r3, r2
 800a4e8:	3301      	adds	r3, #1
 800a4ea:	425a      	negs	r2, r3
 800a4ec:	f003 030f 	and.w	r3, r3, #15
 800a4f0:	f002 020f 	and.w	r2, r2, #15
 800a4f4:	bf58      	it	pl
 800a4f6:	4253      	negpl	r3, r2
 800a4f8:	60bb      	str	r3, [r7, #8]

        if(circ_buffer_mean[(j + 1) % PRESSURE_BUFFER_SIZE] - circ_buffer_mean[j] <= 0){ 
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	3301      	adds	r3, #1
 800a4fe:	425a      	negs	r2, r3
 800a500:	f003 030f 	and.w	r3, r3, #15
 800a504:	f002 020f 	and.w	r2, r2, #15
 800a508:	bf58      	it	pl
 800a50a:	4253      	negpl	r3, r2
 800a50c:	4a1c      	ldr	r2, [pc, #112]	; (800a580 <tApoapsisFromPressure+0x158>)
 800a50e:	00db      	lsls	r3, r3, #3
 800a510:	4413      	add	r3, r2
 800a512:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a516:	4a1a      	ldr	r2, [pc, #104]	; (800a580 <tApoapsisFromPressure+0x158>)
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	00db      	lsls	r3, r3, #3
 800a51c:	4413      	add	r3, r2
 800a51e:	cb18      	ldmia	r3, {r3, r4}
 800a520:	461a      	mov	r2, r3
 800a522:	4623      	mov	r3, r4
 800a524:	f7f5 fed8 	bl	80002d8 <__aeabi_dsub>
 800a528:	4603      	mov	r3, r0
 800a52a:	460c      	mov	r4, r1
 800a52c:	4618      	mov	r0, r3
 800a52e:	4621      	mov	r1, r4
 800a530:	f04f 0200 	mov.w	r2, #0
 800a534:	f04f 0300 	mov.w	r3, #0
 800a538:	f7f6 fafe 	bl	8000b38 <__aeabi_dcmple>
 800a53c:	4603      	mov	r3, r0
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d003      	beq.n	800a54a <tApoapsisFromPressure+0x122>
            count++;
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	3301      	adds	r3, #1
 800a546:	613b      	str	r3, [r7, #16]
 800a548:	e002      	b.n	800a550 <tApoapsisFromPressure+0x128>
        }else{
            count--;
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	3b01      	subs	r3, #1
 800a54e:	613b      	str	r3, [r7, #16]
    for(int i = 0; i < PRESSURE_BUFFER_SIZE - 1 - PRESSURE_MEANFILTERSIZE; i++){
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	3301      	adds	r3, #1
 800a554:	60fb      	str	r3, [r7, #12]
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	2b0b      	cmp	r3, #11
 800a55a:	ddc1      	ble.n	800a4e0 <tApoapsisFromPressure+0xb8>
        }        
    }
    if(count < -PRESSURE_TRIGGER_THRESHOLD){
 800a55c:	693b      	ldr	r3, [r7, #16]
 800a55e:	f113 0f04 	cmn.w	r3, #4
 800a562:	da01      	bge.n	800a568 <tApoapsisFromPressure+0x140>
        return 1;
 800a564:	2301      	movs	r3, #1
 800a566:	e000      	b.n	800a56a <tApoapsisFromPressure+0x142>
    }else{
        return 0;
 800a568:	2300      	movs	r3, #0
    }
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	3724      	adds	r7, #36	; 0x24
 800a56e:	46bd      	mov	sp, r7
 800a570:	bd90      	pop	{r4, r7, pc}
 800a572:	bf00      	nop
 800a574:	20000010 	.word	0x20000010
 800a578:	20000448 	.word	0x20000448
 800a57c:	40080000 	.word	0x40080000
 800a580:	200004c8 	.word	0x200004c8

0800a584 <computeVelocity>:


double computeVelocity(double acceleration, time_value t_now){
 800a584:	b590      	push	{r4, r7, lr}
 800a586:	b087      	sub	sp, #28
 800a588:	af00      	add	r7, sp, #0
 800a58a:	ed87 0b02 	vstr	d0, [r7, #8]
 800a58e:	463b      	mov	r3, r7
 800a590:	e883 0003 	stmia.w	r3, {r0, r1}
    static time_value t_last = {0, 0};
    static double velocity = 0;
    if(t_last.tv_sec == 0 && t_last.tv_msec == 0){
 800a594:	4b23      	ldr	r3, [pc, #140]	; (800a624 <computeVelocity+0xa0>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d109      	bne.n	800a5b0 <computeVelocity+0x2c>
 800a59c:	4b21      	ldr	r3, [pc, #132]	; (800a624 <computeVelocity+0xa0>)
 800a59e:	685b      	ldr	r3, [r3, #4]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d105      	bne.n	800a5b0 <computeVelocity+0x2c>
        t_last.tv_sec = t_now.tv_sec;
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	4a1f      	ldr	r2, [pc, #124]	; (800a624 <computeVelocity+0xa0>)
 800a5a8:	6013      	str	r3, [r2, #0]
        t_last.tv_msec = t_now.tv_msec;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	4a1d      	ldr	r2, [pc, #116]	; (800a624 <computeVelocity+0xa0>)
 800a5ae:	6053      	str	r3, [r2, #4]
    }    

    double t_diff = timeDiff(t_last, t_now) / 1000.0;
 800a5b0:	491c      	ldr	r1, [pc, #112]	; (800a624 <computeVelocity+0xa0>)
 800a5b2:	463b      	mov	r3, r7
 800a5b4:	cb0c      	ldmia	r3, {r2, r3}
 800a5b6:	c903      	ldmia	r1, {r0, r1}
 800a5b8:	f7ff fcf4 	bl	8009fa4 <timeDiff>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	4618      	mov	r0, r3
 800a5c0:	f7f5 ffd8 	bl	8000574 <__aeabi_i2d>
 800a5c4:	f04f 0200 	mov.w	r2, #0
 800a5c8:	4b17      	ldr	r3, [pc, #92]	; (800a628 <computeVelocity+0xa4>)
 800a5ca:	f7f6 f963 	bl	8000894 <__aeabi_ddiv>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	460c      	mov	r4, r1
 800a5d2:	e9c7 3404 	strd	r3, r4, [r7, #16]
    velocity += acceleration * t_diff;
 800a5d6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a5da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a5de:	f7f6 f82f 	bl	8000640 <__aeabi_dmul>
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	460c      	mov	r4, r1
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	4621      	mov	r1, r4
 800a5ea:	4b10      	ldr	r3, [pc, #64]	; (800a62c <computeVelocity+0xa8>)
 800a5ec:	cb18      	ldmia	r3, {r3, r4}
 800a5ee:	461a      	mov	r2, r3
 800a5f0:	4623      	mov	r3, r4
 800a5f2:	f7f5 fe73 	bl	80002dc <__adddf3>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	460c      	mov	r4, r1
 800a5fa:	4a0c      	ldr	r2, [pc, #48]	; (800a62c <computeVelocity+0xa8>)
 800a5fc:	e882 0018 	stmia.w	r2, {r3, r4}

    t_last.tv_sec = t_now.tv_sec;
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	4a08      	ldr	r2, [pc, #32]	; (800a624 <computeVelocity+0xa0>)
 800a604:	6013      	str	r3, [r2, #0]
    t_last.tv_msec = t_now.tv_msec;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	4a06      	ldr	r2, [pc, #24]	; (800a624 <computeVelocity+0xa0>)
 800a60a:	6053      	str	r3, [r2, #4]
    return velocity;
 800a60c:	4b07      	ldr	r3, [pc, #28]	; (800a62c <computeVelocity+0xa8>)
 800a60e:	cb18      	ldmia	r3, {r3, r4}
 800a610:	ec44 3b17 	vmov	d7, r3, r4
}
 800a614:	eeb0 0a47 	vmov.f32	s0, s14
 800a618:	eef0 0a67 	vmov.f32	s1, s15
 800a61c:	371c      	adds	r7, #28
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd90      	pop	{r4, r7, pc}
 800a622:	bf00      	nop
 800a624:	20000548 	.word	0x20000548
 800a628:	408f4000 	.word	0x408f4000
 800a62c:	20000550 	.word	0x20000550

0800a630 <triggerParachuteTime>:

__uint8_t triggerParachuteTime(time_value t_apoapsis, time_value t_now){
 800a630:	b590      	push	{r4, r7, lr}
 800a632:	b087      	sub	sp, #28
 800a634:	af00      	add	r7, sp, #0
 800a636:	f107 0408 	add.w	r4, r7, #8
 800a63a:	e884 0003 	stmia.w	r4, {r0, r1}
 800a63e:	4639      	mov	r1, r7
 800a640:	e881 000c 	stmia.w	r1, {r2, r3}
    t_apoapsis.tv_sec += T_AP_BUFFER / 1000;
 800a644:	68bb      	ldr	r3, [r7, #8]
 800a646:	60bb      	str	r3, [r7, #8]
    t_apoapsis.tv_msec += (T_AP_BUFFER % 1000);
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	60fb      	str	r3, [r7, #12]
    int t_diff = timeDiff(t_apoapsis, t_now);
 800a64c:	463b      	mov	r3, r7
 800a64e:	cb0c      	ldmia	r3, {r2, r3}
 800a650:	f107 0108 	add.w	r1, r7, #8
 800a654:	c903      	ldmia	r1, {r0, r1}
 800a656:	f7ff fca5 	bl	8009fa4 <timeDiff>
 800a65a:	6178      	str	r0, [r7, #20]
    if(t_diff > 0){
 800a65c:	697b      	ldr	r3, [r7, #20]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	dd01      	ble.n	800a666 <triggerParachuteTime+0x36>
        return 1;
 800a662:	2301      	movs	r3, #1
 800a664:	e000      	b.n	800a668 <triggerParachuteTime+0x38>
    }
    return 0;
 800a666:	2300      	movs	r3, #0
}
 800a668:	4618      	mov	r0, r3
 800a66a:	371c      	adds	r7, #28
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd90      	pop	{r4, r7, pc}

0800a670 <triggerParachute>:

__uint8_t triggerParachute(__uint8_t parachuteTriggers[4], time_value t_arm, time_value t_latest, time_value t_now){
 800a670:	b082      	sub	sp, #8
 800a672:	b580      	push	{r7, lr}
 800a674:	b088      	sub	sp, #32
 800a676:	af00      	add	r7, sp, #0
 800a678:	60f8      	str	r0, [r7, #12]
 800a67a:	1d38      	adds	r0, r7, #4
 800a67c:	e880 0006 	stmia.w	r0, {r1, r2}
 800a680:	62fb      	str	r3, [r7, #44]	; 0x2c
    int count = 0;
 800a682:	2300      	movs	r3, #0
 800a684:	61fb      	str	r3, [r7, #28]
    int t_diff_arm = timeDiff(t_arm, t_now);
 800a686:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800a68a:	cb0c      	ldmia	r3, {r2, r3}
 800a68c:	1d39      	adds	r1, r7, #4
 800a68e:	c903      	ldmia	r1, {r0, r1}
 800a690:	f7ff fc88 	bl	8009fa4 <timeDiff>
 800a694:	6138      	str	r0, [r7, #16]
    static int t_arm_end = -1;
    if(t_arm_end == -1){
 800a696:	4b24      	ldr	r3, [pc, #144]	; (800a728 <triggerParachute+0xb8>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a69e:	d109      	bne.n	800a6b4 <triggerParachute+0x44>
        t_arm_end = timeDiff(t_arm, t_latest);
 800a6a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a6a4:	cb0c      	ldmia	r3, {r2, r3}
 800a6a6:	1d39      	adds	r1, r7, #4
 800a6a8:	c903      	ldmia	r1, {r0, r1}
 800a6aa:	f7ff fc7b 	bl	8009fa4 <timeDiff>
 800a6ae:	4602      	mov	r2, r0
 800a6b0:	4b1d      	ldr	r3, [pc, #116]	; (800a728 <triggerParachute+0xb8>)
 800a6b2:	601a      	str	r2, [r3, #0]
    }

    // Separate the time into 4 steps
    for(int i = 0; i < 4; i++){
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	61bb      	str	r3, [r7, #24]
 800a6b8:	e013      	b.n	800a6e2 <triggerParachute+0x72>
        if(t_arm_end / 4 * (i+1) > t_diff_arm){
 800a6ba:	4b1b      	ldr	r3, [pc, #108]	; (800a728 <triggerParachute+0xb8>)
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	da00      	bge.n	800a6c4 <triggerParachute+0x54>
 800a6c2:	3303      	adds	r3, #3
 800a6c4:	109b      	asrs	r3, r3, #2
 800a6c6:	461a      	mov	r2, r3
 800a6c8:	69bb      	ldr	r3, [r7, #24]
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	fb03 f202 	mul.w	r2, r3, r2
 800a6d0:	693b      	ldr	r3, [r7, #16]
 800a6d2:	429a      	cmp	r2, r3
 800a6d4:	dd02      	ble.n	800a6dc <triggerParachute+0x6c>
            count++;
 800a6d6:	69fb      	ldr	r3, [r7, #28]
 800a6d8:	3301      	adds	r3, #1
 800a6da:	61fb      	str	r3, [r7, #28]
    for(int i = 0; i < 4; i++){
 800a6dc:	69bb      	ldr	r3, [r7, #24]
 800a6de:	3301      	adds	r3, #1
 800a6e0:	61bb      	str	r3, [r7, #24]
 800a6e2:	69bb      	ldr	r3, [r7, #24]
 800a6e4:	2b03      	cmp	r3, #3
 800a6e6:	dde8      	ble.n	800a6ba <triggerParachute+0x4a>
        } 
    }

    for(int i = 0; i < 4; i++){
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	617b      	str	r3, [r7, #20]
 800a6ec:	e00b      	b.n	800a706 <triggerParachute+0x96>
        if(parachuteTriggers[i]){
 800a6ee:	697b      	ldr	r3, [r7, #20]
 800a6f0:	68fa      	ldr	r2, [r7, #12]
 800a6f2:	4413      	add	r3, r2
 800a6f4:	781b      	ldrb	r3, [r3, #0]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d002      	beq.n	800a700 <triggerParachute+0x90>
            count--;
 800a6fa:	69fb      	ldr	r3, [r7, #28]
 800a6fc:	3b01      	subs	r3, #1
 800a6fe:	61fb      	str	r3, [r7, #28]
    for(int i = 0; i < 4; i++){
 800a700:	697b      	ldr	r3, [r7, #20]
 800a702:	3301      	adds	r3, #1
 800a704:	617b      	str	r3, [r7, #20]
 800a706:	697b      	ldr	r3, [r7, #20]
 800a708:	2b03      	cmp	r3, #3
 800a70a:	ddf0      	ble.n	800a6ee <triggerParachute+0x7e>
        }
    }

    if(count <= 0){
 800a70c:	69fb      	ldr	r3, [r7, #28]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	dc01      	bgt.n	800a716 <triggerParachute+0xa6>
        return 1;
 800a712:	2301      	movs	r3, #1
 800a714:	e000      	b.n	800a718 <triggerParachute+0xa8>
    }
    return 0;
 800a716:	2300      	movs	r3, #0
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3720      	adds	r7, #32
 800a71c:	46bd      	mov	sp, r7
 800a71e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a722:	b002      	add	sp, #8
 800a724:	4770      	bx	lr
 800a726:	bf00      	nop
 800a728:	20000014 	.word	0x20000014

0800a72c <detectEventsAndTriggerParachute>:

//Detect apogee. Returns 8 bits: MSB->LSB:
//  7: Parachute trigger | 6: AP detected by dP | 5: AP detected by dV | 4: AP predicted with v_MECO_acc | 3: AP predicted with v_MECO_pito
//  2: Parachute armed   | 1: MECO detected
//Inputs: double acceleration (m/s^2), double velocity_pito (m/s), double pressure (Pa), uint8 groundConnection (1 = connected, 0 = broken)
__uint8_t detectEventsAndTriggerParachute(double acceleration, double velocity_pito, double pressure, __uint8_t ground_connection, time_value t_now){
 800a72c:	b5b0      	push	{r4, r5, r7, lr}
 800a72e:	b09c      	sub	sp, #112	; 0x70
 800a730:	af04      	add	r7, sp, #16
 800a732:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 800a736:	ed87 1b08 	vstr	d1, [r7, #32]
 800a73a:	ed87 2b06 	vstr	d2, [r7, #24]
 800a73e:	f107 030c 	add.w	r3, r7, #12
 800a742:	e883 0006 	stmia.w	r3, {r1, r2}
 800a746:	4603      	mov	r3, r0
 800a748:	75fb      	strb	r3, [r7, #23]
    static __uint8_t parachute_deployed = 0, parachute_armed = 0, MECO = 0, liftOff = 0,
            pressure_AP = 0, velocity_AP = 0, parachute_triggers[4] = {0},
            velocity_AP_MECO_acc = 0, velocity_AP_MECO_pito = 0;

    
    __uint8_t triggers = 0;
 800a74a:	2300      	movs	r3, #0
 800a74c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    detectMECO(t_liftoff, acceleration, t_now);
 800a750:	4953      	ldr	r1, [pc, #332]	; (800a8a0 <detectEventsAndTriggerParachute+0x174>)
 800a752:	f107 030c 	add.w	r3, r7, #12
 800a756:	cb0c      	ldmia	r3, {r2, r3}
 800a758:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800a75c:	c903      	ldmia	r1, {r0, r1}
 800a75e:	f7ff fc67 	bl	800a030 <detectMECO>
    // If not started, we don't care about the rest
    if(!liftOff){
 800a762:	4b50      	ldr	r3, [pc, #320]	; (800a8a4 <detectEventsAndTriggerParachute+0x178>)
 800a764:	781b      	ldrb	r3, [r3, #0]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d11c      	bne.n	800a7a4 <detectEventsAndTriggerParachute+0x78>
        liftOff = detectStart(ground_connection);
 800a76a:	7dfb      	ldrb	r3, [r7, #23]
 800a76c:	4618      	mov	r0, r3
 800a76e:	f7ff fc4e 	bl	800a00e <detectStart>
 800a772:	4603      	mov	r3, r0
 800a774:	461a      	mov	r2, r3
 800a776:	4b4b      	ldr	r3, [pc, #300]	; (800a8a4 <detectEventsAndTriggerParachute+0x178>)
 800a778:	701a      	strb	r2, [r3, #0]
        if(liftOff){
 800a77a:	4b4a      	ldr	r3, [pc, #296]	; (800a8a4 <detectEventsAndTriggerParachute+0x178>)
 800a77c:	781b      	ldrb	r3, [r3, #0]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d00e      	beq.n	800a7a0 <detectEventsAndTriggerParachute+0x74>
            t_liftoff.tv_sec = t_now.tv_sec;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	4a46      	ldr	r2, [pc, #280]	; (800a8a0 <detectEventsAndTriggerParachute+0x174>)
 800a786:	6013      	str	r3, [r2, #0]
            t_liftoff.tv_msec = t_now.tv_msec;
 800a788:	693b      	ldr	r3, [r7, #16]
 800a78a:	4a45      	ldr	r2, [pc, #276]	; (800a8a0 <detectEventsAndTriggerParachute+0x174>)
 800a78c:	6053      	str	r3, [r2, #4]

            t_parachute_latest.tv_sec = t_liftoff.tv_sec + PARACHUTE_LATEST / 1000;
 800a78e:	4b44      	ldr	r3, [pc, #272]	; (800a8a0 <detectEventsAndTriggerParachute+0x174>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	3310      	adds	r3, #16
 800a794:	4a44      	ldr	r2, [pc, #272]	; (800a8a8 <detectEventsAndTriggerParachute+0x17c>)
 800a796:	6013      	str	r3, [r2, #0]
            t_parachute_latest.tv_msec = t_liftoff.tv_msec + PARACHUTE_LATEST % 1000;
 800a798:	4b41      	ldr	r3, [pc, #260]	; (800a8a0 <detectEventsAndTriggerParachute+0x174>)
 800a79a:	685b      	ldr	r3, [r3, #4]
 800a79c:	4a42      	ldr	r2, [pc, #264]	; (800a8a8 <detectEventsAndTriggerParachute+0x17c>)
 800a79e:	6053      	str	r3, [r2, #4]
        }
        return 0;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	e1a0      	b.n	800aae6 <detectEventsAndTriggerParachute+0x3ba>
    }
    double velocity_acc = computeVelocity(acceleration, t_now);
 800a7a4:	f107 030c 	add.w	r3, r7, #12
 800a7a8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a7ac:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800a7b0:	f7ff fee8 	bl	800a584 <computeVelocity>
 800a7b4:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50

    // Detect MECO
    if(!MECO){
 800a7b8:	4b3c      	ldr	r3, [pc, #240]	; (800a8ac <detectEventsAndTriggerParachute+0x180>)
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d154      	bne.n	800a86a <detectEventsAndTriggerParachute+0x13e>
        MECO = detectMECO(t_liftoff, acceleration, t_now);
 800a7c0:	4937      	ldr	r1, [pc, #220]	; (800a8a0 <detectEventsAndTriggerParachute+0x174>)
 800a7c2:	f107 030c 	add.w	r3, r7, #12
 800a7c6:	cb0c      	ldmia	r3, {r2, r3}
 800a7c8:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 800a7cc:	c903      	ldmia	r1, {r0, r1}
 800a7ce:	f7ff fc2f 	bl	800a030 <detectMECO>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	461a      	mov	r2, r3
 800a7d6:	4b35      	ldr	r3, [pc, #212]	; (800a8ac <detectEventsAndTriggerParachute+0x180>)
 800a7d8:	701a      	strb	r2, [r3, #0]
        tApoapsisFromPressure(pressure);
 800a7da:	ed97 0b06 	vldr	d0, [r7, #24]
 800a7de:	f7ff fe23 	bl	800a428 <tApoapsisFromPressure>
        tApoapsisFromVelocity(velocity_pito);
 800a7e2:	ed97 0b08 	vldr	d0, [r7, #32]
 800a7e6:	f7ff fcd9 	bl	800a19c <tApoapsisFromVelocity>

        if(timeDiff(t_liftoff, t_now) < MECO_EARLIEST){
 800a7ea:	492d      	ldr	r1, [pc, #180]	; (800a8a0 <detectEventsAndTriggerParachute+0x174>)
 800a7ec:	f107 030c 	add.w	r3, r7, #12
 800a7f0:	cb0c      	ldmia	r3, {r2, r3}
 800a7f2:	c903      	ldmia	r1, {r0, r1}
 800a7f4:	f7ff fbd6 	bl	8009fa4 <timeDiff>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800a7fe:	da02      	bge.n	800a806 <detectEventsAndTriggerParachute+0xda>
            MECO = 0;
 800a800:	4b2a      	ldr	r3, [pc, #168]	; (800a8ac <detectEventsAndTriggerParachute+0x180>)
 800a802:	2200      	movs	r2, #0
 800a804:	701a      	strb	r2, [r3, #0]
        }    
        if(MECO){
 800a806:	4b29      	ldr	r3, [pc, #164]	; (800a8ac <detectEventsAndTriggerParachute+0x180>)
 800a808:	781b      	ldrb	r3, [r3, #0]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d02b      	beq.n	800a866 <detectEventsAndTriggerParachute+0x13a>
            t_MECO.tv_sec = t_now.tv_sec;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	4a27      	ldr	r2, [pc, #156]	; (800a8b0 <detectEventsAndTriggerParachute+0x184>)
 800a812:	6013      	str	r3, [r2, #0]
            t_MECO.tv_msec = t_now.tv_msec;
 800a814:	693b      	ldr	r3, [r7, #16]
 800a816:	4a26      	ldr	r2, [pc, #152]	; (800a8b0 <detectEventsAndTriggerParachute+0x184>)
 800a818:	6053      	str	r3, [r2, #4]

            // Get velocity at MECO and compute t_apoapsis from this
            double v_MECO_pito = velocity_pito;
 800a81a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800a81e:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
            double v_MECO_acc = velocity_acc;
 800a822:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 800a826:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
            t_apoapsis_velocity_static_pito = tApoapsisFromVelocityAtMECO(t_MECO, v_MECO_pito);
 800a82a:	4c22      	ldr	r4, [pc, #136]	; (800a8b4 <detectEventsAndTriggerParachute+0x188>)
 800a82c:	4638      	mov	r0, r7
 800a82e:	4b20      	ldr	r3, [pc, #128]	; (800a8b0 <detectEventsAndTriggerParachute+0x184>)
 800a830:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 800a834:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a838:	f7ff fd5e 	bl	800a2f8 <tApoapsisFromVelocityAtMECO>
 800a83c:	4622      	mov	r2, r4
 800a83e:	463b      	mov	r3, r7
 800a840:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a844:	e882 0003 	stmia.w	r2, {r0, r1}
            t_apoapsis_velocity_static_acc = tApoapsisFromVelocityAtMECO(t_MECO, v_MECO_acc);
 800a848:	4c1b      	ldr	r4, [pc, #108]	; (800a8b8 <detectEventsAndTriggerParachute+0x18c>)
 800a84a:	4638      	mov	r0, r7
 800a84c:	4b18      	ldr	r3, [pc, #96]	; (800a8b0 <detectEventsAndTriggerParachute+0x184>)
 800a84e:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 800a852:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a856:	f7ff fd4f 	bl	800a2f8 <tApoapsisFromVelocityAtMECO>
 800a85a:	4622      	mov	r2, r4
 800a85c:	463b      	mov	r3, r7
 800a85e:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a862:	e882 0003 	stmia.w	r2, {r0, r1}
        }
        return 0;
 800a866:	2300      	movs	r3, #0
 800a868:	e13d      	b.n	800aae6 <detectEventsAndTriggerParachute+0x3ba>
    }

    // Arm Parachute
    if(!parachute_armed && timeDiff(t_MECO, t_now) < CHUTE_ARM_TIME){
 800a86a:	4b14      	ldr	r3, [pc, #80]	; (800a8bc <detectEventsAndTriggerParachute+0x190>)
 800a86c:	781b      	ldrb	r3, [r3, #0]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d126      	bne.n	800a8c0 <detectEventsAndTriggerParachute+0x194>
 800a872:	490f      	ldr	r1, [pc, #60]	; (800a8b0 <detectEventsAndTriggerParachute+0x184>)
 800a874:	f107 030c 	add.w	r3, r7, #12
 800a878:	cb0c      	ldmia	r3, {r2, r3}
 800a87a:	c903      	ldmia	r1, {r0, r1}
 800a87c:	f7ff fb92 	bl	8009fa4 <timeDiff>
 800a880:	4602      	mov	r2, r0
 800a882:	f241 3387 	movw	r3, #4999	; 0x1387
 800a886:	429a      	cmp	r2, r3
 800a888:	dc1a      	bgt.n	800a8c0 <detectEventsAndTriggerParachute+0x194>
        tApoapsisFromPressure(pressure);
 800a88a:	ed97 0b06 	vldr	d0, [r7, #24]
 800a88e:	f7ff fdcb 	bl	800a428 <tApoapsisFromPressure>
        tApoapsisFromVelocity(velocity_pito);
 800a892:	ed97 0b08 	vldr	d0, [r7, #32]
 800a896:	f7ff fc81 	bl	800a19c <tApoapsisFromVelocity>
        return 0;
 800a89a:	2300      	movs	r3, #0
 800a89c:	e123      	b.n	800aae6 <detectEventsAndTriggerParachute+0x3ba>
 800a89e:	bf00      	nop
 800a8a0:	20000558 	.word	0x20000558
 800a8a4:	20000560 	.word	0x20000560
 800a8a8:	20000564 	.word	0x20000564
 800a8ac:	2000056c 	.word	0x2000056c
 800a8b0:	20000570 	.word	0x20000570
 800a8b4:	20000578 	.word	0x20000578
 800a8b8:	20000580 	.word	0x20000580
 800a8bc:	20000588 	.word	0x20000588
    }else{
        if(!parachute_armed){
 800a8c0:	4b8b      	ldr	r3, [pc, #556]	; (800aaf0 <detectEventsAndTriggerParachute+0x3c4>)
 800a8c2:	781b      	ldrb	r3, [r3, #0]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d108      	bne.n	800a8da <detectEventsAndTriggerParachute+0x1ae>
            parachute_armed = 1;
 800a8c8:	4b89      	ldr	r3, [pc, #548]	; (800aaf0 <detectEventsAndTriggerParachute+0x3c4>)
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	701a      	strb	r2, [r3, #0]
            t_parachute_arm.tv_sec = t_now.tv_sec;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	4a88      	ldr	r2, [pc, #544]	; (800aaf4 <detectEventsAndTriggerParachute+0x3c8>)
 800a8d2:	6013      	str	r3, [r2, #0]
            t_parachute_arm.tv_msec = t_now.tv_msec;
 800a8d4:	693b      	ldr	r3, [r7, #16]
 800a8d6:	4a87      	ldr	r2, [pc, #540]	; (800aaf4 <detectEventsAndTriggerParachute+0x3c8>)
 800a8d8:	6053      	str	r3, [r2, #4]
        }
    }
    
    // Detect apoapsis
    if(!pressure_AP){
 800a8da:	4b87      	ldr	r3, [pc, #540]	; (800aaf8 <detectEventsAndTriggerParachute+0x3cc>)
 800a8dc:	781b      	ldrb	r3, [r3, #0]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d111      	bne.n	800a906 <detectEventsAndTriggerParachute+0x1da>
        pressure_AP = tApoapsisFromPressure(pressure);
 800a8e2:	ed97 0b06 	vldr	d0, [r7, #24]
 800a8e6:	f7ff fd9f 	bl	800a428 <tApoapsisFromPressure>
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	461a      	mov	r2, r3
 800a8ee:	4b82      	ldr	r3, [pc, #520]	; (800aaf8 <detectEventsAndTriggerParachute+0x3cc>)
 800a8f0:	701a      	strb	r2, [r3, #0]
        if(pressure_AP){
 800a8f2:	4b81      	ldr	r3, [pc, #516]	; (800aaf8 <detectEventsAndTriggerParachute+0x3cc>)
 800a8f4:	781b      	ldrb	r3, [r3, #0]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d005      	beq.n	800a906 <detectEventsAndTriggerParachute+0x1da>
            t_apoapsis_pressure.tv_sec = t_now.tv_sec;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	4a7f      	ldr	r2, [pc, #508]	; (800aafc <detectEventsAndTriggerParachute+0x3d0>)
 800a8fe:	6013      	str	r3, [r2, #0]
            t_apoapsis_pressure.tv_msec = t_now.tv_msec;
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	4a7e      	ldr	r2, [pc, #504]	; (800aafc <detectEventsAndTriggerParachute+0x3d0>)
 800a904:	6053      	str	r3, [r2, #4]
        }
    }

    if(!velocity_AP){
 800a906:	4b7e      	ldr	r3, [pc, #504]	; (800ab00 <detectEventsAndTriggerParachute+0x3d4>)
 800a908:	781b      	ldrb	r3, [r3, #0]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d111      	bne.n	800a932 <detectEventsAndTriggerParachute+0x206>
        velocity_AP = tApoapsisFromVelocity(velocity_pito);
 800a90e:	ed97 0b08 	vldr	d0, [r7, #32]
 800a912:	f7ff fc43 	bl	800a19c <tApoapsisFromVelocity>
 800a916:	4603      	mov	r3, r0
 800a918:	461a      	mov	r2, r3
 800a91a:	4b79      	ldr	r3, [pc, #484]	; (800ab00 <detectEventsAndTriggerParachute+0x3d4>)
 800a91c:	701a      	strb	r2, [r3, #0]
        if(velocity_AP){
 800a91e:	4b78      	ldr	r3, [pc, #480]	; (800ab00 <detectEventsAndTriggerParachute+0x3d4>)
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d005      	beq.n	800a932 <detectEventsAndTriggerParachute+0x206>
            t_apoapsis_velocity.tv_sec = t_now.tv_sec;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	4a76      	ldr	r2, [pc, #472]	; (800ab04 <detectEventsAndTriggerParachute+0x3d8>)
 800a92a:	6013      	str	r3, [r2, #0]
            t_apoapsis_velocity.tv_msec = t_now.tv_msec;
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	4a75      	ldr	r2, [pc, #468]	; (800ab04 <detectEventsAndTriggerParachute+0x3d8>)
 800a930:	6053      	str	r3, [r2, #4]
        }
    }

    // Trigger Parachute (t_apoapsis times already have t_buffer in them)
    if(!parachute_triggers[0]){
 800a932:	4b75      	ldr	r3, [pc, #468]	; (800ab08 <detectEventsAndTriggerParachute+0x3dc>)
 800a934:	781b      	ldrb	r3, [r3, #0]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d10a      	bne.n	800a950 <detectEventsAndTriggerParachute+0x224>
        // Precomputed t_apoapsis with v_pito at MECO
        parachute_triggers[0] = triggerParachuteTime(t_apoapsis_velocity_static_pito, t_now);
 800a93a:	4974      	ldr	r1, [pc, #464]	; (800ab0c <detectEventsAndTriggerParachute+0x3e0>)
 800a93c:	f107 030c 	add.w	r3, r7, #12
 800a940:	cb0c      	ldmia	r3, {r2, r3}
 800a942:	c903      	ldmia	r1, {r0, r1}
 800a944:	f7ff fe74 	bl	800a630 <triggerParachuteTime>
 800a948:	4603      	mov	r3, r0
 800a94a:	461a      	mov	r2, r3
 800a94c:	4b6e      	ldr	r3, [pc, #440]	; (800ab08 <detectEventsAndTriggerParachute+0x3dc>)
 800a94e:	701a      	strb	r2, [r3, #0]
    }
    if(!parachute_triggers[1]){
 800a950:	4b6d      	ldr	r3, [pc, #436]	; (800ab08 <detectEventsAndTriggerParachute+0x3dc>)
 800a952:	785b      	ldrb	r3, [r3, #1]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d10a      	bne.n	800a96e <detectEventsAndTriggerParachute+0x242>
        // Precomputed t_apoapsis with v_acc at MECO
        parachute_triggers[1] = triggerParachuteTime(t_apoapsis_velocity_static_acc, t_now);
 800a958:	496d      	ldr	r1, [pc, #436]	; (800ab10 <detectEventsAndTriggerParachute+0x3e4>)
 800a95a:	f107 030c 	add.w	r3, r7, #12
 800a95e:	cb0c      	ldmia	r3, {r2, r3}
 800a960:	c903      	ldmia	r1, {r0, r1}
 800a962:	f7ff fe65 	bl	800a630 <triggerParachuteTime>
 800a966:	4603      	mov	r3, r0
 800a968:	461a      	mov	r2, r3
 800a96a:	4b67      	ldr	r3, [pc, #412]	; (800ab08 <detectEventsAndTriggerParachute+0x3dc>)
 800a96c:	705a      	strb	r2, [r3, #1]
    }
    if(!parachute_triggers[2] && pressure_AP){
 800a96e:	4b66      	ldr	r3, [pc, #408]	; (800ab08 <detectEventsAndTriggerParachute+0x3dc>)
 800a970:	789b      	ldrb	r3, [r3, #2]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d10e      	bne.n	800a994 <detectEventsAndTriggerParachute+0x268>
 800a976:	4b60      	ldr	r3, [pc, #384]	; (800aaf8 <detectEventsAndTriggerParachute+0x3cc>)
 800a978:	781b      	ldrb	r3, [r3, #0]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d00a      	beq.n	800a994 <detectEventsAndTriggerParachute+0x268>
        parachute_triggers[2] = triggerParachuteTime(t_apoapsis_pressure, t_now);
 800a97e:	495f      	ldr	r1, [pc, #380]	; (800aafc <detectEventsAndTriggerParachute+0x3d0>)
 800a980:	f107 030c 	add.w	r3, r7, #12
 800a984:	cb0c      	ldmia	r3, {r2, r3}
 800a986:	c903      	ldmia	r1, {r0, r1}
 800a988:	f7ff fe52 	bl	800a630 <triggerParachuteTime>
 800a98c:	4603      	mov	r3, r0
 800a98e:	461a      	mov	r2, r3
 800a990:	4b5d      	ldr	r3, [pc, #372]	; (800ab08 <detectEventsAndTriggerParachute+0x3dc>)
 800a992:	709a      	strb	r2, [r3, #2]
    }
    if(!parachute_triggers[3] && velocity_AP){
 800a994:	4b5c      	ldr	r3, [pc, #368]	; (800ab08 <detectEventsAndTriggerParachute+0x3dc>)
 800a996:	78db      	ldrb	r3, [r3, #3]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d10e      	bne.n	800a9ba <detectEventsAndTriggerParachute+0x28e>
 800a99c:	4b58      	ldr	r3, [pc, #352]	; (800ab00 <detectEventsAndTriggerParachute+0x3d4>)
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d00a      	beq.n	800a9ba <detectEventsAndTriggerParachute+0x28e>
        parachute_triggers[3] = triggerParachuteTime(t_apoapsis_velocity, t_now);
 800a9a4:	4957      	ldr	r1, [pc, #348]	; (800ab04 <detectEventsAndTriggerParachute+0x3d8>)
 800a9a6:	f107 030c 	add.w	r3, r7, #12
 800a9aa:	cb0c      	ldmia	r3, {r2, r3}
 800a9ac:	c903      	ldmia	r1, {r0, r1}
 800a9ae:	f7ff fe3f 	bl	800a630 <triggerParachuteTime>
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	461a      	mov	r2, r3
 800a9b6:	4b54      	ldr	r3, [pc, #336]	; (800ab08 <detectEventsAndTriggerParachute+0x3dc>)
 800a9b8:	70da      	strb	r2, [r3, #3]
    }
    
    if(!velocity_AP_MECO_acc){
 800a9ba:	4b56      	ldr	r3, [pc, #344]	; (800ab14 <detectEventsAndTriggerParachute+0x3e8>)
 800a9bc:	781b      	ldrb	r3, [r3, #0]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d116      	bne.n	800a9f0 <detectEventsAndTriggerParachute+0x2c4>
        time_value tmp = t_apoapsis_velocity_static_acc;
 800a9c2:	4a53      	ldr	r2, [pc, #332]	; (800ab10 <detectEventsAndTriggerParachute+0x3e4>)
 800a9c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a9c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a9cc:	e883 0003 	stmia.w	r3, {r0, r1}
        tmp.tv_sec -= T_AP_BUFFER / 1000;
 800a9d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9d2:	63bb      	str	r3, [r7, #56]	; 0x38
        tmp.tv_msec -= (T_AP_BUFFER % 1000);
 800a9d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        velocity_AP_MECO_acc = triggerParachuteTime(tmp, t_now);
 800a9d8:	f107 030c 	add.w	r3, r7, #12
 800a9dc:	cb0c      	ldmia	r3, {r2, r3}
 800a9de:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800a9e2:	c903      	ldmia	r1, {r0, r1}
 800a9e4:	f7ff fe24 	bl	800a630 <triggerParachuteTime>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	461a      	mov	r2, r3
 800a9ec:	4b49      	ldr	r3, [pc, #292]	; (800ab14 <detectEventsAndTriggerParachute+0x3e8>)
 800a9ee:	701a      	strb	r2, [r3, #0]
    }

    if(!velocity_AP_MECO_pito){
 800a9f0:	4b49      	ldr	r3, [pc, #292]	; (800ab18 <detectEventsAndTriggerParachute+0x3ec>)
 800a9f2:	781b      	ldrb	r3, [r3, #0]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d116      	bne.n	800aa26 <detectEventsAndTriggerParachute+0x2fa>
        time_value tmp = t_apoapsis_velocity_static_pito;
 800a9f8:	4a44      	ldr	r2, [pc, #272]	; (800ab0c <detectEventsAndTriggerParachute+0x3e0>)
 800a9fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a9fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 800aa02:	e883 0003 	stmia.w	r3, {r0, r1}
        tmp.tv_sec -= T_AP_BUFFER / 1000;
 800aa06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa08:	633b      	str	r3, [r7, #48]	; 0x30
        tmp.tv_msec -= (T_AP_BUFFER % 1000);
 800aa0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa0c:	637b      	str	r3, [r7, #52]	; 0x34
        velocity_AP_MECO_pito = triggerParachuteTime(tmp, t_now);
 800aa0e:	f107 030c 	add.w	r3, r7, #12
 800aa12:	cb0c      	ldmia	r3, {r2, r3}
 800aa14:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800aa18:	c903      	ldmia	r1, {r0, r1}
 800aa1a:	f7ff fe09 	bl	800a630 <triggerParachuteTime>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	461a      	mov	r2, r3
 800aa22:	4b3d      	ldr	r3, [pc, #244]	; (800ab18 <detectEventsAndTriggerParachute+0x3ec>)
 800aa24:	701a      	strb	r2, [r3, #0]
    }

    
    // Process parachute triggers
    parachute_deployed = triggerParachute(parachute_triggers, t_parachute_arm, t_parachute_latest, t_now);
 800aa26:	4b3d      	ldr	r3, [pc, #244]	; (800ab1c <detectEventsAndTriggerParachute+0x3f0>)
 800aa28:	4d32      	ldr	r5, [pc, #200]	; (800aaf4 <detectEventsAndTriggerParachute+0x3c8>)
 800aa2a:	ac01      	add	r4, sp, #4
 800aa2c:	f107 020c 	add.w	r2, r7, #12
 800aa30:	e892 0003 	ldmia.w	r2, {r0, r1}
 800aa34:	e884 0003 	stmia.w	r4, {r0, r1}
 800aa38:	685a      	ldr	r2, [r3, #4]
 800aa3a:	9200      	str	r2, [sp, #0]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	e895 0006 	ldmia.w	r5, {r1, r2}
 800aa42:	4831      	ldr	r0, [pc, #196]	; (800ab08 <detectEventsAndTriggerParachute+0x3dc>)
 800aa44:	f7ff fe14 	bl	800a670 <triggerParachute>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	461a      	mov	r2, r3
 800aa4c:	4b34      	ldr	r3, [pc, #208]	; (800ab20 <detectEventsAndTriggerParachute+0x3f4>)
 800aa4e:	701a      	strb	r2, [r3, #0]

    // Last resort parachute triggering
    if(!parachute_deployed){
 800aa50:	4b33      	ldr	r3, [pc, #204]	; (800ab20 <detectEventsAndTriggerParachute+0x3f4>)
 800aa52:	781b      	ldrb	r3, [r3, #0]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d109      	bne.n	800aa6c <detectEventsAndTriggerParachute+0x340>
        parachute_deployed = chuteStaticTime(t_liftoff, t_parachute_latest);
 800aa58:	4b30      	ldr	r3, [pc, #192]	; (800ab1c <detectEventsAndTriggerParachute+0x3f0>)
 800aa5a:	4932      	ldr	r1, [pc, #200]	; (800ab24 <detectEventsAndTriggerParachute+0x3f8>)
 800aa5c:	cb0c      	ldmia	r3, {r2, r3}
 800aa5e:	c903      	ldmia	r1, {r0, r1}
 800aa60:	f7ff faba 	bl	8009fd8 <chuteStaticTime>
 800aa64:	4603      	mov	r3, r0
 800aa66:	461a      	mov	r2, r3
 800aa68:	4b2d      	ldr	r3, [pc, #180]	; (800ab20 <detectEventsAndTriggerParachute+0x3f4>)
 800aa6a:	701a      	strb	r2, [r3, #0]
    }
    triggers = parachute_deployed << 7;
 800aa6c:	4b2c      	ldr	r3, [pc, #176]	; (800ab20 <detectEventsAndTriggerParachute+0x3f4>)
 800aa6e:	781b      	ldrb	r3, [r3, #0]
 800aa70:	01db      	lsls	r3, r3, #7
 800aa72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += pressure_AP << 6;
 800aa76:	4b20      	ldr	r3, [pc, #128]	; (800aaf8 <detectEventsAndTriggerParachute+0x3cc>)
 800aa78:	781b      	ldrb	r3, [r3, #0]
 800aa7a:	019b      	lsls	r3, r3, #6
 800aa7c:	b2da      	uxtb	r2, r3
 800aa7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa82:	4413      	add	r3, r2
 800aa84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += velocity_AP << 5;
 800aa88:	4b1d      	ldr	r3, [pc, #116]	; (800ab00 <detectEventsAndTriggerParachute+0x3d4>)
 800aa8a:	781b      	ldrb	r3, [r3, #0]
 800aa8c:	015b      	lsls	r3, r3, #5
 800aa8e:	b2da      	uxtb	r2, r3
 800aa90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aa94:	4413      	add	r3, r2
 800aa96:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += velocity_AP_MECO_acc << 4;
 800aa9a:	4b1e      	ldr	r3, [pc, #120]	; (800ab14 <detectEventsAndTriggerParachute+0x3e8>)
 800aa9c:	781b      	ldrb	r3, [r3, #0]
 800aa9e:	011b      	lsls	r3, r3, #4
 800aaa0:	b2da      	uxtb	r2, r3
 800aaa2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aaa6:	4413      	add	r3, r2
 800aaa8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += velocity_AP_MECO_pito << 3;
 800aaac:	4b1a      	ldr	r3, [pc, #104]	; (800ab18 <detectEventsAndTriggerParachute+0x3ec>)
 800aaae:	781b      	ldrb	r3, [r3, #0]
 800aab0:	00db      	lsls	r3, r3, #3
 800aab2:	b2da      	uxtb	r2, r3
 800aab4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aab8:	4413      	add	r3, r2
 800aaba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += parachute_armed << 2;
 800aabe:	4b0c      	ldr	r3, [pc, #48]	; (800aaf0 <detectEventsAndTriggerParachute+0x3c4>)
 800aac0:	781b      	ldrb	r3, [r3, #0]
 800aac2:	009b      	lsls	r3, r3, #2
 800aac4:	b2da      	uxtb	r2, r3
 800aac6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aaca:	4413      	add	r3, r2
 800aacc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    triggers += MECO << 1;
 800aad0:	4b15      	ldr	r3, [pc, #84]	; (800ab28 <detectEventsAndTriggerParachute+0x3fc>)
 800aad2:	781b      	ldrb	r3, [r3, #0]
 800aad4:	005b      	lsls	r3, r3, #1
 800aad6:	b2da      	uxtb	r2, r3
 800aad8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800aadc:	4413      	add	r3, r2
 800aade:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    return triggers;
 800aae2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800aae6:	4618      	mov	r0, r3
 800aae8:	3760      	adds	r7, #96	; 0x60
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bdb0      	pop	{r4, r5, r7, pc}
 800aaee:	bf00      	nop
 800aaf0:	20000588 	.word	0x20000588
 800aaf4:	2000058c 	.word	0x2000058c
 800aaf8:	20000594 	.word	0x20000594
 800aafc:	20000598 	.word	0x20000598
 800ab00:	200005a0 	.word	0x200005a0
 800ab04:	200005a4 	.word	0x200005a4
 800ab08:	200005ac 	.word	0x200005ac
 800ab0c:	20000578 	.word	0x20000578
 800ab10:	20000580 	.word	0x20000580
 800ab14:	200005b0 	.word	0x200005b0
 800ab18:	200005b1 	.word	0x200005b1
 800ab1c:	20000564 	.word	0x20000564
 800ab20:	200005b2 	.word	0x200005b2
 800ab24:	20000558 	.word	0x20000558
 800ab28:	2000056c 	.word	0x2000056c

0800ab2c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b082      	sub	sp, #8
 800ab30:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800ab32:	2300      	movs	r3, #0
 800ab34:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800ab36:	f000 f896 	bl	800ac66 <BSP_SD_IsDetected>
 800ab3a:	4603      	mov	r3, r0
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	d001      	beq.n	800ab44 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800ab40:	2301      	movs	r3, #1
 800ab42:	e012      	b.n	800ab6a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800ab44:	480b      	ldr	r0, [pc, #44]	; (800ab74 <BSP_SD_Init+0x48>)
 800ab46:	f7f9 f871 	bl	8003c2c <HAL_SD_Init>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800ab4e:	79fb      	ldrb	r3, [r7, #7]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d109      	bne.n	800ab68 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800ab54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ab58:	4806      	ldr	r0, [pc, #24]	; (800ab74 <BSP_SD_Init+0x48>)
 800ab5a:	f7f9 fe38 	bl	80047ce <HAL_SD_ConfigWideBusOperation>
 800ab5e:	4603      	mov	r3, r0
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d001      	beq.n	800ab68 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800ab64:	2301      	movs	r3, #1
 800ab66:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800ab68:	79fb      	ldrb	r3, [r7, #7]
}
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	3708      	adds	r7, #8
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}
 800ab72:	bf00      	nop
 800ab74:	20003530 	.word	0x20003530

0800ab78 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b086      	sub	sp, #24
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	60f8      	str	r0, [r7, #12]
 800ab80:	60b9      	str	r1, [r7, #8]
 800ab82:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ab84:	2300      	movs	r3, #0
 800ab86:	75fb      	strb	r3, [r7, #23]
  
  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	68ba      	ldr	r2, [r7, #8]
 800ab8c:	68f9      	ldr	r1, [r7, #12]
 800ab8e:	4806      	ldr	r0, [pc, #24]	; (800aba8 <BSP_SD_ReadBlocks_DMA+0x30>)
 800ab90:	f7f9 f8d4 	bl	8003d3c <HAL_SD_ReadBlocks_DMA>
 800ab94:	4603      	mov	r3, r0
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d001      	beq.n	800ab9e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 800ab9e:	7dfb      	ldrb	r3, [r7, #23]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3718      	adds	r7, #24
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}
 800aba8:	20003530 	.word	0x20003530

0800abac <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write 
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b086      	sub	sp, #24
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	60f8      	str	r0, [r7, #12]
 800abb4:	60b9      	str	r1, [r7, #8]
 800abb6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800abb8:	2300      	movs	r3, #0
 800abba:	75fb      	strb	r3, [r7, #23]
  
  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	68ba      	ldr	r2, [r7, #8]
 800abc0:	68f9      	ldr	r1, [r7, #12]
 800abc2:	4806      	ldr	r0, [pc, #24]	; (800abdc <BSP_SD_WriteBlocks_DMA+0x30>)
 800abc4:	f7f9 f984 	bl	8003ed0 <HAL_SD_WriteBlocks_DMA>
 800abc8:	4603      	mov	r3, r0
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d001      	beq.n	800abd2 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800abce:	2301      	movs	r3, #1
 800abd0:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 800abd2:	7dfb      	ldrb	r3, [r7, #23]
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3718      	adds	r7, #24
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}
 800abdc:	20003530 	.word	0x20003530

0800abe0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800abe4:	4805      	ldr	r0, [pc, #20]	; (800abfc <BSP_SD_GetCardState+0x1c>)
 800abe6:	f7f9 fe6e 	bl	80048c6 <HAL_SD_GetCardState>
 800abea:	4603      	mov	r3, r0
 800abec:	2b04      	cmp	r3, #4
 800abee:	bf14      	ite	ne
 800abf0:	2301      	movne	r3, #1
 800abf2:	2300      	moveq	r3, #0
 800abf4:	b2db      	uxtb	r3, r3
}
 800abf6:	4618      	mov	r0, r3
 800abf8:	bd80      	pop	{r7, pc}
 800abfa:	bf00      	nop
 800abfc:	20003530 	.word	0x20003530

0800ac00 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b082      	sub	sp, #8
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800ac08:	6879      	ldr	r1, [r7, #4]
 800ac0a:	4803      	ldr	r0, [pc, #12]	; (800ac18 <BSP_SD_GetCardInfo+0x18>)
 800ac0c:	f7f9 fdb3 	bl	8004776 <HAL_SD_GetCardInfo>
}
 800ac10:	bf00      	nop
 800ac12:	3708      	adds	r7, #8
 800ac14:	46bd      	mov	sp, r7
 800ac16:	bd80      	pop	{r7, pc}
 800ac18:	20003530 	.word	0x20003530

0800ac1c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b082      	sub	sp, #8
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800ac24:	f000 f818 	bl	800ac58 <BSP_SD_AbortCallback>
}
 800ac28:	bf00      	nop
 800ac2a:	3708      	adds	r7, #8
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}

0800ac30 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b082      	sub	sp, #8
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800ac38:	f001 fb78 	bl	800c32c <BSP_SD_WriteCpltCallback>
}
 800ac3c:	bf00      	nop
 800ac3e:	3708      	adds	r7, #8
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bd80      	pop	{r7, pc}

0800ac44 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b082      	sub	sp, #8
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ac4c:	f001 fb7a 	bl	800c344 <BSP_SD_ReadCpltCallback>
}
 800ac50:	bf00      	nop
 800ac52:	3708      	adds	r7, #8
 800ac54:	46bd      	mov	sp, r7
 800ac56:	bd80      	pop	{r7, pc}

0800ac58 <BSP_SD_AbortCallback>:
/**
  * @brief BSP SD Abort callback
  * @retval None
  */
__weak void BSP_SD_AbortCallback(void)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	af00      	add	r7, sp, #0

}
 800ac5c:	bf00      	nop
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac64:	4770      	bx	lr

0800ac66 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 800ac66:	b480      	push	{r7}
 800ac68:	b083      	sub	sp, #12
 800ac6a:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ac6c:	2301      	movs	r3, #1
 800ac6e:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 800ac70:	79fb      	ldrb	r3, [r7, #7]
 800ac72:	b2db      	uxtb	r3, r3
}
 800ac74:	4618      	mov	r0, r3
 800ac76:	370c      	adds	r7, #12
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7e:	4770      	bx	lr

0800ac80 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ac84:	4904      	ldr	r1, [pc, #16]	; (800ac98 <MX_FATFS_Init+0x18>)
 800ac86:	4805      	ldr	r0, [pc, #20]	; (800ac9c <MX_FATFS_Init+0x1c>)
 800ac88:	f7fe fa38 	bl	80090fc <FATFS_LinkDriver>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	461a      	mov	r2, r3
 800ac90:	4b03      	ldr	r3, [pc, #12]	; (800aca0 <MX_FATFS_Init+0x20>)
 800ac92:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800ac94:	bf00      	nop
 800ac96:	bd80      	pop	{r7, pc}
 800ac98:	2000101c 	.word	0x2000101c
 800ac9c:	0800fc08 	.word	0x0800fc08
 800aca0:	20001018 	.word	0x20001018

0800aca4 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800aca4:	b480      	push	{r7}
 800aca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800aca8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800acaa:	4618      	mov	r0, r3
 800acac:	46bd      	mov	sp, r7
 800acae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb2:	4770      	bx	lr

0800acb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800acb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acb8:	f5ad 5d13 	sub.w	sp, sp, #9408	; 0x24c0
 800acbc:	b08b      	sub	sp, #44	; 0x2c
 800acbe:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
	FATFS fs;
	FIL file;
	UINT bw;

	uint8_t statusEjection = 0;
 800acc0:	2300      	movs	r3, #0
 800acc2:	f507 5213 	add.w	r2, r7, #9408	; 0x24c0
 800acc6:	f102 020b 	add.w	r2, r2, #11
 800acca:	7013      	strb	r3, [r2, #0]
	uint8_t launch = 0;
 800accc:	2300      	movs	r3, #0
 800acce:	f507 5213 	add.w	r2, r7, #9408	; 0x24c0
 800acd2:	f102 020a 	add.w	r2, r2, #10
 800acd6:	7013      	strb	r3, [r2, #0]
	uint16_t ADC_battery1=0, ADC_battery2=0;
 800acd8:	2300      	movs	r3, #0
 800acda:	f507 5213 	add.w	r2, r7, #9408	; 0x24c0
 800acde:	f102 0208 	add.w	r2, r2, #8
 800ace2:	8013      	strh	r3, [r2, #0]
 800ace4:	2300      	movs	r3, #0
 800ace6:	f507 5213 	add.w	r2, r7, #9408	; 0x24c0
 800acea:	f102 0206 	add.w	r2, r2, #6
 800acee:	8013      	strh	r3, [r2, #0]
	uint32_t readPinPlug = 0;
 800acf0:	2300      	movs	r3, #0
 800acf2:	f507 5213 	add.w	r2, r7, #9408	; 0x24c0
 800acf6:	6013      	str	r3, [r2, #0]
	uint32_t timerPostLaunch = 0;
 800acf8:	2300      	movs	r3, #0
 800acfa:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800acfe:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800ad02:	6013      	str	r3, [r2, #0]
	teststruct test = {0};
 800ad04:	f507 638a 	add.w	r3, r7, #1104	; 0x450
 800ad08:	3b38      	subs	r3, #56	; 0x38
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	2328      	movs	r3, #40	; 0x28
 800ad0e:	461a      	mov	r2, r3
 800ad10:	2100      	movs	r1, #0
 800ad12:	f003 fc06 	bl	800e522 <memset>
	teststruct *pointtest = &test;
 800ad16:	f507 638a 	add.w	r3, r7, #1104	; 0x450
 800ad1a:	3b38      	subs	r3, #56	; 0x38
 800ad1c:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800ad20:	f102 0238 	add.w	r2, r2, #56	; 0x38
 800ad24:	6013      	str	r3, [r2, #0]
	ArrayRaw DataRawArray = {0};
 800ad26:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800ad2a:	3b04      	subs	r3, #4
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	238c      	movs	r3, #140	; 0x8c
 800ad30:	461a      	mov	r2, r3
 800ad32:	2100      	movs	r1, #0
 800ad34:	f003 fbf5 	bl	800e522 <memset>
	ArrayRaw *pointDataRawArray = &DataRawArray;
 800ad38:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800ad3c:	3b04      	subs	r3, #4
 800ad3e:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800ad42:	f102 0234 	add.w	r2, r2, #52	; 0x34
 800ad46:	6013      	str	r3, [r2, #0]
	ArrayRaw DataRawArrayFreez = {0};
 800ad48:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800ad4c:	3b10      	subs	r3, #16
 800ad4e:	4618      	mov	r0, r3
 800ad50:	238c      	movs	r3, #140	; 0x8c
 800ad52:	461a      	mov	r2, r3
 800ad54:	2100      	movs	r1, #0
 800ad56:	f003 fbe4 	bl	800e522 <memset>
	ArrayRaw *pointDataRawArrayFreez = &DataRawArrayFreez;
 800ad5a:	f507 7344 	add.w	r3, r7, #784	; 0x310
 800ad5e:	3b10      	subs	r3, #16
 800ad60:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800ad64:	f102 0230 	add.w	r2, r2, #48	; 0x30
 800ad68:	6013      	str	r3, [r2, #0]
	ArrayConv DataConvArray = {{0.0}};
 800ad6a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800ad6e:	3b10      	subs	r3, #16
 800ad70:	4618      	mov	r0, r3
 800ad72:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800ad76:	461a      	mov	r2, r3
 800ad78:	2100      	movs	r1, #0
 800ad7a:	f003 fbd2 	bl	800e522 <memset>
	ArrayRaw *pointDataConvArray = &DataConvArray;
 800ad7e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800ad82:	3b10      	subs	r3, #16
 800ad84:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800ad88:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800ad8c:	6013      	str	r3, [r2, #0]
	uint32_t epoch = 0;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	f507 5213 	add.w	r2, r7, #9408	; 0x24c0
 800ad94:	f102 020c 	add.w	r2, r2, #12
 800ad98:	6013      	str	r3, [r2, #0]
	time_value t_now;
	gpsParsedPacketTypeDef parsedPacketData;		//added by sonal
	gpsParsedPacketTypeDef *pointParsedGpsStruct = &parsedPacketData; 		//added by sonal
 800ad9a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800ad9e:	3b3c      	subs	r3, #60	; 0x3c
 800ada0:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800ada4:	f102 0228 	add.w	r2, r2, #40	; 0x28
 800ada8:	6013      	str	r3, [r2, #0]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800adaa:	f7f6 f949 	bl	8001040 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800adae:	f000 fa85 	bl	800b2bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800adb2:	f000 fe0b 	bl	800b9cc <MX_GPIO_Init>
  MX_DMA_Init();
 800adb6:	f000 fd93 	bl	800b8e0 <MX_DMA_Init>
  MX_SPI2_Init();
 800adba:	f000 fc5f 	bl	800b67c <MX_SPI2_Init>
  MX_SPI3_Init();
 800adbe:	f000 fc93 	bl	800b6e8 <MX_SPI3_Init>
  MX_I2C1_Init();
 800adc2:	f000 fbb3 	bl	800b52c <MX_I2C1_Init>
  MX_ADC1_Init();
 800adc6:	f000 fb0d 	bl	800b3e4 <MX_ADC1_Init>
  MX_ADC2_Init();
 800adca:	f000 fb5d 	bl	800b488 <MX_ADC2_Init>
  MX_RTC_Init();
 800adce:	f000 fbdb 	bl	800b588 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 800add2:	f000 fc33 	bl	800b63c <MX_SDIO_SD_Init>
  MX_TIM2_Init();
 800add6:	f000 fcbd 	bl	800b754 <MX_TIM2_Init>
  MX_TIM3_Init();
 800adda:	f000 fd09 	bl	800b7f0 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 800adde:	f000 fd55 	bl	800b88c <MX_USART6_UART_Init>
  MX_FATFS_Init();
 800ade2:	f7ff ff4d 	bl	800ac80 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
   HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin, GPIO_PIN_SET);
 800ade6:	2201      	movs	r2, #1
 800ade8:	2104      	movs	r1, #4
 800adea:	48c8      	ldr	r0, [pc, #800]	; (800b10c <main+0x458>)
 800adec:	f7f7 fa9a 	bl	8002324 <HAL_GPIO_WritePin>
   HAL_Delay(10);
 800adf0:	200a      	movs	r0, #10
 800adf2:	f7f6 f997 	bl	8001124 <HAL_Delay>
   DataRawArray.Endline2[0] = '\r';
 800adf6:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800adfa:	3b04      	subs	r3, #4
 800adfc:	220d      	movs	r2, #13
 800adfe:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
   DataRawArray.Endline2[1] = '\n';
 800ae02:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800ae06:	3b04      	subs	r3, #4
 800ae08:	220a      	movs	r2, #10
 800ae0a:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
   //HAL_TIM_Base_Start_IT(&htim3);																//timer for the sampling
   err_msg |= sensorsInitialization(&Bmp2, &Bmp3);												//Initialization of sensors (IMU,BMP,MAG)
 800ae0e:	49c0      	ldr	r1, [pc, #768]	; (800b110 <main+0x45c>)
 800ae10:	48c0      	ldr	r0, [pc, #768]	; (800b114 <main+0x460>)
 800ae12:	f000 ff45 	bl	800bca0 <sensorsInitialization>
 800ae16:	4602      	mov	r2, r0
 800ae18:	4bbf      	ldr	r3, [pc, #764]	; (800b118 <main+0x464>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	4313      	orrs	r3, r2
 800ae1e:	4abe      	ldr	r2, [pc, #760]	; (800b118 <main+0x464>)
 800ae20:	6013      	str	r3, [r2, #0]
   //if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADC_battery1, 1) != HAL_OK){err_msg |= ERR_INIT_ADC1;}		//Initialization ADC1 (reading voltage Vbat1)
   //if(HAL_ADC_Start_DMA(&hadc2, (uint32_t*) &ADC_battery2, 1) != HAL_OK){err_msg |= ERR_INIT_ADC2;}		//Initialization ADC2 (reading voltage Vbat2)
   SD_cardMountInit(&fs, &file); 																//SD card initialization
 800ae22:	f507 638a 	add.w	r3, r7, #1104	; 0x450
 800ae26:	3b10      	subs	r3, #16
 800ae28:	f507 52a3 	add.w	r2, r7, #5216	; 0x1460
 800ae2c:	f102 0210 	add.w	r2, r2, #16
 800ae30:	4619      	mov	r1, r3
 800ae32:	4610      	mov	r0, r2
 800ae34:	f000 ff02 	bl	800bc3c <SD_cardMountInit>

   if(err_msg==0){HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin, GPIO_PIN_SET);}
 800ae38:	4bb7      	ldr	r3, [pc, #732]	; (800b118 <main+0x464>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d104      	bne.n	800ae4a <main+0x196>
 800ae40:	2201      	movs	r2, #1
 800ae42:	2108      	movs	r1, #8
 800ae44:	48b1      	ldr	r0, [pc, #708]	; (800b10c <main+0x458>)
 800ae46:	f7f7 fa6d 	bl	8002324 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(TELEM_GPIO_Port,TELEM_Pin,GPIO_PIN_SET); 									//Activate telem
 800ae4a:	2201      	movs	r2, #1
 800ae4c:	2104      	movs	r1, #4
 800ae4e:	48b3      	ldr	r0, [pc, #716]	; (800b11c <main+0x468>)
 800ae50:	f7f7 fa68 	bl	8002324 <HAL_GPIO_WritePin>
   epoch = 0;
 800ae54:	2300      	movs	r3, #0
 800ae56:	f507 5213 	add.w	r2, r7, #9408	; 0x24c0
 800ae5a:	f102 020c 	add.w	r2, r2, #12
 800ae5e:	6013      	str	r3, [r2, #0]
	   }
   }
   */
   //clearFIFO(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);		//clear the FIFO of the IMU
   //clearFIFO(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2); 	//clear the FIFO of the IMU
   HAL_Delay(10);										//Wait that the fifo are cleared before arming and starting sampling
 800ae60:	200a      	movs	r0, #10
 800ae62:	f7f6 f95f 	bl	8001124 <HAL_Delay>
   arm = 1;
 800ae66:	4bae      	ldr	r3, [pc, #696]	; (800b120 <main+0x46c>)
 800ae68:	2201      	movs	r2, #1
 800ae6a:	601a      	str	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //while(sample == 0); 												//Wait till new sample time (change by interrupt)
	  HAL_Delay(1000);
 800ae6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800ae70:	f7f6 f958 	bl	8001124 <HAL_Delay>
	  //htim3.Instance->CNT = 0;										//put back the CNT from timer3 (for sampling) to zero
	  //HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_SET);
	  sample = 0;
 800ae74:	4bab      	ldr	r3, [pc, #684]	; (800b124 <main+0x470>)
 800ae76:	2200      	movs	r2, #0
 800ae78:	601a      	str	r2, [r3, #0]
	  epoch++;
 800ae7a:	f507 5313 	add.w	r3, r7, #9408	; 0x24c0
 800ae7e:	f103 030c 	add.w	r3, r3, #12
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	3301      	adds	r3, #1
 800ae86:	f507 5213 	add.w	r2, r7, #9408	; 0x24c0
 800ae8a:	f102 020c 	add.w	r2, r2, #12
 800ae8e:	6013      	str	r3, [r2, #0]
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN); 					//sTime.Hours .Minutes .Seconds .SubSeconds (up to 255).
 800ae90:	2200      	movs	r2, #0
 800ae92:	49a5      	ldr	r1, [pc, #660]	; (800b128 <main+0x474>)
 800ae94:	48a5      	ldr	r0, [pc, #660]	; (800b12c <main+0x478>)
 800ae96:	f7f8 fce5 	bl	8003864 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);					//read Date to unlock Time values
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	49a4      	ldr	r1, [pc, #656]	; (800b130 <main+0x47c>)
 800ae9e:	48a3      	ldr	r0, [pc, #652]	; (800b12c <main+0x478>)
 800aea0:	f7f8 fde5 	bl	8003a6e <HAL_RTC_GetDate>
	  timerPostLaunch = __HAL_TIM_GET_COUNTER(&htim2);					//Check time (counter) post launch
 800aea4:	4ba3      	ldr	r3, [pc, #652]	; (800b134 <main+0x480>)
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aeaa:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800aeae:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800aeb2:	6013      	str	r3, [r2, #0]
	  DataRawArray.RTC_field[0] = sTime.Hours;								//Put RTC in the frame
 800aeb4:	4b9c      	ldr	r3, [pc, #624]	; (800b128 <main+0x474>)
 800aeb6:	781a      	ldrb	r2, [r3, #0]
 800aeb8:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800aebc:	3b04      	subs	r3, #4
 800aebe:	711a      	strb	r2, [r3, #4]
	  DataRawArray.RTC_field[1] = sTime.Minutes;
 800aec0:	4b99      	ldr	r3, [pc, #612]	; (800b128 <main+0x474>)
 800aec2:	785a      	ldrb	r2, [r3, #1]
 800aec4:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800aec8:	3b04      	subs	r3, #4
 800aeca:	715a      	strb	r2, [r3, #5]
	  DataRawArray.RTC_field[2] = sTime.Seconds;
 800aecc:	4b96      	ldr	r3, [pc, #600]	; (800b128 <main+0x474>)
 800aece:	789a      	ldrb	r2, [r3, #2]
 800aed0:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800aed4:	3b04      	subs	r3, #4
 800aed6:	719a      	strb	r2, [r3, #6]
	  DataRawArray.RTC_field[3] = (uint8_t) sTime.SubSeconds;
 800aed8:	4b93      	ldr	r3, [pc, #588]	; (800b128 <main+0x474>)
 800aeda:	685b      	ldr	r3, [r3, #4]
 800aedc:	b2da      	uxtb	r2, r3
 800aede:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800aee2:	3b04      	subs	r3, #4
 800aee4:	71da      	strb	r2, [r3, #7]
	  DataRawArray.Timer = timerPostLaunch;
 800aee6:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800aeea:	3b04      	subs	r3, #4
 800aeec:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800aef0:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800aef4:	6812      	ldr	r2, [r2, #0]
 800aef6:	609a      	str	r2, [r3, #8]

	  //readIMU((uint8_t*) pointDataRawArray->IMU3, WATERMARK_IMU3, NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3);
	  //readIMU((uint8_t*) pointDataRawArray->IMU2, WATERMARK_IMU2, NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2);

	  convertSensors((ArrayConv*)pointDataConvArray, (ArrayRaw*)pointDataRawArrayFreez);	//Convert the Data if needed (IMU-BMP-MAG-PITOT)
 800aef8:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800aefc:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800af00:	6819      	ldr	r1, [r3, #0]
 800af02:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800af06:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800af0a:	6818      	ldr	r0, [r3, #0]
 800af0c:	f000 ff1e 	bl	800bd4c <convertSensors>

	  if(epoch == 5){
 800af10:	f507 5313 	add.w	r3, r7, #9408	; 0x24c0
 800af14:	f103 030c 	add.w	r3, r3, #12
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	2b05      	cmp	r3, #5
 800af1c:	d12f      	bne.n	800af7e <main+0x2ca>
		  DataRawArray.FrameNumber = 2;
 800af1e:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800af22:	3b04      	subs	r3, #4
 800af24:	2202      	movs	r2, #2
 800af26:	701a      	strb	r2, [r3, #0]
		  DataRawArray.Endline1[0] = 0;
 800af28:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800af2c:	3b04      	subs	r3, #4
 800af2e:	2200      	movs	r2, #0
 800af30:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
		  DataRawArray.Endline1[1] = 0;
 800af34:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800af38:	3b04      	subs	r3, #4
 800af3a:	2200      	movs	r2, #0
 800af3c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
		  //while(hspi2.State != HAL_SPI_STATE_READY){err_msg |= WAIT_IMU2_FINISH_BEFORE_GPS;}
		  //READ GPS DMA			----- ADD THIS -----
		  HAL_Delay(100);
 800af40:	2064      	movs	r0, #100	; 0x64
 800af42:	f7f6 f8ef 	bl	8001124 <HAL_Delay>
		  gpsSelect();		//resets the CS pin
 800af46:	f002 f803 	bl	800cf50 <gpsSelect>
		  GPS_ReceiveRawPacket(&hspi2);		//read 600 bytes from the receiver over SPI with timeout 100ms
 800af4a:	487b      	ldr	r0, [pc, #492]	; (800b138 <main+0x484>)
 800af4c:	f002 f818 	bl	800cf80 <GPS_ReceiveRawPacket>
		  gpsDeselect();	//sets the CS pin
 800af50:	f002 f80a 	bl	800cf68 <gpsDeselect>

		  //to process the read packets, call this function below
		  HAL_Delay(100);
 800af54:	2064      	movs	r0, #100	; 0x64
 800af56:	f7f6 f8e5 	bl	8001124 <HAL_Delay>
		  HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_SET);
 800af5a:	2201      	movs	r2, #1
 800af5c:	2180      	movs	r1, #128	; 0x80
 800af5e:	486f      	ldr	r0, [pc, #444]	; (800b11c <main+0x468>)
 800af60:	f7f7 f9e0 	bl	8002324 <HAL_GPIO_WritePin>
		  pointParsedGpsStruct = GPS_ProcessRawPacket();
 800af64:	f002 f834 	bl	800cfd0 <GPS_ProcessRawPacket>
 800af68:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800af6c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800af70:	6018      	str	r0, [r3, #0]
		  HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_RESET);
 800af72:	2200      	movs	r2, #0
 800af74:	2180      	movs	r1, #128	; 0x80
 800af76:	4869      	ldr	r0, [pc, #420]	; (800b11c <main+0x468>)
 800af78:	f7f7 f9d4 	bl	8002324 <HAL_GPIO_WritePin>
 800af7c:	e010      	b.n	800afa0 <main+0x2ec>
	  }
	  else{
		  DataRawArray.FrameNumber = 1;
 800af7e:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800af82:	3b04      	subs	r3, #4
 800af84:	2201      	movs	r2, #1
 800af86:	701a      	strb	r2, [r3, #0]
		  DataRawArray.Endline1[0] = '\r';
 800af88:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800af8c:	3b04      	subs	r3, #4
 800af8e:	220d      	movs	r2, #13
 800af90:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
		  DataRawArray.Endline1[1] = '\n';
 800af94:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800af98:	3b04      	subs	r3, #4
 800af9a:	220a      	movs	r2, #10
 800af9c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
	  }

	  //DETECT APOGEE FUNCTION		----- ADD THIS -----
	  HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_SET);
 800afa0:	2201      	movs	r2, #1
 800afa2:	2180      	movs	r1, #128	; 0x80
 800afa4:	485d      	ldr	r0, [pc, #372]	; (800b11c <main+0x468>)
 800afa6:	f7f7 f9bd 	bl	8002324 <HAL_GPIO_WritePin>
	  t_now.tv_sec = (sTime.Hours*60 + sTime.Minutes)*60 + sTime.Seconds;
 800afaa:	4b5f      	ldr	r3, [pc, #380]	; (800b128 <main+0x474>)
 800afac:	781b      	ldrb	r3, [r3, #0]
 800afae:	461a      	mov	r2, r3
 800afb0:	4613      	mov	r3, r2
 800afb2:	011b      	lsls	r3, r3, #4
 800afb4:	1a9b      	subs	r3, r3, r2
 800afb6:	009b      	lsls	r3, r3, #2
 800afb8:	461a      	mov	r2, r3
 800afba:	4b5b      	ldr	r3, [pc, #364]	; (800b128 <main+0x474>)
 800afbc:	785b      	ldrb	r3, [r3, #1]
 800afbe:	441a      	add	r2, r3
 800afc0:	4613      	mov	r3, r2
 800afc2:	011b      	lsls	r3, r3, #4
 800afc4:	1a9b      	subs	r3, r3, r2
 800afc6:	009b      	lsls	r3, r3, #2
 800afc8:	461a      	mov	r2, r3
 800afca:	4b57      	ldr	r3, [pc, #348]	; (800b128 <main+0x474>)
 800afcc:	789b      	ldrb	r3, [r3, #2]
 800afce:	441a      	add	r2, r3
 800afd0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800afd4:	3b18      	subs	r3, #24
 800afd6:	601a      	str	r2, [r3, #0]
	  t_now.tv_msec = (sTime.SubSeconds / (sTime.SecondFraction+1.0))*1000;
 800afd8:	4b53      	ldr	r3, [pc, #332]	; (800b128 <main+0x474>)
 800afda:	685b      	ldr	r3, [r3, #4]
 800afdc:	4618      	mov	r0, r3
 800afde:	f7f5 fab9 	bl	8000554 <__aeabi_ui2d>
 800afe2:	4604      	mov	r4, r0
 800afe4:	460d      	mov	r5, r1
 800afe6:	4b50      	ldr	r3, [pc, #320]	; (800b128 <main+0x474>)
 800afe8:	689b      	ldr	r3, [r3, #8]
 800afea:	4618      	mov	r0, r3
 800afec:	f7f5 fab2 	bl	8000554 <__aeabi_ui2d>
 800aff0:	f04f 0200 	mov.w	r2, #0
 800aff4:	4b51      	ldr	r3, [pc, #324]	; (800b13c <main+0x488>)
 800aff6:	f7f5 f971 	bl	80002dc <__adddf3>
 800affa:	4602      	mov	r2, r0
 800affc:	460b      	mov	r3, r1
 800affe:	4620      	mov	r0, r4
 800b000:	4629      	mov	r1, r5
 800b002:	f7f5 fc47 	bl	8000894 <__aeabi_ddiv>
 800b006:	4603      	mov	r3, r0
 800b008:	460c      	mov	r4, r1
 800b00a:	4618      	mov	r0, r3
 800b00c:	4621      	mov	r1, r4
 800b00e:	f04f 0200 	mov.w	r2, #0
 800b012:	4b4b      	ldr	r3, [pc, #300]	; (800b140 <main+0x48c>)
 800b014:	f7f5 fb14 	bl	8000640 <__aeabi_dmul>
 800b018:	4603      	mov	r3, r0
 800b01a:	460c      	mov	r4, r1
 800b01c:	4618      	mov	r0, r3
 800b01e:	4621      	mov	r1, r4
 800b020:	f7f5 fdbe 	bl	8000ba0 <__aeabi_d2iz>
 800b024:	4602      	mov	r2, r0
 800b026:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800b02a:	3b18      	subs	r3, #24
 800b02c:	605a      	str	r2, [r3, #4]
	  statusEjection = detectEventsAndTriggerParachute((double) DataConvArray.IMU2[2], (double) DataConvArray.PITOT, (double) DataConvArray.BMP3[1], launch, t_now);
 800b02e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800b032:	3b10      	subs	r3, #16
 800b034:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 800b038:	4618      	mov	r0, r3
 800b03a:	f7f5 faad 	bl	8000598 <__aeabi_f2d>
 800b03e:	4604      	mov	r4, r0
 800b040:	460d      	mov	r5, r1
 800b042:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800b046:	3b10      	subs	r3, #16
 800b048:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b04c:	4618      	mov	r0, r3
 800b04e:	f7f5 faa3 	bl	8000598 <__aeabi_f2d>
 800b052:	4680      	mov	r8, r0
 800b054:	4689      	mov	r9, r1
 800b056:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800b05a:	3b10      	subs	r3, #16
 800b05c:	f8d3 32ac 	ldr.w	r3, [r3, #684]	; 0x2ac
 800b060:	4618      	mov	r0, r3
 800b062:	f7f5 fa99 	bl	8000598 <__aeabi_f2d>
 800b066:	4682      	mov	sl, r0
 800b068:	468b      	mov	fp, r1
 800b06a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800b06e:	3b18      	subs	r3, #24
 800b070:	f507 5213 	add.w	r2, r7, #9408	; 0x24c0
 800b074:	f102 020a 	add.w	r2, r2, #10
 800b078:	7810      	ldrb	r0, [r2, #0]
 800b07a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800b07e:	ec4b ab12 	vmov	d2, sl, fp
 800b082:	ec49 8b11 	vmov	d1, r8, r9
 800b086:	ec45 4b10 	vmov	d0, r4, r5
 800b08a:	f7ff fb4f 	bl	800a72c <detectEventsAndTriggerParachute>
 800b08e:	4603      	mov	r3, r0
 800b090:	f507 5213 	add.w	r2, r7, #9408	; 0x24c0
 800b094:	f102 020b 	add.w	r2, r2, #11
 800b098:	7013      	strb	r3, [r2, #0]
	  HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_RESET);
 800b09a:	2200      	movs	r2, #0
 800b09c:	2180      	movs	r1, #128	; 0x80
 800b09e:	481f      	ldr	r0, [pc, #124]	; (800b11c <main+0x468>)
 800b0a0:	f7f7 f940 	bl	8002324 <HAL_GPIO_WritePin>
	  //HAL_ADC_Start(&hadc1);										//Read battery voltage1
	  //HAL_ADC_Start(&hadc2);										//Read battery voltage2

	  //readPITOT((uint8_t*) pointDataRawArray->PITOT, &hi2c1);

	  while(hspi3.State != HAL_SPI_STATE_READY){err_msg |= WAIT_IMU3_FINISH;}
 800b0a4:	e005      	b.n	800b0b2 <main+0x3fe>
 800b0a6:	4b1c      	ldr	r3, [pc, #112]	; (800b118 <main+0x464>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b0ae:	4a1a      	ldr	r2, [pc, #104]	; (800b118 <main+0x464>)
 800b0b0:	6013      	str	r3, [r2, #0]
 800b0b2:	4b24      	ldr	r3, [pc, #144]	; (800b144 <main+0x490>)
 800b0b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b0b8:	b2db      	uxtb	r3, r3
 800b0ba:	2b01      	cmp	r3, #1
 800b0bc:	d1f3      	bne.n	800b0a6 <main+0x3f2>
	  readBMPCal((int32_t*) pointDataRawArray->BMP3, Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800b0be:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b0c2:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	f103 0550 	add.w	r5, r3, #80	; 0x50
 800b0cc:	4b10      	ldr	r3, [pc, #64]	; (800b110 <main+0x45c>)
 800b0ce:	4a1d      	ldr	r2, [pc, #116]	; (800b144 <main+0x490>)
 800b0d0:	9205      	str	r2, [sp, #20]
 800b0d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b0d6:	9204      	str	r2, [sp, #16]
 800b0d8:	4a0c      	ldr	r2, [pc, #48]	; (800b10c <main+0x458>)
 800b0da:	9203      	str	r2, [sp, #12]
 800b0dc:	681a      	ldr	r2, [r3, #0]
 800b0de:	f04f 0c00 	mov.w	ip, #0
 800b0e2:	4694      	mov	ip, r2
 800b0e4:	685a      	ldr	r2, [r3, #4]
 800b0e6:	f04f 0e00 	mov.w	lr, #0
 800b0ea:	4696      	mov	lr, r2
 800b0ec:	689a      	ldr	r2, [r3, #8]
 800b0ee:	2600      	movs	r6, #0
 800b0f0:	4616      	mov	r6, r2
 800b0f2:	466c      	mov	r4, sp
 800b0f4:	330c      	adds	r3, #12
 800b0f6:	6818      	ldr	r0, [r3, #0]
 800b0f8:	6859      	ldr	r1, [r3, #4]
 800b0fa:	689a      	ldr	r2, [r3, #8]
 800b0fc:	c407      	stmia	r4!, {r0, r1, r2}
 800b0fe:	4661      	mov	r1, ip
 800b100:	4672      	mov	r2, lr
 800b102:	4633      	mov	r3, r6
 800b104:	4628      	mov	r0, r5
 800b106:	f7fe fb83 	bl	8009810 <readBMPCal>
	  while(hspi2.State != HAL_SPI_STATE_READY){err_msg |= WAIT_GPS_FINISH};
 800b10a:	e023      	b.n	800b154 <main+0x4a0>
 800b10c:	40020800 	.word	0x40020800
 800b110:	2000319c 	.word	0x2000319c
 800b114:	20003634 	.word	0x20003634
 800b118:	200005d8 	.word	0x200005d8
 800b11c:	40020000 	.word	0x40020000
 800b120:	200005cc 	.word	0x200005cc
 800b124:	200005d4 	.word	0x200005d4
 800b128:	200005b4 	.word	0x200005b4
 800b12c:	200034b0 	.word	0x200034b0
 800b130:	200005c8 	.word	0x200005c8
 800b134:	200035f4 	.word	0x200035f4
 800b138:	20003144 	.word	0x20003144
 800b13c:	3ff00000 	.word	0x3ff00000
 800b140:	408f4000 	.word	0x408f4000
 800b144:	200032f0 	.word	0x200032f0
 800b148:	4b55      	ldr	r3, [pc, #340]	; (800b2a0 <main+0x5ec>)
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b150:	4a53      	ldr	r2, [pc, #332]	; (800b2a0 <main+0x5ec>)
 800b152:	6013      	str	r3, [r2, #0]
 800b154:	4b53      	ldr	r3, [pc, #332]	; (800b2a4 <main+0x5f0>)
 800b156:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b15a:	b2db      	uxtb	r3, r3
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	d1f3      	bne.n	800b148 <main+0x494>
	  readBMPCal((int32_t*) pointDataRawArray->BMP2, Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800b160:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b164:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f103 0548 	add.w	r5, r3, #72	; 0x48
 800b16e:	4b4e      	ldr	r3, [pc, #312]	; (800b2a8 <main+0x5f4>)
 800b170:	4a4c      	ldr	r2, [pc, #304]	; (800b2a4 <main+0x5f0>)
 800b172:	9205      	str	r2, [sp, #20]
 800b174:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b178:	9204      	str	r2, [sp, #16]
 800b17a:	4a4c      	ldr	r2, [pc, #304]	; (800b2ac <main+0x5f8>)
 800b17c:	9203      	str	r2, [sp, #12]
 800b17e:	681a      	ldr	r2, [r3, #0]
 800b180:	f04f 0c00 	mov.w	ip, #0
 800b184:	4694      	mov	ip, r2
 800b186:	685a      	ldr	r2, [r3, #4]
 800b188:	f04f 0e00 	mov.w	lr, #0
 800b18c:	4696      	mov	lr, r2
 800b18e:	689a      	ldr	r2, [r3, #8]
 800b190:	2600      	movs	r6, #0
 800b192:	4616      	mov	r6, r2
 800b194:	466c      	mov	r4, sp
 800b196:	330c      	adds	r3, #12
 800b198:	6818      	ldr	r0, [r3, #0]
 800b19a:	6859      	ldr	r1, [r3, #4]
 800b19c:	689a      	ldr	r2, [r3, #8]
 800b19e:	c407      	stmia	r4!, {r0, r1, r2}
 800b1a0:	4661      	mov	r1, ip
 800b1a2:	4672      	mov	r2, lr
 800b1a4:	4633      	mov	r3, r6
 800b1a6:	4628      	mov	r0, r5
 800b1a8:	f7fe fb32 	bl	8009810 <readBMPCal>
	  readMAG((uint8_t*) pointDataRawArray->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
 800b1ac:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b1b0:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	f103 0058 	add.w	r0, r3, #88	; 0x58
 800b1ba:	4b3a      	ldr	r3, [pc, #232]	; (800b2a4 <main+0x5f0>)
 800b1bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b1c0:	493a      	ldr	r1, [pc, #232]	; (800b2ac <main+0x5f8>)
 800b1c2:	f7fe fe12 	bl	8009dea <readMAG>
	  //while(hdma_adc1.State != HAL_DMA_STATE_READY){err_msg |= WAIT_ADC1_TO_FINISH};
	  //while(hdma_adc2.State != HAL_DMA_STATE_READY){err_msg |= WAIT_ADC2_TO_FINISH};

	  HAL_Delay(10);
 800b1c6:	200a      	movs	r0, #10
 800b1c8:	f7f5 ffac 	bl	8001124 <HAL_Delay>
	  DataRawArray.Battery1 = ADC_battery1;
 800b1cc:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800b1d0:	3b04      	subs	r3, #4
 800b1d2:	f507 5213 	add.w	r2, r7, #9408	; 0x24c0
 800b1d6:	f102 0208 	add.w	r2, r2, #8
 800b1da:	8812      	ldrh	r2, [r2, #0]
 800b1dc:	819a      	strh	r2, [r3, #12]
	  DataRawArray.Battery2 = ADC_battery2;
 800b1de:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800b1e2:	3b04      	subs	r3, #4
 800b1e4:	f507 5213 	add.w	r2, r7, #9408	; 0x24c0
 800b1e8:	f102 0206 	add.w	r2, r2, #6
 800b1ec:	8812      	ldrh	r2, [r2, #0]
 800b1ee:	81da      	strh	r2, [r3, #14]
	  DataRawArray.Err_msg = (uint16_t) err_msg;
 800b1f0:	4b2b      	ldr	r3, [pc, #172]	; (800b2a0 <main+0x5ec>)
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	b29a      	uxth	r2, r3
 800b1f6:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800b1fa:	3b04      	subs	r3, #4
 800b1fc:	805a      	strh	r2, [r3, #2]
	  err_msg &= RESET_ERR_MSG;
 800b1fe:	4b28      	ldr	r3, [pc, #160]	; (800b2a0 <main+0x5ec>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	b2db      	uxtb	r3, r3
 800b204:	4a26      	ldr	r2, [pc, #152]	; (800b2a0 <main+0x5ec>)
 800b206:	6013      	str	r3, [r2, #0]
	  //DataRawArray.IMU3[0] = 'b';
	  DataRawArrayFreez = DataRawArray;
 800b208:	f507 7244 	add.w	r2, r7, #784	; 0x310
 800b20c:	3a10      	subs	r2, #16
 800b20e:	f507 7364 	add.w	r3, r7, #912	; 0x390
 800b212:	3b04      	subs	r3, #4
 800b214:	4610      	mov	r0, r2
 800b216:	4619      	mov	r1, r3
 800b218:	238c      	movs	r3, #140	; 0x8c
 800b21a:	461a      	mov	r2, r3
 800b21c:	f003 f976 	bl	800e50c <memcpy>
	  memset(pointDataRawArray, 0, sizeof(DataRawArray));
 800b220:	228c      	movs	r2, #140	; 0x8c
 800b222:	2100      	movs	r1, #0
 800b224:	f507 5312 	add.w	r3, r7, #9344	; 0x2480
 800b228:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800b22c:	6818      	ldr	r0, [r3, #0]
 800b22e:	f003 f978 	bl	800e522 <memset>
	  //HAL_GPIO_WritePin(SPEED_TEST_GPIO_Port,SPEED_TEST_Pin,GPIO_PIN_RESET);

	  //WRITE SD CARD DMA			----- ADD THIS -----
	  //SEND TELEM DMA				----- ADD THIS -----
	  FRESULT r;
	  uint8_t testsend[10]={1,2,3,4,5,6,7,8,'\r','\n'};
 800b232:	f107 0310 	add.w	r3, r7, #16
 800b236:	3b08      	subs	r3, #8
 800b238:	4a1d      	ldr	r2, [pc, #116]	; (800b2b0 <main+0x5fc>)
 800b23a:	ca07      	ldmia	r2, {r0, r1, r2}
 800b23c:	c303      	stmia	r3!, {r0, r1}
 800b23e:	801a      	strh	r2, [r3, #0]
	  uint8_t testbyte = 2;
 800b240:	2302      	movs	r3, #2
 800b242:	f507 5212 	add.w	r2, r7, #9344	; 0x2480
 800b246:	f102 0227 	add.w	r2, r2, #39	; 0x27
 800b24a:	7013      	strb	r3, [r2, #0]
	  uint8_t newl[2]={'\r','\n'};
 800b24c:	f107 0310 	add.w	r3, r7, #16
 800b250:	3b0c      	subs	r3, #12
 800b252:	4a18      	ldr	r2, [pc, #96]	; (800b2b4 <main+0x600>)
 800b254:	8812      	ldrh	r2, [r2, #0]
 800b256:	801a      	strh	r2, [r3, #0]
	  if(epoch == 5){
 800b258:	f507 5313 	add.w	r3, r7, #9408	; 0x24c0
 800b25c:	f103 030c 	add.w	r3, r3, #12
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	2b05      	cmp	r3, #5
 800b264:	d109      	bne.n	800b27a <main+0x5c6>
		  epoch = 0;
 800b266:	2300      	movs	r3, #0
 800b268:	f507 5213 	add.w	r2, r7, #9408	; 0x24c0
 800b26c:	f102 020c 	add.w	r2, r2, #12
 800b270:	6013      	str	r3, [r2, #0]
		  //r = f_sync(&file);
		  HAL_Delay(10);
 800b272:	200a      	movs	r0, #10
 800b274:	f7f5 ff56 	bl	8001124 <HAL_Delay>
 800b278:	e010      	b.n	800b29c <main+0x5e8>
		  //HAL_UART_Transmit_DMA(&huart6, (uint8_t*) &DataRawArrayFreez.FrameNumber, (uint16_t) SIZEWITHGPS);

	  }
	  else{
		  //r = f_write(&file, (uint8_t*) &DataRawArrayFreez.FrameNumber, SIZEWITHOUTGPS, &bw);
		  HAL_UART_Transmit(&huart6, (uint8_t*) &DataRawArrayFreez.FrameNumber, (uint16_t) SIZEWITHOUTGPS,10);
 800b27a:	f507 7144 	add.w	r1, r7, #784	; 0x310
 800b27e:	3910      	subs	r1, #16
 800b280:	230a      	movs	r3, #10
 800b282:	2262      	movs	r2, #98	; 0x62
 800b284:	480c      	ldr	r0, [pc, #48]	; (800b2b8 <main+0x604>)
 800b286:	f7fa ffb9 	bl	80061fc <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart6, (uint8_t*)&newl, 2,10);
 800b28a:	f107 0110 	add.w	r1, r7, #16
 800b28e:	390c      	subs	r1, #12
 800b290:	230a      	movs	r3, #10
 800b292:	2202      	movs	r2, #2
 800b294:	4808      	ldr	r0, [pc, #32]	; (800b2b8 <main+0x604>)
 800b296:	f7fa ffb1 	bl	80061fc <HAL_UART_Transmit>
		  //HAL_UART_Transmit(&huart6, (uint8_t*)&testsend, sizeof(testsend),10);
		  __NOP();
 800b29a:	bf00      	nop
		  //HAL_Delay(10);
		  //r = f_sync(&file);
	  }
	  __NOP();
 800b29c:	bf00      	nop
  {
 800b29e:	e5e5      	b.n	800ae6c <main+0x1b8>
 800b2a0:	200005d8 	.word	0x200005d8
 800b2a4:	20003144 	.word	0x20003144
 800b2a8:	20003634 	.word	0x20003634
 800b2ac:	40020000 	.word	0x40020000
 800b2b0:	0800f7a8 	.word	0x0800f7a8
 800b2b4:	0800f7b4 	.word	0x0800f7b4
 800b2b8:	200035b4 	.word	0x200035b4

0800b2bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b0ac      	sub	sp, #176	; 0xb0
 800b2c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b2c2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800b2c6:	2234      	movs	r2, #52	; 0x34
 800b2c8:	2100      	movs	r1, #0
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	f003 f929 	bl	800e522 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b2d0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	601a      	str	r2, [r3, #0]
 800b2d8:	605a      	str	r2, [r3, #4]
 800b2da:	609a      	str	r2, [r3, #8]
 800b2dc:	60da      	str	r2, [r3, #12]
 800b2de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b2e0:	f107 030c 	add.w	r3, r7, #12
 800b2e4:	225c      	movs	r2, #92	; 0x5c
 800b2e6:	2100      	movs	r1, #0
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	f003 f91a 	bl	800e522 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	60bb      	str	r3, [r7, #8]
 800b2f2:	4a3a      	ldr	r2, [pc, #232]	; (800b3dc <SystemClock_Config+0x120>)
 800b2f4:	4b39      	ldr	r3, [pc, #228]	; (800b3dc <SystemClock_Config+0x120>)
 800b2f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b2fc:	6413      	str	r3, [r2, #64]	; 0x40
 800b2fe:	4b37      	ldr	r3, [pc, #220]	; (800b3dc <SystemClock_Config+0x120>)
 800b300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b306:	60bb      	str	r3, [r7, #8]
 800b308:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800b30a:	2300      	movs	r3, #0
 800b30c:	607b      	str	r3, [r7, #4]
 800b30e:	4a34      	ldr	r2, [pc, #208]	; (800b3e0 <SystemClock_Config+0x124>)
 800b310:	4b33      	ldr	r3, [pc, #204]	; (800b3e0 <SystemClock_Config+0x124>)
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800b318:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b31c:	6013      	str	r3, [r2, #0]
 800b31e:	4b30      	ldr	r3, [pc, #192]	; (800b3e0 <SystemClock_Config+0x124>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800b326:	607b      	str	r3, [r7, #4]
 800b328:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800b32a:	2306      	movs	r3, #6
 800b32c:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSEState = RCC_LSE_BYPASS;
 800b32e:	2305      	movs	r3, #5
 800b330:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800b334:	2301      	movs	r3, #1
 800b336:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800b33a:	2310      	movs	r3, #16
 800b33c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b340:	2302      	movs	r3, #2
 800b342:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800b346:	2300      	movs	r3, #0
 800b348:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 8;
 800b34c:	2308      	movs	r3, #8
 800b34e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 100;
 800b352:	2364      	movs	r3, #100	; 0x64
 800b354:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800b358:	2302      	movs	r3, #2
 800b35a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800b35e:	2308      	movs	r3, #8
 800b360:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 800b364:	2302      	movs	r3, #2
 800b366:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b36a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800b36e:	4618      	mov	r0, r3
 800b370:	f7f7 fed0 	bl	8003114 <HAL_RCC_OscConfig>
 800b374:	4603      	mov	r3, r0
 800b376:	2b00      	cmp	r3, #0
 800b378:	d001      	beq.n	800b37e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800b37a:	f000 fd26 	bl	800bdca <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b37e:	230f      	movs	r3, #15
 800b380:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b382:	2302      	movs	r3, #2
 800b384:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b386:	2300      	movs	r3, #0
 800b388:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800b38a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800b38e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800b390:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b394:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800b396:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800b39a:	2103      	movs	r1, #3
 800b39c:	4618      	mov	r0, r3
 800b39e:	f7f7 f927 	bl	80025f0 <HAL_RCC_ClockConfig>
 800b3a2:	4603      	mov	r3, r0
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d001      	beq.n	800b3ac <SystemClock_Config+0xf0>
  {
    Error_Handler();
 800b3a8:	f000 fd0f 	bl	800bdca <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SDIO
 800b3ac:	f44f 7348 	mov.w	r3, #800	; 0x320
 800b3b0:	60fb      	str	r3, [r7, #12]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800b3b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b3b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 800b3bc:	2300      	movs	r3, #0
 800b3be:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b3c0:	f107 030c 	add.w	r3, r7, #12
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	f7f7 fa29 	bl	800281c <HAL_RCCEx_PeriphCLKConfig>
 800b3ca:	4603      	mov	r3, r0
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d001      	beq.n	800b3d4 <SystemClock_Config+0x118>
  {
    Error_Handler();
 800b3d0:	f000 fcfb 	bl	800bdca <Error_Handler>
  }
}
 800b3d4:	bf00      	nop
 800b3d6:	37b0      	adds	r7, #176	; 0xb0
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd80      	pop	{r7, pc}
 800b3dc:	40023800 	.word	0x40023800
 800b3e0:	40007000 	.word	0x40007000

0800b3e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b084      	sub	sp, #16
 800b3e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800b3ea:	463b      	mov	r3, r7
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	601a      	str	r2, [r3, #0]
 800b3f0:	605a      	str	r2, [r3, #4]
 800b3f2:	609a      	str	r2, [r3, #8]
 800b3f4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800b3f6:	4b21      	ldr	r3, [pc, #132]	; (800b47c <MX_ADC1_Init+0x98>)
 800b3f8:	4a21      	ldr	r2, [pc, #132]	; (800b480 <MX_ADC1_Init+0x9c>)
 800b3fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800b3fc:	4b1f      	ldr	r3, [pc, #124]	; (800b47c <MX_ADC1_Init+0x98>)
 800b3fe:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800b402:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800b404:	4b1d      	ldr	r3, [pc, #116]	; (800b47c <MX_ADC1_Init+0x98>)
 800b406:	2200      	movs	r2, #0
 800b408:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800b40a:	4b1c      	ldr	r3, [pc, #112]	; (800b47c <MX_ADC1_Init+0x98>)
 800b40c:	2200      	movs	r2, #0
 800b40e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800b410:	4b1a      	ldr	r3, [pc, #104]	; (800b47c <MX_ADC1_Init+0x98>)
 800b412:	2200      	movs	r2, #0
 800b414:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800b416:	4b19      	ldr	r3, [pc, #100]	; (800b47c <MX_ADC1_Init+0x98>)
 800b418:	2200      	movs	r2, #0
 800b41a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b41e:	4b17      	ldr	r3, [pc, #92]	; (800b47c <MX_ADC1_Init+0x98>)
 800b420:	2200      	movs	r2, #0
 800b422:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b424:	4b15      	ldr	r3, [pc, #84]	; (800b47c <MX_ADC1_Init+0x98>)
 800b426:	4a17      	ldr	r2, [pc, #92]	; (800b484 <MX_ADC1_Init+0xa0>)
 800b428:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b42a:	4b14      	ldr	r3, [pc, #80]	; (800b47c <MX_ADC1_Init+0x98>)
 800b42c:	2200      	movs	r2, #0
 800b42e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800b430:	4b12      	ldr	r3, [pc, #72]	; (800b47c <MX_ADC1_Init+0x98>)
 800b432:	2201      	movs	r2, #1
 800b434:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800b436:	4b11      	ldr	r3, [pc, #68]	; (800b47c <MX_ADC1_Init+0x98>)
 800b438:	2200      	movs	r2, #0
 800b43a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800b43e:	4b0f      	ldr	r3, [pc, #60]	; (800b47c <MX_ADC1_Init+0x98>)
 800b440:	2201      	movs	r2, #1
 800b442:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800b444:	480d      	ldr	r0, [pc, #52]	; (800b47c <MX_ADC1_Init+0x98>)
 800b446:	f7f5 fe8f 	bl	8001168 <HAL_ADC_Init>
 800b44a:	4603      	mov	r3, r0
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d001      	beq.n	800b454 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800b450:	f000 fcbb 	bl	800bdca <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800b454:	2309      	movs	r3, #9
 800b456:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800b458:	2301      	movs	r3, #1
 800b45a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800b45c:	2301      	movs	r3, #1
 800b45e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800b460:	463b      	mov	r3, r7
 800b462:	4619      	mov	r1, r3
 800b464:	4805      	ldr	r0, [pc, #20]	; (800b47c <MX_ADC1_Init+0x98>)
 800b466:	f7f5 fec3 	bl	80011f0 <HAL_ADC_ConfigChannel>
 800b46a:	4603      	mov	r3, r0
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d001      	beq.n	800b474 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800b470:	f000 fcab 	bl	800bdca <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  //hadc1.Init.DMAContinuousRequests = ENABLE;
  /* USER CODE END ADC1_Init 2 */

}
 800b474:	bf00      	nop
 800b476:	3710      	adds	r7, #16
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd80      	pop	{r7, pc}
 800b47c:	20003408 	.word	0x20003408
 800b480:	40012000 	.word	0x40012000
 800b484:	0f000001 	.word	0x0f000001

0800b488 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b084      	sub	sp, #16
 800b48c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800b48e:	463b      	mov	r3, r7
 800b490:	2200      	movs	r2, #0
 800b492:	601a      	str	r2, [r3, #0]
 800b494:	605a      	str	r2, [r3, #4]
 800b496:	609a      	str	r2, [r3, #8]
 800b498:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 800b49a:	4b21      	ldr	r3, [pc, #132]	; (800b520 <MX_ADC2_Init+0x98>)
 800b49c:	4a21      	ldr	r2, [pc, #132]	; (800b524 <MX_ADC2_Init+0x9c>)
 800b49e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800b4a0:	4b1f      	ldr	r3, [pc, #124]	; (800b520 <MX_ADC2_Init+0x98>)
 800b4a2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800b4a6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800b4a8:	4b1d      	ldr	r3, [pc, #116]	; (800b520 <MX_ADC2_Init+0x98>)
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800b4ae:	4b1c      	ldr	r3, [pc, #112]	; (800b520 <MX_ADC2_Init+0x98>)
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800b4b4:	4b1a      	ldr	r3, [pc, #104]	; (800b520 <MX_ADC2_Init+0x98>)
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800b4ba:	4b19      	ldr	r3, [pc, #100]	; (800b520 <MX_ADC2_Init+0x98>)
 800b4bc:	2200      	movs	r2, #0
 800b4be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b4c2:	4b17      	ldr	r3, [pc, #92]	; (800b520 <MX_ADC2_Init+0x98>)
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b4c8:	4b15      	ldr	r3, [pc, #84]	; (800b520 <MX_ADC2_Init+0x98>)
 800b4ca:	4a17      	ldr	r2, [pc, #92]	; (800b528 <MX_ADC2_Init+0xa0>)
 800b4cc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b4ce:	4b14      	ldr	r3, [pc, #80]	; (800b520 <MX_ADC2_Init+0x98>)
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800b4d4:	4b12      	ldr	r3, [pc, #72]	; (800b520 <MX_ADC2_Init+0x98>)
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800b4da:	4b11      	ldr	r3, [pc, #68]	; (800b520 <MX_ADC2_Init+0x98>)
 800b4dc:	2200      	movs	r2, #0
 800b4de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800b4e2:	4b0f      	ldr	r3, [pc, #60]	; (800b520 <MX_ADC2_Init+0x98>)
 800b4e4:	2201      	movs	r2, #1
 800b4e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800b4e8:	480d      	ldr	r0, [pc, #52]	; (800b520 <MX_ADC2_Init+0x98>)
 800b4ea:	f7f5 fe3d 	bl	8001168 <HAL_ADC_Init>
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d001      	beq.n	800b4f8 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800b4f4:	f000 fc69 	bl	800bdca <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800b4f8:	2308      	movs	r3, #8
 800b4fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800b500:	2301      	movs	r3, #1
 800b502:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800b504:	463b      	mov	r3, r7
 800b506:	4619      	mov	r1, r3
 800b508:	4805      	ldr	r0, [pc, #20]	; (800b520 <MX_ADC2_Init+0x98>)
 800b50a:	f7f5 fe71 	bl	80011f0 <HAL_ADC_ConfigChannel>
 800b50e:	4603      	mov	r3, r0
 800b510:	2b00      	cmp	r3, #0
 800b512:	d001      	beq.n	800b518 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800b514:	f000 fc59 	bl	800bdca <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800b518:	bf00      	nop
 800b51a:	3710      	adds	r7, #16
 800b51c:	46bd      	mov	sp, r7
 800b51e:	bd80      	pop	{r7, pc}
 800b520:	200031b4 	.word	0x200031b4
 800b524:	40012100 	.word	0x40012100
 800b528:	0f000001 	.word	0x0f000001

0800b52c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800b530:	4b12      	ldr	r3, [pc, #72]	; (800b57c <MX_I2C1_Init+0x50>)
 800b532:	4a13      	ldr	r2, [pc, #76]	; (800b580 <MX_I2C1_Init+0x54>)
 800b534:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800b536:	4b11      	ldr	r3, [pc, #68]	; (800b57c <MX_I2C1_Init+0x50>)
 800b538:	4a12      	ldr	r2, [pc, #72]	; (800b584 <MX_I2C1_Init+0x58>)
 800b53a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800b53c:	4b0f      	ldr	r3, [pc, #60]	; (800b57c <MX_I2C1_Init+0x50>)
 800b53e:	2200      	movs	r2, #0
 800b540:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800b542:	4b0e      	ldr	r3, [pc, #56]	; (800b57c <MX_I2C1_Init+0x50>)
 800b544:	2200      	movs	r2, #0
 800b546:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b548:	4b0c      	ldr	r3, [pc, #48]	; (800b57c <MX_I2C1_Init+0x50>)
 800b54a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b54e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b550:	4b0a      	ldr	r3, [pc, #40]	; (800b57c <MX_I2C1_Init+0x50>)
 800b552:	2200      	movs	r2, #0
 800b554:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800b556:	4b09      	ldr	r3, [pc, #36]	; (800b57c <MX_I2C1_Init+0x50>)
 800b558:	2200      	movs	r2, #0
 800b55a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b55c:	4b07      	ldr	r3, [pc, #28]	; (800b57c <MX_I2C1_Init+0x50>)
 800b55e:	2200      	movs	r2, #0
 800b560:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b562:	4b06      	ldr	r3, [pc, #24]	; (800b57c <MX_I2C1_Init+0x50>)
 800b564:	2200      	movs	r2, #0
 800b566:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800b568:	4804      	ldr	r0, [pc, #16]	; (800b57c <MX_I2C1_Init+0x50>)
 800b56a:	f7f6 ff19 	bl	80023a0 <HAL_I2C_Init>
 800b56e:	4603      	mov	r3, r0
 800b570:	2b00      	cmp	r3, #0
 800b572:	d001      	beq.n	800b578 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800b574:	f000 fc29 	bl	800bdca <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800b578:	bf00      	nop
 800b57a:	bd80      	pop	{r7, pc}
 800b57c:	200031fc 	.word	0x200031fc
 800b580:	40005400 	.word	0x40005400
 800b584:	000186a0 	.word	0x000186a0

0800b588 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b086      	sub	sp, #24
 800b58c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800b58e:	1d3b      	adds	r3, r7, #4
 800b590:	2200      	movs	r2, #0
 800b592:	601a      	str	r2, [r3, #0]
 800b594:	605a      	str	r2, [r3, #4]
 800b596:	609a      	str	r2, [r3, #8]
 800b598:	60da      	str	r2, [r3, #12]
 800b59a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800b59c:	2300      	movs	r3, #0
 800b59e:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800b5a0:	4b24      	ldr	r3, [pc, #144]	; (800b634 <MX_RTC_Init+0xac>)
 800b5a2:	4a25      	ldr	r2, [pc, #148]	; (800b638 <MX_RTC_Init+0xb0>)
 800b5a4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800b5a6:	4b23      	ldr	r3, [pc, #140]	; (800b634 <MX_RTC_Init+0xac>)
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800b5ac:	4b21      	ldr	r3, [pc, #132]	; (800b634 <MX_RTC_Init+0xac>)
 800b5ae:	227f      	movs	r2, #127	; 0x7f
 800b5b0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800b5b2:	4b20      	ldr	r3, [pc, #128]	; (800b634 <MX_RTC_Init+0xac>)
 800b5b4:	22ff      	movs	r2, #255	; 0xff
 800b5b6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800b5b8:	4b1e      	ldr	r3, [pc, #120]	; (800b634 <MX_RTC_Init+0xac>)
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800b5be:	4b1d      	ldr	r3, [pc, #116]	; (800b634 <MX_RTC_Init+0xac>)
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800b5c4:	4b1b      	ldr	r3, [pc, #108]	; (800b634 <MX_RTC_Init+0xac>)
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800b5ca:	481a      	ldr	r0, [pc, #104]	; (800b634 <MX_RTC_Init+0xac>)
 800b5cc:	f7f7 fffc 	bl	80035c8 <HAL_RTC_Init>
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d001      	beq.n	800b5da <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800b5d6:	f000 fbf8 	bl	800bdca <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 800b5da:	2300      	movs	r3, #0
 800b5dc:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800b5ee:	1d3b      	adds	r3, r7, #4
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	4619      	mov	r1, r3
 800b5f4:	480f      	ldr	r0, [pc, #60]	; (800b634 <MX_RTC_Init+0xac>)
 800b5f6:	f7f8 f878 	bl	80036ea <HAL_RTC_SetTime>
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d001      	beq.n	800b604 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800b600:	f000 fbe3 	bl	800bdca <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800b604:	2301      	movs	r3, #1
 800b606:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800b608:	2301      	movs	r3, #1
 800b60a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 800b60c:	2301      	movs	r3, #1
 800b60e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 800b610:	2300      	movs	r3, #0
 800b612:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800b614:	463b      	mov	r3, r7
 800b616:	2200      	movs	r2, #0
 800b618:	4619      	mov	r1, r3
 800b61a:	4806      	ldr	r0, [pc, #24]	; (800b634 <MX_RTC_Init+0xac>)
 800b61c:	f7f8 f980 	bl	8003920 <HAL_RTC_SetDate>
 800b620:	4603      	mov	r3, r0
 800b622:	2b00      	cmp	r3, #0
 800b624:	d001      	beq.n	800b62a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800b626:	f000 fbd0 	bl	800bdca <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800b62a:	bf00      	nop
 800b62c:	3718      	adds	r7, #24
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}
 800b632:	bf00      	nop
 800b634:	200034b0 	.word	0x200034b0
 800b638:	40002800 	.word	0x40002800

0800b63c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800b63c:	b480      	push	{r7}
 800b63e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800b640:	4b0c      	ldr	r3, [pc, #48]	; (800b674 <MX_SDIO_SD_Init+0x38>)
 800b642:	4a0d      	ldr	r2, [pc, #52]	; (800b678 <MX_SDIO_SD_Init+0x3c>)
 800b644:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800b646:	4b0b      	ldr	r3, [pc, #44]	; (800b674 <MX_SDIO_SD_Init+0x38>)
 800b648:	2200      	movs	r2, #0
 800b64a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800b64c:	4b09      	ldr	r3, [pc, #36]	; (800b674 <MX_SDIO_SD_Init+0x38>)
 800b64e:	2200      	movs	r2, #0
 800b650:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800b652:	4b08      	ldr	r3, [pc, #32]	; (800b674 <MX_SDIO_SD_Init+0x38>)
 800b654:	2200      	movs	r2, #0
 800b656:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800b658:	4b06      	ldr	r3, [pc, #24]	; (800b674 <MX_SDIO_SD_Init+0x38>)
 800b65a:	2200      	movs	r2, #0
 800b65c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800b65e:	4b05      	ldr	r3, [pc, #20]	; (800b674 <MX_SDIO_SD_Init+0x38>)
 800b660:	2200      	movs	r2, #0
 800b662:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 3;
 800b664:	4b03      	ldr	r3, [pc, #12]	; (800b674 <MX_SDIO_SD_Init+0x38>)
 800b666:	2203      	movs	r2, #3
 800b668:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800b66a:	bf00      	nop
 800b66c:	46bd      	mov	sp, r7
 800b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b672:	4770      	bx	lr
 800b674:	20003530 	.word	0x20003530
 800b678:	40012c00 	.word	0x40012c00

0800b67c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800b680:	4b17      	ldr	r3, [pc, #92]	; (800b6e0 <MX_SPI2_Init+0x64>)
 800b682:	4a18      	ldr	r2, [pc, #96]	; (800b6e4 <MX_SPI2_Init+0x68>)
 800b684:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800b686:	4b16      	ldr	r3, [pc, #88]	; (800b6e0 <MX_SPI2_Init+0x64>)
 800b688:	f44f 7282 	mov.w	r2, #260	; 0x104
 800b68c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800b68e:	4b14      	ldr	r3, [pc, #80]	; (800b6e0 <MX_SPI2_Init+0x64>)
 800b690:	2200      	movs	r2, #0
 800b692:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800b694:	4b12      	ldr	r3, [pc, #72]	; (800b6e0 <MX_SPI2_Init+0x64>)
 800b696:	2200      	movs	r2, #0
 800b698:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b69a:	4b11      	ldr	r3, [pc, #68]	; (800b6e0 <MX_SPI2_Init+0x64>)
 800b69c:	2200      	movs	r2, #0
 800b69e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b6a0:	4b0f      	ldr	r3, [pc, #60]	; (800b6e0 <MX_SPI2_Init+0x64>)
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800b6a6:	4b0e      	ldr	r3, [pc, #56]	; (800b6e0 <MX_SPI2_Init+0x64>)
 800b6a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b6ac:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800b6ae:	4b0c      	ldr	r3, [pc, #48]	; (800b6e0 <MX_SPI2_Init+0x64>)
 800b6b0:	2218      	movs	r2, #24
 800b6b2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b6b4:	4b0a      	ldr	r3, [pc, #40]	; (800b6e0 <MX_SPI2_Init+0x64>)
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800b6ba:	4b09      	ldr	r3, [pc, #36]	; (800b6e0 <MX_SPI2_Init+0x64>)
 800b6bc:	2200      	movs	r2, #0
 800b6be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b6c0:	4b07      	ldr	r3, [pc, #28]	; (800b6e0 <MX_SPI2_Init+0x64>)
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800b6c6:	4b06      	ldr	r3, [pc, #24]	; (800b6e0 <MX_SPI2_Init+0x64>)
 800b6c8:	220a      	movs	r2, #10
 800b6ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800b6cc:	4804      	ldr	r0, [pc, #16]	; (800b6e0 <MX_SPI2_Init+0x64>)
 800b6ce:	f7f9 fd77 	bl	80051c0 <HAL_SPI_Init>
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d001      	beq.n	800b6dc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800b6d8:	f000 fb77 	bl	800bdca <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800b6dc:	bf00      	nop
 800b6de:	bd80      	pop	{r7, pc}
 800b6e0:	20003144 	.word	0x20003144
 800b6e4:	40003800 	.word	0x40003800

0800b6e8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800b6ec:	4b17      	ldr	r3, [pc, #92]	; (800b74c <MX_SPI3_Init+0x64>)
 800b6ee:	4a18      	ldr	r2, [pc, #96]	; (800b750 <MX_SPI3_Init+0x68>)
 800b6f0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800b6f2:	4b16      	ldr	r3, [pc, #88]	; (800b74c <MX_SPI3_Init+0x64>)
 800b6f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 800b6f8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800b6fa:	4b14      	ldr	r3, [pc, #80]	; (800b74c <MX_SPI3_Init+0x64>)
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800b700:	4b12      	ldr	r3, [pc, #72]	; (800b74c <MX_SPI3_Init+0x64>)
 800b702:	2200      	movs	r2, #0
 800b704:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800b706:	4b11      	ldr	r3, [pc, #68]	; (800b74c <MX_SPI3_Init+0x64>)
 800b708:	2200      	movs	r2, #0
 800b70a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800b70c:	4b0f      	ldr	r3, [pc, #60]	; (800b74c <MX_SPI3_Init+0x64>)
 800b70e:	2200      	movs	r2, #0
 800b710:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800b712:	4b0e      	ldr	r3, [pc, #56]	; (800b74c <MX_SPI3_Init+0x64>)
 800b714:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b718:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800b71a:	4b0c      	ldr	r3, [pc, #48]	; (800b74c <MX_SPI3_Init+0x64>)
 800b71c:	2218      	movs	r2, #24
 800b71e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b720:	4b0a      	ldr	r3, [pc, #40]	; (800b74c <MX_SPI3_Init+0x64>)
 800b722:	2200      	movs	r2, #0
 800b724:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800b726:	4b09      	ldr	r3, [pc, #36]	; (800b74c <MX_SPI3_Init+0x64>)
 800b728:	2200      	movs	r2, #0
 800b72a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b72c:	4b07      	ldr	r3, [pc, #28]	; (800b74c <MX_SPI3_Init+0x64>)
 800b72e:	2200      	movs	r2, #0
 800b730:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800b732:	4b06      	ldr	r3, [pc, #24]	; (800b74c <MX_SPI3_Init+0x64>)
 800b734:	220a      	movs	r2, #10
 800b736:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800b738:	4804      	ldr	r0, [pc, #16]	; (800b74c <MX_SPI3_Init+0x64>)
 800b73a:	f7f9 fd41 	bl	80051c0 <HAL_SPI_Init>
 800b73e:	4603      	mov	r3, r0
 800b740:	2b00      	cmp	r3, #0
 800b742:	d001      	beq.n	800b748 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800b744:	f000 fb41 	bl	800bdca <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800b748:	bf00      	nop
 800b74a:	bd80      	pop	{r7, pc}
 800b74c:	200032f0 	.word	0x200032f0
 800b750:	40003c00 	.word	0x40003c00

0800b754 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b086      	sub	sp, #24
 800b758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800b75a:	f107 0308 	add.w	r3, r7, #8
 800b75e:	2200      	movs	r2, #0
 800b760:	601a      	str	r2, [r3, #0]
 800b762:	605a      	str	r2, [r3, #4]
 800b764:	609a      	str	r2, [r3, #8]
 800b766:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b768:	463b      	mov	r3, r7
 800b76a:	2200      	movs	r2, #0
 800b76c:	601a      	str	r2, [r3, #0]
 800b76e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800b770:	4b1e      	ldr	r3, [pc, #120]	; (800b7ec <MX_TIM2_Init+0x98>)
 800b772:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b776:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50000;
 800b778:	4b1c      	ldr	r3, [pc, #112]	; (800b7ec <MX_TIM2_Init+0x98>)
 800b77a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800b77e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b780:	4b1a      	ldr	r3, [pc, #104]	; (800b7ec <MX_TIM2_Init+0x98>)
 800b782:	2200      	movs	r2, #0
 800b784:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800b786:	4b19      	ldr	r3, [pc, #100]	; (800b7ec <MX_TIM2_Init+0x98>)
 800b788:	f04f 32ff 	mov.w	r2, #4294967295
 800b78c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b78e:	4b17      	ldr	r3, [pc, #92]	; (800b7ec <MX_TIM2_Init+0x98>)
 800b790:	2200      	movs	r2, #0
 800b792:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b794:	4b15      	ldr	r3, [pc, #84]	; (800b7ec <MX_TIM2_Init+0x98>)
 800b796:	2200      	movs	r2, #0
 800b798:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800b79a:	4814      	ldr	r0, [pc, #80]	; (800b7ec <MX_TIM2_Init+0x98>)
 800b79c:	f7fa fa5c 	bl	8005c58 <HAL_TIM_Base_Init>
 800b7a0:	4603      	mov	r3, r0
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d001      	beq.n	800b7aa <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800b7a6:	f000 fb10 	bl	800bdca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800b7aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b7ae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800b7b0:	f107 0308 	add.w	r3, r7, #8
 800b7b4:	4619      	mov	r1, r3
 800b7b6:	480d      	ldr	r0, [pc, #52]	; (800b7ec <MX_TIM2_Init+0x98>)
 800b7b8:	f7fa fa9d 	bl	8005cf6 <HAL_TIM_ConfigClockSource>
 800b7bc:	4603      	mov	r3, r0
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d001      	beq.n	800b7c6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800b7c2:	f000 fb02 	bl	800bdca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800b7ce:	463b      	mov	r3, r7
 800b7d0:	4619      	mov	r1, r3
 800b7d2:	4806      	ldr	r0, [pc, #24]	; (800b7ec <MX_TIM2_Init+0x98>)
 800b7d4:	f7fa fc80 	bl	80060d8 <HAL_TIMEx_MasterConfigSynchronization>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d001      	beq.n	800b7e2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800b7de:	f000 faf4 	bl	800bdca <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800b7e2:	bf00      	nop
 800b7e4:	3718      	adds	r7, #24
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	bd80      	pop	{r7, pc}
 800b7ea:	bf00      	nop
 800b7ec:	200035f4 	.word	0x200035f4

0800b7f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b086      	sub	sp, #24
 800b7f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800b7f6:	f107 0308 	add.w	r3, r7, #8
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	601a      	str	r2, [r3, #0]
 800b7fe:	605a      	str	r2, [r3, #4]
 800b800:	609a      	str	r2, [r3, #8]
 800b802:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b804:	463b      	mov	r3, r7
 800b806:	2200      	movs	r2, #0
 800b808:	601a      	str	r2, [r3, #0]
 800b80a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800b80c:	4b1d      	ldr	r3, [pc, #116]	; (800b884 <MX_TIM3_Init+0x94>)
 800b80e:	4a1e      	ldr	r2, [pc, #120]	; (800b888 <MX_TIM3_Init+0x98>)
 800b810:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000;
 800b812:	4b1c      	ldr	r3, [pc, #112]	; (800b884 <MX_TIM3_Init+0x94>)
 800b814:	f242 7210 	movw	r2, #10000	; 0x2710
 800b818:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b81a:	4b1a      	ldr	r3, [pc, #104]	; (800b884 <MX_TIM3_Init+0x94>)
 800b81c:	2200      	movs	r2, #0
 800b81e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 21000;
 800b820:	4b18      	ldr	r3, [pc, #96]	; (800b884 <MX_TIM3_Init+0x94>)
 800b822:	f245 2208 	movw	r2, #21000	; 0x5208
 800b826:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b828:	4b16      	ldr	r3, [pc, #88]	; (800b884 <MX_TIM3_Init+0x94>)
 800b82a:	2200      	movs	r2, #0
 800b82c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b82e:	4b15      	ldr	r3, [pc, #84]	; (800b884 <MX_TIM3_Init+0x94>)
 800b830:	2200      	movs	r2, #0
 800b832:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800b834:	4813      	ldr	r0, [pc, #76]	; (800b884 <MX_TIM3_Init+0x94>)
 800b836:	f7fa fa0f 	bl	8005c58 <HAL_TIM_Base_Init>
 800b83a:	4603      	mov	r3, r0
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d001      	beq.n	800b844 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800b840:	f000 fac3 	bl	800bdca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800b844:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b848:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800b84a:	f107 0308 	add.w	r3, r7, #8
 800b84e:	4619      	mov	r1, r3
 800b850:	480c      	ldr	r0, [pc, #48]	; (800b884 <MX_TIM3_Init+0x94>)
 800b852:	f7fa fa50 	bl	8005cf6 <HAL_TIM_ConfigClockSource>
 800b856:	4603      	mov	r3, r0
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d001      	beq.n	800b860 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800b85c:	f000 fab5 	bl	800bdca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b860:	2300      	movs	r3, #0
 800b862:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b864:	2300      	movs	r3, #0
 800b866:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800b868:	463b      	mov	r3, r7
 800b86a:	4619      	mov	r1, r3
 800b86c:	4805      	ldr	r0, [pc, #20]	; (800b884 <MX_TIM3_Init+0x94>)
 800b86e:	f7fa fc33 	bl	80060d8 <HAL_TIMEx_MasterConfigSynchronization>
 800b872:	4603      	mov	r3, r0
 800b874:	2b00      	cmp	r3, #0
 800b876:	d001      	beq.n	800b87c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800b878:	f000 faa7 	bl	800bdca <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800b87c:	bf00      	nop
 800b87e:	3718      	adds	r7, #24
 800b880:	46bd      	mov	sp, r7
 800b882:	bd80      	pop	{r7, pc}
 800b884:	200032b0 	.word	0x200032b0
 800b888:	40000400 	.word	0x40000400

0800b88c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800b890:	4b11      	ldr	r3, [pc, #68]	; (800b8d8 <MX_USART6_UART_Init+0x4c>)
 800b892:	4a12      	ldr	r2, [pc, #72]	; (800b8dc <MX_USART6_UART_Init+0x50>)
 800b894:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800b896:	4b10      	ldr	r3, [pc, #64]	; (800b8d8 <MX_USART6_UART_Init+0x4c>)
 800b898:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800b89c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800b89e:	4b0e      	ldr	r3, [pc, #56]	; (800b8d8 <MX_USART6_UART_Init+0x4c>)
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800b8a4:	4b0c      	ldr	r3, [pc, #48]	; (800b8d8 <MX_USART6_UART_Init+0x4c>)
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800b8aa:	4b0b      	ldr	r3, [pc, #44]	; (800b8d8 <MX_USART6_UART_Init+0x4c>)
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800b8b0:	4b09      	ldr	r3, [pc, #36]	; (800b8d8 <MX_USART6_UART_Init+0x4c>)
 800b8b2:	220c      	movs	r2, #12
 800b8b4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b8b6:	4b08      	ldr	r3, [pc, #32]	; (800b8d8 <MX_USART6_UART_Init+0x4c>)
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800b8bc:	4b06      	ldr	r3, [pc, #24]	; (800b8d8 <MX_USART6_UART_Init+0x4c>)
 800b8be:	2200      	movs	r2, #0
 800b8c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800b8c2:	4805      	ldr	r0, [pc, #20]	; (800b8d8 <MX_USART6_UART_Init+0x4c>)
 800b8c4:	f7fa fc4d 	bl	8006162 <HAL_UART_Init>
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d001      	beq.n	800b8d2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800b8ce:	f000 fa7c 	bl	800bdca <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800b8d2:	bf00      	nop
 800b8d4:	bd80      	pop	{r7, pc}
 800b8d6:	bf00      	nop
 800b8d8:	200035b4 	.word	0x200035b4
 800b8dc:	40011400 	.word	0x40011400

0800b8e0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	b082      	sub	sp, #8
 800b8e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	607b      	str	r3, [r7, #4]
 800b8ea:	4a37      	ldr	r2, [pc, #220]	; (800b9c8 <MX_DMA_Init+0xe8>)
 800b8ec:	4b36      	ldr	r3, [pc, #216]	; (800b9c8 <MX_DMA_Init+0xe8>)
 800b8ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b8f4:	6313      	str	r3, [r2, #48]	; 0x30
 800b8f6:	4b34      	ldr	r3, [pc, #208]	; (800b9c8 <MX_DMA_Init+0xe8>)
 800b8f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b8fe:	607b      	str	r3, [r7, #4]
 800b900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800b902:	2300      	movs	r3, #0
 800b904:	603b      	str	r3, [r7, #0]
 800b906:	4a30      	ldr	r2, [pc, #192]	; (800b9c8 <MX_DMA_Init+0xe8>)
 800b908:	4b2f      	ldr	r3, [pc, #188]	; (800b9c8 <MX_DMA_Init+0xe8>)
 800b90a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b90c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b910:	6313      	str	r3, [r2, #48]	; 0x30
 800b912:	4b2d      	ldr	r3, [pc, #180]	; (800b9c8 <MX_DMA_Init+0xe8>)
 800b914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b916:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b91a:	603b      	str	r3, [r7, #0]
 800b91c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800b91e:	2200      	movs	r2, #0
 800b920:	2100      	movs	r1, #0
 800b922:	200b      	movs	r0, #11
 800b924:	f7f5 ff8f 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800b928:	200b      	movs	r0, #11
 800b92a:	f7f5 ffa8 	bl	800187e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800b92e:	2200      	movs	r2, #0
 800b930:	2100      	movs	r1, #0
 800b932:	200e      	movs	r0, #14
 800b934:	f7f5 ff87 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800b938:	200e      	movs	r0, #14
 800b93a:	f7f5 ffa0 	bl	800187e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800b93e:	2200      	movs	r2, #0
 800b940:	2100      	movs	r1, #0
 800b942:	200f      	movs	r0, #15
 800b944:	f7f5 ff7f 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800b948:	200f      	movs	r0, #15
 800b94a:	f7f5 ff98 	bl	800187e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800b94e:	2200      	movs	r2, #0
 800b950:	2100      	movs	r1, #0
 800b952:	2010      	movs	r0, #16
 800b954:	f7f5 ff77 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800b958:	2010      	movs	r0, #16
 800b95a:	f7f5 ff90 	bl	800187e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800b95e:	2200      	movs	r2, #0
 800b960:	2100      	movs	r1, #0
 800b962:	2038      	movs	r0, #56	; 0x38
 800b964:	f7f5 ff6f 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800b968:	2038      	movs	r0, #56	; 0x38
 800b96a:	f7f5 ff88 	bl	800187e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800b96e:	2200      	movs	r2, #0
 800b970:	2100      	movs	r1, #0
 800b972:	2039      	movs	r0, #57	; 0x39
 800b974:	f7f5 ff67 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800b978:	2039      	movs	r0, #57	; 0x39
 800b97a:	f7f5 ff80 	bl	800187e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800b97e:	2200      	movs	r2, #0
 800b980:	2100      	movs	r1, #0
 800b982:	203a      	movs	r0, #58	; 0x3a
 800b984:	f7f5 ff5f 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800b988:	203a      	movs	r0, #58	; 0x3a
 800b98a:	f7f5 ff78 	bl	800187e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800b98e:	2200      	movs	r2, #0
 800b990:	2100      	movs	r1, #0
 800b992:	203b      	movs	r0, #59	; 0x3b
 800b994:	f7f5 ff57 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800b998:	203b      	movs	r0, #59	; 0x3b
 800b99a:	f7f5 ff70 	bl	800187e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800b99e:	2200      	movs	r2, #0
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	2045      	movs	r0, #69	; 0x45
 800b9a4:	f7f5 ff4f 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800b9a8:	2045      	movs	r0, #69	; 0x45
 800b9aa:	f7f5 ff68 	bl	800187e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	2100      	movs	r1, #0
 800b9b2:	2046      	movs	r0, #70	; 0x46
 800b9b4:	f7f5 ff47 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800b9b8:	2046      	movs	r0, #70	; 0x46
 800b9ba:	f7f5 ff60 	bl	800187e <HAL_NVIC_EnableIRQ>

}
 800b9be:	bf00      	nop
 800b9c0:	3708      	adds	r7, #8
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	bd80      	pop	{r7, pc}
 800b9c6:	bf00      	nop
 800b9c8:	40023800 	.word	0x40023800

0800b9cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b08a      	sub	sp, #40	; 0x28
 800b9d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b9d2:	f107 0314 	add.w	r3, r7, #20
 800b9d6:	2200      	movs	r2, #0
 800b9d8:	601a      	str	r2, [r3, #0]
 800b9da:	605a      	str	r2, [r3, #4]
 800b9dc:	609a      	str	r2, [r3, #8]
 800b9de:	60da      	str	r2, [r3, #12]
 800b9e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	613b      	str	r3, [r7, #16]
 800b9e6:	4a8f      	ldr	r2, [pc, #572]	; (800bc24 <MX_GPIO_Init+0x258>)
 800b9e8:	4b8e      	ldr	r3, [pc, #568]	; (800bc24 <MX_GPIO_Init+0x258>)
 800b9ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9ec:	f043 0304 	orr.w	r3, r3, #4
 800b9f0:	6313      	str	r3, [r2, #48]	; 0x30
 800b9f2:	4b8c      	ldr	r3, [pc, #560]	; (800bc24 <MX_GPIO_Init+0x258>)
 800b9f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9f6:	f003 0304 	and.w	r3, r3, #4
 800b9fa:	613b      	str	r3, [r7, #16]
 800b9fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800b9fe:	2300      	movs	r3, #0
 800ba00:	60fb      	str	r3, [r7, #12]
 800ba02:	4a88      	ldr	r2, [pc, #544]	; (800bc24 <MX_GPIO_Init+0x258>)
 800ba04:	4b87      	ldr	r3, [pc, #540]	; (800bc24 <MX_GPIO_Init+0x258>)
 800ba06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba0c:	6313      	str	r3, [r2, #48]	; 0x30
 800ba0e:	4b85      	ldr	r3, [pc, #532]	; (800bc24 <MX_GPIO_Init+0x258>)
 800ba10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba16:	60fb      	str	r3, [r7, #12]
 800ba18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	60bb      	str	r3, [r7, #8]
 800ba1e:	4a81      	ldr	r2, [pc, #516]	; (800bc24 <MX_GPIO_Init+0x258>)
 800ba20:	4b80      	ldr	r3, [pc, #512]	; (800bc24 <MX_GPIO_Init+0x258>)
 800ba22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba24:	f043 0301 	orr.w	r3, r3, #1
 800ba28:	6313      	str	r3, [r2, #48]	; 0x30
 800ba2a:	4b7e      	ldr	r3, [pc, #504]	; (800bc24 <MX_GPIO_Init+0x258>)
 800ba2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba2e:	f003 0301 	and.w	r3, r3, #1
 800ba32:	60bb      	str	r3, [r7, #8]
 800ba34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ba36:	2300      	movs	r3, #0
 800ba38:	607b      	str	r3, [r7, #4]
 800ba3a:	4a7a      	ldr	r2, [pc, #488]	; (800bc24 <MX_GPIO_Init+0x258>)
 800ba3c:	4b79      	ldr	r3, [pc, #484]	; (800bc24 <MX_GPIO_Init+0x258>)
 800ba3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba40:	f043 0302 	orr.w	r3, r3, #2
 800ba44:	6313      	str	r3, [r2, #48]	; 0x30
 800ba46:	4b77      	ldr	r3, [pc, #476]	; (800bc24 <MX_GPIO_Init+0x258>)
 800ba48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba4a:	f003 0302 	and.w	r3, r3, #2
 800ba4e:	607b      	str	r3, [r7, #4]
 800ba50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800ba52:	2300      	movs	r3, #0
 800ba54:	603b      	str	r3, [r7, #0]
 800ba56:	4a73      	ldr	r2, [pc, #460]	; (800bc24 <MX_GPIO_Init+0x258>)
 800ba58:	4b72      	ldr	r3, [pc, #456]	; (800bc24 <MX_GPIO_Init+0x258>)
 800ba5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba5c:	f043 0308 	orr.w	r3, r3, #8
 800ba60:	6313      	str	r3, [r2, #48]	; 0x30
 800ba62:	4b70      	ldr	r3, [pc, #448]	; (800bc24 <MX_GPIO_Init+0x258>)
 800ba64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba66:	f003 0308 	and.w	r3, r3, #8
 800ba6a:	603b      	str	r3, [r7, #0]
 800ba6c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, GPIO_PIN_SET);
 800ba6e:	2201      	movs	r2, #1
 800ba70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ba74:	486c      	ldr	r0, [pc, #432]	; (800bc28 <MX_GPIO_Init+0x25c>)
 800ba76:	f7f6 fc55 	bl	8002324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|UMBIL3_Pin, GPIO_PIN_RESET);
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	212c      	movs	r1, #44	; 0x2c
 800ba7e:	486a      	ldr	r0, [pc, #424]	; (800bc28 <MX_GPIO_Init+0x25c>)
 800ba80:	f7f6 fc50 	bl	8002324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TELEM_Pin|SPEED_TEST_Pin, GPIO_PIN_RESET);
 800ba84:	2200      	movs	r2, #0
 800ba86:	2184      	movs	r1, #132	; 0x84
 800ba88:	4868      	ldr	r0, [pc, #416]	; (800bc2c <MX_GPIO_Init+0x260>)
 800ba8a:	f7f6 fc4b 	bl	8002324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 800ba8e:	2201      	movs	r2, #1
 800ba90:	f44f 411e 	mov.w	r1, #40448	; 0x9e00
 800ba94:	4865      	ldr	r0, [pc, #404]	; (800bc2c <MX_GPIO_Init+0x260>)
 800ba96:	f7f6 fc45 	bl	8002324 <HAL_GPIO_WritePin>
                          |NSS_IMU3_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EJEC_STM_GPIO_Port, EJEC_STM_Pin, GPIO_PIN_RESET);
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800baa0:	4863      	ldr	r0, [pc, #396]	; (800bc30 <MX_GPIO_Init+0x264>)
 800baa2:	f7f6 fc3f 	bl	8002324 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_BMP3_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = NSS_BMP3_Pin|LED1_Pin|LED2_Pin;
 800baa6:	f242 030c 	movw	r3, #8204	; 0x200c
 800baaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800baac:	2301      	movs	r3, #1
 800baae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bab0:	2300      	movs	r3, #0
 800bab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bab4:	2300      	movs	r3, #0
 800bab6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bab8:	f107 0314 	add.w	r3, r7, #20
 800babc:	4619      	mov	r1, r3
 800babe:	485a      	ldr	r0, [pc, #360]	; (800bc28 <MX_GPIO_Init+0x25c>)
 800bac0:	f7f6 fa9e 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800bac4:	2303      	movs	r3, #3
 800bac6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bac8:	2303      	movs	r3, #3
 800baca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bacc:	2300      	movs	r3, #0
 800bace:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bad0:	f107 0314 	add.w	r3, r7, #20
 800bad4:	4619      	mov	r1, r3
 800bad6:	4854      	ldr	r0, [pc, #336]	; (800bc28 <MX_GPIO_Init+0x25c>)
 800bad8:	f7f6 fa92 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA3 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 800badc:	2369      	movs	r3, #105	; 0x69
 800bade:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bae0:	2303      	movs	r3, #3
 800bae2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bae4:	2300      	movs	r3, #0
 800bae6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bae8:	f107 0314 	add.w	r3, r7, #20
 800baec:	4619      	mov	r1, r3
 800baee:	484f      	ldr	r0, [pc, #316]	; (800bc2c <MX_GPIO_Init+0x260>)
 800baf0:	f7f6 fa86 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : LIFTOFF_UMB_Pin */
  GPIO_InitStruct.Pin = LIFTOFF_UMB_Pin;
 800baf4:	2302      	movs	r3, #2
 800baf6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800baf8:	4b4e      	ldr	r3, [pc, #312]	; (800bc34 <MX_GPIO_Init+0x268>)
 800bafa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bafc:	2300      	movs	r3, #0
 800bafe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LIFTOFF_UMB_GPIO_Port, &GPIO_InitStruct);
 800bb00:	f107 0314 	add.w	r3, r7, #20
 800bb04:	4619      	mov	r1, r3
 800bb06:	4849      	ldr	r0, [pc, #292]	; (800bc2c <MX_GPIO_Init+0x260>)
 800bb08:	f7f6 fa7a 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : TELEM_Pin SPEED_TEST_Pin */
  GPIO_InitStruct.Pin = TELEM_Pin|SPEED_TEST_Pin;
 800bb0c:	2384      	movs	r3, #132	; 0x84
 800bb0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bb10:	2301      	movs	r3, #1
 800bb12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb14:	2300      	movs	r3, #0
 800bb16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bb18:	2300      	movs	r3, #0
 800bb1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bb1c:	f107 0314 	add.w	r3, r7, #20
 800bb20:	4619      	mov	r1, r3
 800bb22:	4842      	ldr	r0, [pc, #264]	; (800bc2c <MX_GPIO_Init+0x260>)
 800bb24:	f7f6 fa6c 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_TELEM_UMBIL1_Pin */
  GPIO_InitStruct.Pin = EN_TELEM_UMBIL1_Pin;
 800bb28:	2310      	movs	r3, #16
 800bb2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800bb30:	2301      	movs	r3, #1
 800bb32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EN_TELEM_UMBIL1_GPIO_Port, &GPIO_InitStruct);
 800bb34:	f107 0314 	add.w	r3, r7, #20
 800bb38:	4619      	mov	r1, r3
 800bb3a:	483c      	ldr	r0, [pc, #240]	; (800bc2c <MX_GPIO_Init+0x260>)
 800bb3c:	f7f6 fa60 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : CALIB_UMBIL2_Pin */
  GPIO_InitStruct.Pin = CALIB_UMBIL2_Pin;
 800bb40:	2310      	movs	r3, #16
 800bb42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bb44:	2300      	movs	r3, #0
 800bb46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800bb48:	2302      	movs	r3, #2
 800bb4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CALIB_UMBIL2_GPIO_Port, &GPIO_InitStruct);
 800bb4c:	f107 0314 	add.w	r3, r7, #20
 800bb50:	4619      	mov	r1, r3
 800bb52:	4835      	ldr	r0, [pc, #212]	; (800bc28 <MX_GPIO_Init+0x25c>)
 800bb54:	f7f6 fa54 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : UMBIL3_Pin */
  GPIO_InitStruct.Pin = UMBIL3_Pin;
 800bb58:	2320      	movs	r3, #32
 800bb5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb60:	2300      	movs	r3, #0
 800bb62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800bb64:	2302      	movs	r3, #2
 800bb66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UMBIL3_GPIO_Port, &GPIO_InitStruct);
 800bb68:	f107 0314 	add.w	r3, r7, #20
 800bb6c:	4619      	mov	r1, r3
 800bb6e:	482e      	ldr	r0, [pc, #184]	; (800bc28 <MX_GPIO_Init+0x25c>)
 800bb70:	f7f6 fa46 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT2_Pin */
  GPIO_InitStruct.Pin = BOOT2_Pin;
 800bb74:	2304      	movs	r3, #4
 800bb76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bb78:	2300      	movs	r3, #0
 800bb7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT2_GPIO_Port, &GPIO_InitStruct);
 800bb80:	f107 0314 	add.w	r3, r7, #20
 800bb84:	4619      	mov	r1, r3
 800bb86:	482a      	ldr	r0, [pc, #168]	; (800bc30 <MX_GPIO_Init+0x264>)
 800bb88:	f7f6 fa3a 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_9;
 800bb8c:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
 800bb90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bb92:	2303      	movs	r3, #3
 800bb94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb96:	2300      	movs	r3, #0
 800bb98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bb9a:	f107 0314 	add.w	r3, r7, #20
 800bb9e:	4619      	mov	r1, r3
 800bba0:	4823      	ldr	r0, [pc, #140]	; (800bc30 <MX_GPIO_Init+0x264>)
 800bba2:	f7f6 fa2d 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_IMU3_Pin */
  GPIO_InitStruct.Pin = INT_IMU3_Pin;
 800bba6:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bbaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800bbac:	4b22      	ldr	r3, [pc, #136]	; (800bc38 <MX_GPIO_Init+0x26c>)
 800bbae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_IMU3_GPIO_Port, &GPIO_InitStruct);
 800bbb4:	f107 0314 	add.w	r3, r7, #20
 800bbb8:	4619      	mov	r1, r3
 800bbba:	481c      	ldr	r0, [pc, #112]	; (800bc2c <MX_GPIO_Init+0x260>)
 800bbbc:	f7f6 fa20 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_BMP2_Pin NSS_MAG_Pin NSS_IMU2_Pin NSS_GPS_Pin 
                           NSS_IMU3_Pin */
  GPIO_InitStruct.Pin = NSS_BMP2_Pin|NSS_MAG_Pin|NSS_IMU2_Pin|NSS_GPS_Pin 
 800bbc0:	f44f 431e 	mov.w	r3, #40448	; 0x9e00
 800bbc4:	617b      	str	r3, [r7, #20]
                          |NSS_IMU3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bbc6:	2301      	movs	r3, #1
 800bbc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bbca:	2300      	movs	r3, #0
 800bbcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800bbce:	2302      	movs	r3, #2
 800bbd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bbd2:	f107 0314 	add.w	r3, r7, #20
 800bbd6:	4619      	mov	r1, r3
 800bbd8:	4814      	ldr	r0, [pc, #80]	; (800bc2c <MX_GPIO_Init+0x260>)
 800bbda:	f7f6 fa11 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : EJEC_STM_Pin */
  GPIO_InitStruct.Pin = EJEC_STM_Pin;
 800bbde:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bbe2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bbe8:	2300      	movs	r3, #0
 800bbea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bbec:	2300      	movs	r3, #0
 800bbee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EJEC_STM_GPIO_Port, &GPIO_InitStruct);
 800bbf0:	f107 0314 	add.w	r3, r7, #20
 800bbf4:	4619      	mov	r1, r3
 800bbf6:	480e      	ldr	r0, [pc, #56]	; (800bc30 <MX_GPIO_Init+0x264>)
 800bbf8:	f7f6 fa02 	bl	8002000 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	2100      	movs	r1, #0
 800bc00:	2007      	movs	r0, #7
 800bc02:	f7f5 fe20 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800bc06:	2007      	movs	r0, #7
 800bc08:	f7f5 fe39 	bl	800187e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	2100      	movs	r1, #0
 800bc10:	2017      	movs	r0, #23
 800bc12:	f7f5 fe18 	bl	8001846 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800bc16:	2017      	movs	r0, #23
 800bc18:	f7f5 fe31 	bl	800187e <HAL_NVIC_EnableIRQ>

}
 800bc1c:	bf00      	nop
 800bc1e:	3728      	adds	r7, #40	; 0x28
 800bc20:	46bd      	mov	sp, r7
 800bc22:	bd80      	pop	{r7, pc}
 800bc24:	40023800 	.word	0x40023800
 800bc28:	40020800 	.word	0x40020800
 800bc2c:	40020000 	.word	0x40020000
 800bc30:	40020400 	.word	0x40020400
 800bc34:	10210000 	.word	0x10210000
 800bc38:	10110000 	.word	0x10110000

0800bc3c <SD_cardMountInit>:

/* USER CODE BEGIN 4 */

void SD_cardMountInit(FATFS* fs, FIL* f){
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b086      	sub	sp, #24
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
 800bc44:	6039      	str	r1, [r7, #0]
	FRESULT r;
	if((r=f_mount(fs,SDPath,1)) == FR_OK){
 800bc46:	2201      	movs	r2, #1
 800bc48:	4912      	ldr	r1, [pc, #72]	; (800bc94 <SD_cardMountInit+0x58>)
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f7fc fff8 	bl	8008c40 <f_mount>
 800bc50:	4603      	mov	r3, r0
 800bc52:	75fb      	strb	r3, [r7, #23]
 800bc54:	7dfb      	ldrb	r3, [r7, #23]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d10e      	bne.n	800bc78 <SD_cardMountInit+0x3c>
		uint8_t path[] = "data.txt\0";
 800bc5a:	4a0f      	ldr	r2, [pc, #60]	; (800bc98 <SD_cardMountInit+0x5c>)
 800bc5c:	f107 030c 	add.w	r3, r7, #12
 800bc60:	ca07      	ldmia	r2, {r0, r1, r2}
 800bc62:	c303      	stmia	r3!, {r0, r1}
 800bc64:	801a      	strh	r2, [r3, #0]
		r = f_open(f, (char*)path, FA_WRITE |FA_OPEN_APPEND);
 800bc66:	f107 030c 	add.w	r3, r7, #12
 800bc6a:	2232      	movs	r2, #50	; 0x32
 800bc6c:	4619      	mov	r1, r3
 800bc6e:	6838      	ldr	r0, [r7, #0]
 800bc70:	f7fd f82c 	bl	8008ccc <f_open>
 800bc74:	4603      	mov	r3, r0
 800bc76:	75fb      	strb	r3, [r7, #23]
	}
	if(r != FR_OK){err_msg |= ERR_INIT_SD_CARD};
 800bc78:	7dfb      	ldrb	r3, [r7, #23]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d005      	beq.n	800bc8a <SD_cardMountInit+0x4e>
 800bc7e:	4b07      	ldr	r3, [pc, #28]	; (800bc9c <SD_cardMountInit+0x60>)
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc86:	4a05      	ldr	r2, [pc, #20]	; (800bc9c <SD_cardMountInit+0x60>)
 800bc88:	6013      	str	r3, [r2, #0]
}
 800bc8a:	bf00      	nop
 800bc8c:	3718      	adds	r7, #24
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}
 800bc92:	bf00      	nop
 800bc94:	2000101c 	.word	0x2000101c
 800bc98:	0800f7b8 	.word	0x0800f7b8
 800bc9c:	200005d8 	.word	0x200005d8

0800bca0 <sensorsInitialization>:


// Initialization of the sensors, report error if any
unsigned int sensorsInitialization(param *Bmp2, param *Bmp3){
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b084      	sub	sp, #16
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	6078      	str	r0, [r7, #4]
 800bca8:	6039      	str	r1, [r7, #0]
	unsigned int err = 0;
 800bcaa:	2300      	movs	r3, #0
 800bcac:	60fb      	str	r3, [r7, #12]
	//if(initIMU_fast(NSS_IMU3_GPIO_Port, NSS_IMU3_Pin, &hspi3) != 1){err |= ERR_INIT_IMU3;}
	if(initIMU_slow(NSS_IMU2_GPIO_Port, NSS_IMU2_Pin, &hspi2) != 1){err |= ERR_INIT_IMU2;}
 800bcae:	4a23      	ldr	r2, [pc, #140]	; (800bd3c <sensorsInitialization+0x9c>)
 800bcb0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800bcb4:	4822      	ldr	r0, [pc, #136]	; (800bd40 <sensorsInitialization+0xa0>)
 800bcb6:	f7fd fe11 	bl	80098dc <initIMU_slow>
 800bcba:	4603      	mov	r3, r0
 800bcbc:	2b01      	cmp	r3, #1
 800bcbe:	d003      	beq.n	800bcc8 <sensorsInitialization+0x28>
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	f043 0301 	orr.w	r3, r3, #1
 800bcc6:	60fb      	str	r3, [r7, #12]
	if(initBMP(		NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2) != 1){err |= ERR_INIT_BMP2;}
 800bcc8:	4a1c      	ldr	r2, [pc, #112]	; (800bd3c <sensorsInitialization+0x9c>)
 800bcca:	f44f 7100 	mov.w	r1, #512	; 0x200
 800bcce:	481c      	ldr	r0, [pc, #112]	; (800bd40 <sensorsInitialization+0xa0>)
 800bcd0:	f7fd fb54 	bl	800937c <initBMP>
 800bcd4:	4603      	mov	r3, r0
 800bcd6:	2b01      	cmp	r3, #1
 800bcd8:	d003      	beq.n	800bce2 <sensorsInitialization+0x42>
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	f043 0304 	orr.w	r3, r3, #4
 800bce0:	60fb      	str	r3, [r7, #12]
	if(initBMP(		NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3) != 1){err |= ERR_INIT_BMP3;}
 800bce2:	4a18      	ldr	r2, [pc, #96]	; (800bd44 <sensorsInitialization+0xa4>)
 800bce4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800bce8:	4817      	ldr	r0, [pc, #92]	; (800bd48 <sensorsInitialization+0xa8>)
 800bcea:	f7fd fb47 	bl	800937c <initBMP>
 800bcee:	4603      	mov	r3, r0
 800bcf0:	2b01      	cmp	r3, #1
 800bcf2:	d003      	beq.n	800bcfc <sensorsInitialization+0x5c>
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	f043 0308 	orr.w	r3, r3, #8
 800bcfa:	60fb      	str	r3, [r7, #12]
	if(initMAG(		NSS_MAG_GPIO_Port , NSS_MAG_Pin , &hspi2) != 1){err |= ERR_INIT_MAG;}
 800bcfc:	4a0f      	ldr	r2, [pc, #60]	; (800bd3c <sensorsInitialization+0x9c>)
 800bcfe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bd02:	480f      	ldr	r0, [pc, #60]	; (800bd40 <sensorsInitialization+0xa0>)
 800bd04:	f7fe f81c 	bl	8009d40 <initMAG>
 800bd08:	4603      	mov	r3, r0
 800bd0a:	2b01      	cmp	r3, #1
 800bd0c:	d003      	beq.n	800bd16 <sensorsInitialization+0x76>
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	f043 0310 	orr.w	r3, r3, #16
 800bd14:	60fb      	str	r3, [r7, #12]

	readParamBmp(Bmp2, NSS_BMP2_GPIO_Port, NSS_BMP2_Pin, &hspi2);
 800bd16:	4b09      	ldr	r3, [pc, #36]	; (800bd3c <sensorsInitialization+0x9c>)
 800bd18:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bd1c:	4908      	ldr	r1, [pc, #32]	; (800bd40 <sensorsInitialization+0xa0>)
 800bd1e:	6878      	ldr	r0, [r7, #4]
 800bd20:	f7fd faa8 	bl	8009274 <readParamBmp>
	readParamBmp(Bmp3, NSS_BMP3_GPIO_Port, NSS_BMP3_Pin, &hspi3);
 800bd24:	4b07      	ldr	r3, [pc, #28]	; (800bd44 <sensorsInitialization+0xa4>)
 800bd26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800bd2a:	4907      	ldr	r1, [pc, #28]	; (800bd48 <sensorsInitialization+0xa8>)
 800bd2c:	6838      	ldr	r0, [r7, #0]
 800bd2e:	f7fd faa1 	bl	8009274 <readParamBmp>

	return err;
 800bd32:	68fb      	ldr	r3, [r7, #12]
}
 800bd34:	4618      	mov	r0, r3
 800bd36:	3710      	adds	r7, #16
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	bd80      	pop	{r7, pc}
 800bd3c:	20003144 	.word	0x20003144
 800bd40:	40020000 	.word	0x40020000
 800bd44:	200032f0 	.word	0x200032f0
 800bd48:	40020800 	.word	0x40020800

0800bd4c <convertSensors>:
	readMAG((uint8_t*) Array->MAG, NSS_MAG_GPIO_Port, NSS_MAG_Pin, &hspi2);
	readPITOT((uint8_t*) Array->PITOT, &hi2c1);
}
*/

void convertSensors(ArrayConv *ArrayConverted, ArrayRaw *ArrayToConvert){
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b084      	sub	sp, #16
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	6078      	str	r0, [r7, #4]
 800bd54:	6039      	str	r1, [r7, #0]
	uint32_t cycleIMU3 = 10; //10
 800bd56:	230a      	movs	r3, #10
 800bd58:	60fb      	str	r3, [r7, #12]
	uint32_t cycleIMU2 = 4; //4
 800bd5a:	2304      	movs	r3, #4
 800bd5c:	60bb      	str	r3, [r7, #8]

	convIMU((uint8_t*) ArrayToConvert->IMU2, (float*) ArrayConverted->IMU2, cycleIMU2);
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	f103 0010 	add.w	r0, r3, #16
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800bd6a:	68ba      	ldr	r2, [r7, #8]
 800bd6c:	4619      	mov	r1, r3
 800bd6e:	f7fd fe73 	bl	8009a58 <convIMU>
	//convIMU((uint8_t*) ArrayToConvert->IMU3, (float*) ArrayConverted->IMU3, cycleIMU3);
	convBMP((int32_t*) ArrayToConvert->BMP2, (float*) ArrayConverted->BMP2);
 800bd72:	683b      	ldr	r3, [r7, #0]
 800bd74:	f103 0248 	add.w	r2, r3, #72	; 0x48
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 800bd7e:	4619      	mov	r1, r3
 800bd80:	4610      	mov	r0, r2
 800bd82:	f7fd fd75 	bl	8009870 <convBMP>
	convBMP((int32_t*) ArrayToConvert->BMP3, (float*) ArrayConverted->BMP3);
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800bd92:	4619      	mov	r1, r3
 800bd94:	4610      	mov	r0, r2
 800bd96:	f7fd fd6b 	bl	8009870 <convBMP>
	convMAG((uint8_t*) ArrayToConvert->MAG , (float*) ArrayConverted->MAG );
 800bd9a:	683b      	ldr	r3, [r7, #0]
 800bd9c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800bda6:	4619      	mov	r1, r3
 800bda8:	4610      	mov	r0, r2
 800bdaa:	f7fe f835 	bl	8009e18 <convMAG>
	convSpeedPITOT((uint8_t*) &ArrayToConvert->PITOT, (float*) &ArrayConverted->PITOT);
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	f103 025e 	add.w	r2, r3, #94	; 0x5e
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800bdba:	4619      	mov	r1, r3
 800bdbc:	4610      	mov	r0, r2
 800bdbe:	f7fe f88f 	bl	8009ee0 <convSpeedPITOT>
}
 800bdc2:	bf00      	nop
 800bdc4:	3710      	adds	r7, #16
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	bd80      	pop	{r7, pc}

0800bdca <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800bdca:	b480      	push	{r7}
 800bdcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800bdce:	bf00      	nop
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd6:	4770      	bx	lr

0800bdd8 <write8>:

#include "readWrite.h"

//Fct to write (SPI) a byte and test if the writing has been successful
uint32_t write8(uint8_t registerAdress, uint8_t command, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b088      	sub	sp, #32
 800bddc:	af02      	add	r7, sp, #8
 800bdde:	603a      	str	r2, [r7, #0]
 800bde0:	461a      	mov	r2, r3
 800bde2:	4603      	mov	r3, r0
 800bde4:	71fb      	strb	r3, [r7, #7]
 800bde6:	460b      	mov	r3, r1
 800bde8:	71bb      	strb	r3, [r7, #6]
 800bdea:	4613      	mov	r3, r2
 800bdec:	80bb      	strh	r3, [r7, #4]
	uint16_t Size = 2;
 800bdee:	2302      	movs	r3, #2
 800bdf0:	827b      	strh	r3, [r7, #18]
	uint8_t dataWrite[2] = {0};
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	823b      	strh	r3, [r7, #16]
	dataWrite[0] = registerAdress;
 800bdf6:	79fb      	ldrb	r3, [r7, #7]
 800bdf8:	743b      	strb	r3, [r7, #16]
	dataWrite[1] = command;
 800bdfa:	79bb      	ldrb	r3, [r7, #6]
 800bdfc:	747b      	strb	r3, [r7, #17]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800bdfe:	88bb      	ldrh	r3, [r7, #4]
 800be00:	2200      	movs	r2, #0
 800be02:	4619      	mov	r1, r3
 800be04:	6838      	ldr	r0, [r7, #0]
 800be06:	f7f6 fa8d 	bl	8002324 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspiN, (uint8_t*) &dataWrite, Size, 10);
 800be0a:	8a7a      	ldrh	r2, [r7, #18]
 800be0c:	f107 0110 	add.w	r1, r7, #16
 800be10:	230a      	movs	r3, #10
 800be12:	6a38      	ldr	r0, [r7, #32]
 800be14:	f7f9 fa37 	bl	8005286 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800be18:	88bb      	ldrh	r3, [r7, #4]
 800be1a:	2201      	movs	r2, #1
 800be1c:	4619      	mov	r1, r3
 800be1e:	6838      	ldr	r0, [r7, #0]
 800be20:	f7f6 fa80 	bl	8002324 <HAL_GPIO_WritePin>

//	TESTING IF WRITING WAS SUCCESSFUL
	uint32_t test = 0;
 800be24:	2300      	movs	r3, #0
 800be26:	617b      	str	r3, [r7, #20]
	uint8_t dataRead = 0;
 800be28:	2300      	movs	r3, #0
 800be2a:	73fb      	strb	r3, [r7, #15]
	read8(registerAdress, &dataRead, GPIO_Port, Pin, hspiN);
 800be2c:	88ba      	ldrh	r2, [r7, #4]
 800be2e:	f107 010f 	add.w	r1, r7, #15
 800be32:	79f8      	ldrb	r0, [r7, #7]
 800be34:	6a3b      	ldr	r3, [r7, #32]
 800be36:	9300      	str	r3, [sp, #0]
 800be38:	4613      	mov	r3, r2
 800be3a:	683a      	ldr	r2, [r7, #0]
 800be3c:	f000 f80b 	bl	800be56 <read8>
	if(dataRead == command){test=1;}
 800be40:	7bfb      	ldrb	r3, [r7, #15]
 800be42:	79ba      	ldrb	r2, [r7, #6]
 800be44:	429a      	cmp	r2, r3
 800be46:	d101      	bne.n	800be4c <write8+0x74>
 800be48:	2301      	movs	r3, #1
 800be4a:	617b      	str	r3, [r7, #20]
	return test;
 800be4c:	697b      	ldr	r3, [r7, #20]
}
 800be4e:	4618      	mov	r0, r3
 800be50:	3718      	adds	r7, #24
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}

0800be56 <read8>:

//Fct to read a byte at the corresponding register address (SPI)
void read8(uint8_t registerAdress, uint8_t *data, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800be56:	b580      	push	{r7, lr}
 800be58:	b086      	sub	sp, #24
 800be5a:	af00      	add	r7, sp, #0
 800be5c:	60b9      	str	r1, [r7, #8]
 800be5e:	607a      	str	r2, [r7, #4]
 800be60:	461a      	mov	r2, r3
 800be62:	4603      	mov	r3, r0
 800be64:	73fb      	strb	r3, [r7, #15]
 800be66:	4613      	mov	r3, r2
 800be68:	81bb      	strh	r3, [r7, #12]
	uint16_t Size = 2;
 800be6a:	2302      	movs	r3, #2
 800be6c:	82fb      	strh	r3, [r7, #22]
	uint8_t dataRead[2] = {0};
 800be6e:	2300      	movs	r3, #0
 800be70:	82bb      	strh	r3, [r7, #20]
	dataRead[0] = registerAdress | 0x80; //for a read command MSB should be 1
 800be72:	7bfb      	ldrb	r3, [r7, #15]
 800be74:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800be78:	b2db      	uxtb	r3, r3
 800be7a:	753b      	strb	r3, [r7, #20]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800be7c:	89bb      	ldrh	r3, [r7, #12]
 800be7e:	2200      	movs	r2, #0
 800be80:	4619      	mov	r1, r3
 800be82:	6878      	ldr	r0, [r7, #4]
 800be84:	f7f6 fa4e 	bl	8002324 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(hspiN, (uint8_t*) &dataRead, Size, 10);
 800be88:	8afa      	ldrh	r2, [r7, #22]
 800be8a:	f107 0114 	add.w	r1, r7, #20
 800be8e:	230a      	movs	r3, #10
 800be90:	6a38      	ldr	r0, [r7, #32]
 800be92:	f7f9 fb2a 	bl	80054ea <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800be96:	89bb      	ldrh	r3, [r7, #12]
 800be98:	2201      	movs	r2, #1
 800be9a:	4619      	mov	r1, r3
 800be9c:	6878      	ldr	r0, [r7, #4]
 800be9e:	f7f6 fa41 	bl	8002324 <HAL_GPIO_WritePin>
	*data = dataRead[1];
 800bea2:	7d7a      	ldrb	r2, [r7, #21]
 800bea4:	68bb      	ldr	r3, [r7, #8]
 800bea6:	701a      	strb	r2, [r3, #0]
}
 800bea8:	bf00      	nop
 800beaa:	3718      	adds	r7, #24
 800beac:	46bd      	mov	sp, r7
 800beae:	bd80      	pop	{r7, pc}

0800beb0 <readN>:

//Fct to read 2*Number bytes and put them in N uint16_t form (SPI)
void readN(uint8_t registerAdress, uint8_t *data, uint16_t number, GPIO_TypeDef *GPIO_Port, uint16_t Pin, SPI_HandleTypeDef *hspiN)
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b086      	sub	sp, #24
 800beb4:	af02      	add	r7, sp, #8
 800beb6:	60b9      	str	r1, [r7, #8]
 800beb8:	607b      	str	r3, [r7, #4]
 800beba:	4603      	mov	r3, r0
 800bebc:	73fb      	strb	r3, [r7, #15]
 800bebe:	4613      	mov	r3, r2
 800bec0:	81bb      	strh	r3, [r7, #12]
	data[0] = registerAdress | 0x80;
 800bec2:	7bfb      	ldrb	r3, [r7, #15]
 800bec4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800bec8:	b2da      	uxtb	r2, r3
 800beca:	68bb      	ldr	r3, [r7, #8]
 800becc:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_RESET);
 800bece:	8b3b      	ldrh	r3, [r7, #24]
 800bed0:	2200      	movs	r2, #0
 800bed2:	4619      	mov	r1, r3
 800bed4:	6878      	ldr	r0, [r7, #4]
 800bed6:	f7f6 fa25 	bl	8002324 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) data, (uint8_t*) data, 1, 1);
 800beda:	2301      	movs	r3, #1
 800bedc:	9300      	str	r3, [sp, #0]
 800bede:	2301      	movs	r3, #1
 800bee0:	68ba      	ldr	r2, [r7, #8]
 800bee2:	68b9      	ldr	r1, [r7, #8]
 800bee4:	69f8      	ldr	r0, [r7, #28]
 800bee6:	f7f9 fc06 	bl	80056f6 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(hspiN, (uint8_t*) data, (uint8_t*) data, number, 2);
 800beea:	89ba      	ldrh	r2, [r7, #12]
 800beec:	2302      	movs	r3, #2
 800beee:	9300      	str	r3, [sp, #0]
 800bef0:	4613      	mov	r3, r2
 800bef2:	68ba      	ldr	r2, [r7, #8]
 800bef4:	68b9      	ldr	r1, [r7, #8]
 800bef6:	69f8      	ldr	r0, [r7, #28]
 800bef8:	f7f9 fbfd 	bl	80056f6 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIO_Port, Pin, GPIO_PIN_SET);
 800befc:	8b3b      	ldrh	r3, [r7, #24]
 800befe:	2201      	movs	r2, #1
 800bf00:	4619      	mov	r1, r3
 800bf02:	6878      	ldr	r0, [r7, #4]
 800bf04:	f7f6 fa0e 	bl	8002324 <HAL_GPIO_WritePin>
}
 800bf08:	bf00      	nop
 800bf0a:	3710      	adds	r7, #16
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}

0800bf10 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	b084      	sub	sp, #16
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800bf18:	f7f5 f8f8 	bl	800110c <HAL_GetTick>
 800bf1c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800bf1e:	e006      	b.n	800bf2e <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800bf20:	f7fe fe5e 	bl	800abe0 <BSP_SD_GetCardState>
 800bf24:	4603      	mov	r3, r0
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d101      	bne.n	800bf2e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	e009      	b.n	800bf42 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800bf2e:	f7f5 f8ed 	bl	800110c <HAL_GetTick>
 800bf32:	4602      	mov	r2, r0
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	1ad2      	subs	r2, r2, r3
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	429a      	cmp	r2, r3
 800bf3c:	d3f0      	bcc.n	800bf20 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800bf3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bf42:	4618      	mov	r0, r3
 800bf44:	3710      	adds	r7, #16
 800bf46:	46bd      	mov	sp, r7
 800bf48:	bd80      	pop	{r7, pc}
	...

0800bf4c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b082      	sub	sp, #8
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	4603      	mov	r3, r0
 800bf54:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800bf56:	4b0b      	ldr	r3, [pc, #44]	; (800bf84 <SD_CheckStatus+0x38>)
 800bf58:	2201      	movs	r2, #1
 800bf5a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800bf5c:	f7fe fe40 	bl	800abe0 <BSP_SD_GetCardState>
 800bf60:	4603      	mov	r3, r0
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d107      	bne.n	800bf76 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800bf66:	4b07      	ldr	r3, [pc, #28]	; (800bf84 <SD_CheckStatus+0x38>)
 800bf68:	781b      	ldrb	r3, [r3, #0]
 800bf6a:	b2db      	uxtb	r3, r3
 800bf6c:	f023 0301 	bic.w	r3, r3, #1
 800bf70:	b2da      	uxtb	r2, r3
 800bf72:	4b04      	ldr	r3, [pc, #16]	; (800bf84 <SD_CheckStatus+0x38>)
 800bf74:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800bf76:	4b03      	ldr	r3, [pc, #12]	; (800bf84 <SD_CheckStatus+0x38>)
 800bf78:	781b      	ldrb	r3, [r3, #0]
 800bf7a:	b2db      	uxtb	r3, r3
}
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	3708      	adds	r7, #8
 800bf80:	46bd      	mov	sp, r7
 800bf82:	bd80      	pop	{r7, pc}
 800bf84:	20000018 	.word	0x20000018

0800bf88 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b082      	sub	sp, #8
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	4603      	mov	r3, r0
 800bf90:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800bf92:	f7fe fdcb 	bl	800ab2c <BSP_SD_Init>
 800bf96:	4603      	mov	r3, r0
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d107      	bne.n	800bfac <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800bf9c:	79fb      	ldrb	r3, [r7, #7]
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	f7ff ffd4 	bl	800bf4c <SD_CheckStatus>
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	461a      	mov	r2, r3
 800bfa8:	4b04      	ldr	r3, [pc, #16]	; (800bfbc <SD_initialize+0x34>)
 800bfaa:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 800bfac:	4b03      	ldr	r3, [pc, #12]	; (800bfbc <SD_initialize+0x34>)
 800bfae:	781b      	ldrb	r3, [r3, #0]
 800bfb0:	b2db      	uxtb	r3, r3
}
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	3708      	adds	r7, #8
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}
 800bfba:	bf00      	nop
 800bfbc:	20000018 	.word	0x20000018

0800bfc0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b082      	sub	sp, #8
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800bfca:	79fb      	ldrb	r3, [r7, #7]
 800bfcc:	4618      	mov	r0, r3
 800bfce:	f7ff ffbd 	bl	800bf4c <SD_CheckStatus>
 800bfd2:	4603      	mov	r3, r0
}
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	3708      	adds	r7, #8
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	bd80      	pop	{r7, pc}

0800bfdc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b088      	sub	sp, #32
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	60b9      	str	r1, [r7, #8]
 800bfe4:	607a      	str	r2, [r7, #4]
 800bfe6:	603b      	str	r3, [r7, #0]
 800bfe8:	4603      	mov	r3, r0
 800bfea:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800bfec:	2301      	movs	r3, #1
 800bfee:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800bff0:	f247 5030 	movw	r0, #30000	; 0x7530
 800bff4:	f7ff ff8c 	bl	800bf10 <SD_CheckStatusWithTimeout>
 800bff8:	4603      	mov	r3, r0
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	da01      	bge.n	800c002 <SD_read+0x26>
  {
    return res;
 800bffe:	7ffb      	ldrb	r3, [r7, #31]
 800c000:	e08b      	b.n	800c11a <SD_read+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	f003 0303 	and.w	r3, r3, #3
 800c008:	2b00      	cmp	r3, #0
 800c00a:	f040 8085 	bne.w	800c118 <SD_read+0x13c>
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800c00e:	683a      	ldr	r2, [r7, #0]
 800c010:	6879      	ldr	r1, [r7, #4]
 800c012:	68b8      	ldr	r0, [r7, #8]
 800c014:	f7fe fdb0 	bl	800ab78 <BSP_SD_ReadBlocks_DMA>
 800c018:	4603      	mov	r3, r0
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d133      	bne.n	800c086 <SD_read+0xaa>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800c01e:	4b41      	ldr	r3, [pc, #260]	; (800c124 <SD_read+0x148>)
 800c020:	2200      	movs	r2, #0
 800c022:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800c024:	f7f5 f872 	bl	800110c <HAL_GetTick>
 800c028:	6178      	str	r0, [r7, #20]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800c02a:	bf00      	nop
 800c02c:	4b3d      	ldr	r3, [pc, #244]	; (800c124 <SD_read+0x148>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d108      	bne.n	800c046 <SD_read+0x6a>
 800c034:	f7f5 f86a 	bl	800110c <HAL_GetTick>
 800c038:	4602      	mov	r2, r0
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	1ad3      	subs	r3, r2, r3
 800c03e:	f247 522f 	movw	r2, #29999	; 0x752f
 800c042:	4293      	cmp	r3, r2
 800c044:	d9f2      	bls.n	800c02c <SD_read+0x50>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800c046:	4b37      	ldr	r3, [pc, #220]	; (800c124 <SD_read+0x148>)
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d102      	bne.n	800c054 <SD_read+0x78>
      {
        res = RES_ERROR;
 800c04e:	2301      	movs	r3, #1
 800c050:	77fb      	strb	r3, [r7, #31]
 800c052:	e061      	b.n	800c118 <SD_read+0x13c>
      }
      else
      {
        ReadStatus = 0;
 800c054:	4b33      	ldr	r3, [pc, #204]	; (800c124 <SD_read+0x148>)
 800c056:	2200      	movs	r2, #0
 800c058:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800c05a:	f7f5 f857 	bl	800110c <HAL_GetTick>
 800c05e:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c060:	e007      	b.n	800c072 <SD_read+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c062:	f7fe fdbd 	bl	800abe0 <BSP_SD_GetCardState>
 800c066:	4603      	mov	r3, r0
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d102      	bne.n	800c072 <SD_read+0x96>
          {
            res = RES_OK;
 800c06c:	2300      	movs	r3, #0
 800c06e:	77fb      	strb	r3, [r7, #31]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800c070:	e052      	b.n	800c118 <SD_read+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c072:	f7f5 f84b 	bl	800110c <HAL_GetTick>
 800c076:	4602      	mov	r2, r0
 800c078:	697b      	ldr	r3, [r7, #20]
 800c07a:	1ad3      	subs	r3, r2, r3
 800c07c:	f247 522f 	movw	r2, #29999	; 0x752f
 800c080:	4293      	cmp	r3, r2
 800c082:	d9ee      	bls.n	800c062 <SD_read+0x86>
 800c084:	e048      	b.n	800c118 <SD_read+0x13c>
#if defined(ENABLE_SCRATCH_BUFFER)
    else {
      /* Slow path, fetch each sector a part and memcpy to destination buffer */
      int i;

      for (i = 0; i < count; i++) {
 800c086:	2300      	movs	r3, #0
 800c088:	61bb      	str	r3, [r7, #24]
 800c08a:	e034      	b.n	800c0f6 <SD_read+0x11a>
        ret = BSP_SD_ReadBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	1c5a      	adds	r2, r3, #1
 800c090:	607a      	str	r2, [r7, #4]
 800c092:	2201      	movs	r2, #1
 800c094:	4619      	mov	r1, r3
 800c096:	4824      	ldr	r0, [pc, #144]	; (800c128 <SD_read+0x14c>)
 800c098:	f7fe fd6e 	bl	800ab78 <BSP_SD_ReadBlocks_DMA>
 800c09c:	4603      	mov	r3, r0
 800c09e:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 800c0a0:	7fbb      	ldrb	r3, [r7, #30]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d12c      	bne.n	800c100 <SD_read+0x124>
          /* wait until the read is successful or a timeout occurs */

          ReadStatus = 0;
 800c0a6:	4b1f      	ldr	r3, [pc, #124]	; (800c124 <SD_read+0x148>)
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	601a      	str	r2, [r3, #0]
          timeout = HAL_GetTick();
 800c0ac:	f7f5 f82e 	bl	800110c <HAL_GetTick>
 800c0b0:	6178      	str	r0, [r7, #20]
          while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800c0b2:	bf00      	nop
 800c0b4:	4b1b      	ldr	r3, [pc, #108]	; (800c124 <SD_read+0x148>)
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d108      	bne.n	800c0ce <SD_read+0xf2>
 800c0bc:	f7f5 f826 	bl	800110c <HAL_GetTick>
 800c0c0:	4602      	mov	r2, r0
 800c0c2:	697b      	ldr	r3, [r7, #20]
 800c0c4:	1ad3      	subs	r3, r2, r3
 800c0c6:	f247 522f 	movw	r2, #29999	; 0x752f
 800c0ca:	4293      	cmp	r3, r2
 800c0cc:	d9f2      	bls.n	800c0b4 <SD_read+0xd8>
          {
          }
          if (ReadStatus == 0)
 800c0ce:	4b15      	ldr	r3, [pc, #84]	; (800c124 <SD_read+0x148>)
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d016      	beq.n	800c104 <SD_read+0x128>
          *
          * invalidate the scratch buffer before the next read to get the actual data instead of the cached one
          */
          SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif
          memcpy(buff, scratch, BLOCKSIZE);
 800c0d6:	68bb      	ldr	r3, [r7, #8]
 800c0d8:	4a13      	ldr	r2, [pc, #76]	; (800c128 <SD_read+0x14c>)
 800c0da:	4618      	mov	r0, r3
 800c0dc:	4611      	mov	r1, r2
 800c0de:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c0e2:	461a      	mov	r2, r3
 800c0e4:	f002 fa12 	bl	800e50c <memcpy>
          buff += BLOCKSIZE;
 800c0e8:	68bb      	ldr	r3, [r7, #8]
 800c0ea:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c0ee:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++) {
 800c0f0:	69bb      	ldr	r3, [r7, #24]
 800c0f2:	3301      	adds	r3, #1
 800c0f4:	61bb      	str	r3, [r7, #24]
 800c0f6:	69ba      	ldr	r2, [r7, #24]
 800c0f8:	683b      	ldr	r3, [r7, #0]
 800c0fa:	429a      	cmp	r2, r3
 800c0fc:	d3c6      	bcc.n	800c08c <SD_read+0xb0>
 800c0fe:	e002      	b.n	800c106 <SD_read+0x12a>
        }
        else
        {
          break;
 800c100:	bf00      	nop
 800c102:	e000      	b.n	800c106 <SD_read+0x12a>
            break;
 800c104:	bf00      	nop
        }
      }

      if ((i == count) && (ret == MSD_OK))
 800c106:	69ba      	ldr	r2, [r7, #24]
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	429a      	cmp	r2, r3
 800c10c:	d104      	bne.n	800c118 <SD_read+0x13c>
 800c10e:	7fbb      	ldrb	r3, [r7, #30]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d101      	bne.n	800c118 <SD_read+0x13c>
        res = RES_OK;
 800c114:	2300      	movs	r3, #0
 800c116:	77fb      	strb	r3, [r7, #31]
    }
#endif
  }

  return res;
 800c118:	7ffb      	ldrb	r3, [r7, #31]
}
 800c11a:	4618      	mov	r0, r3
 800c11c:	3720      	adds	r7, #32
 800c11e:	46bd      	mov	sp, r7
 800c120:	bd80      	pop	{r7, pc}
 800c122:	bf00      	nop
 800c124:	200007e0 	.word	0x200007e0
 800c128:	200005dc 	.word	0x200005dc

0800c12c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b088      	sub	sp, #32
 800c130:	af00      	add	r7, sp, #0
 800c132:	60b9      	str	r1, [r7, #8]
 800c134:	607a      	str	r2, [r7, #4]
 800c136:	603b      	str	r3, [r7, #0]
 800c138:	4603      	mov	r3, r0
 800c13a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c13c:	2301      	movs	r3, #1
 800c13e:	77fb      	strb	r3, [r7, #31]
  uint32_t timeout;
  uint8_t ret;
  int i;

   WriteStatus = 0;
 800c140:	4b4c      	ldr	r3, [pc, #304]	; (800c274 <SD_write+0x148>)
 800c142:	2200      	movs	r2, #0
 800c144:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)   
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c146:	f247 5030 	movw	r0, #30000	; 0x7530
 800c14a:	f7ff fee1 	bl	800bf10 <SD_CheckStatusWithTimeout>
 800c14e:	4603      	mov	r3, r0
 800c150:	2b00      	cmp	r3, #0
 800c152:	da01      	bge.n	800c158 <SD_write+0x2c>
  {
    return res;
 800c154:	7ffb      	ldrb	r3, [r7, #31]
 800c156:	e088      	b.n	800c26a <SD_write+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 800c158:	68bb      	ldr	r3, [r7, #8]
 800c15a:	f003 0303 	and.w	r3, r3, #3
 800c15e:	2b00      	cmp	r3, #0
 800c160:	f040 8082 	bne.w	800c268 <SD_write+0x13c>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800c164:	683a      	ldr	r2, [r7, #0]
 800c166:	6879      	ldr	r1, [r7, #4]
 800c168:	68b8      	ldr	r0, [r7, #8]
 800c16a:	f7fe fd1f 	bl	800abac <BSP_SD_WriteBlocks_DMA>
 800c16e:	4603      	mov	r3, r0
 800c170:	2b00      	cmp	r3, #0
 800c172:	d130      	bne.n	800c1d6 <SD_write+0xaa>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800c174:	f7f4 ffca 	bl	800110c <HAL_GetTick>
 800c178:	6178      	str	r0, [r7, #20]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800c17a:	bf00      	nop
 800c17c:	4b3d      	ldr	r3, [pc, #244]	; (800c274 <SD_write+0x148>)
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	2b00      	cmp	r3, #0
 800c182:	d108      	bne.n	800c196 <SD_write+0x6a>
 800c184:	f7f4 ffc2 	bl	800110c <HAL_GetTick>
 800c188:	4602      	mov	r2, r0
 800c18a:	697b      	ldr	r3, [r7, #20]
 800c18c:	1ad3      	subs	r3, r2, r3
 800c18e:	f247 522f 	movw	r2, #29999	; 0x752f
 800c192:	4293      	cmp	r3, r2
 800c194:	d9f2      	bls.n	800c17c <SD_write+0x50>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800c196:	4b37      	ldr	r3, [pc, #220]	; (800c274 <SD_write+0x148>)
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d102      	bne.n	800c1a4 <SD_write+0x78>
      {
        res = RES_ERROR;
 800c19e:	2301      	movs	r3, #1
 800c1a0:	77fb      	strb	r3, [r7, #31]
 800c1a2:	e061      	b.n	800c268 <SD_write+0x13c>
      }
      else
      {
        WriteStatus = 0;
 800c1a4:	4b33      	ldr	r3, [pc, #204]	; (800c274 <SD_write+0x148>)
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800c1aa:	f7f4 ffaf 	bl	800110c <HAL_GetTick>
 800c1ae:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c1b0:	e007      	b.n	800c1c2 <SD_write+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c1b2:	f7fe fd15 	bl	800abe0 <BSP_SD_GetCardState>
 800c1b6:	4603      	mov	r3, r0
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d102      	bne.n	800c1c2 <SD_write+0x96>
          {
            res = RES_OK;
 800c1bc:	2300      	movs	r3, #0
 800c1be:	77fb      	strb	r3, [r7, #31]
            break;
 800c1c0:	e052      	b.n	800c268 <SD_write+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800c1c2:	f7f4 ffa3 	bl	800110c <HAL_GetTick>
 800c1c6:	4602      	mov	r2, r0
 800c1c8:	697b      	ldr	r3, [r7, #20]
 800c1ca:	1ad3      	subs	r3, r2, r3
 800c1cc:	f247 522f 	movw	r2, #29999	; 0x752f
 800c1d0:	4293      	cmp	r3, r2
 800c1d2:	d9ee      	bls.n	800c1b2 <SD_write+0x86>
 800c1d4:	e048      	b.n	800c268 <SD_write+0x13c>
      * invalidate the scratch buffer before the next write to get the actual data instead of the cached one
      */
      SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif

      for (i = 0; i < count; i++)
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	61bb      	str	r3, [r7, #24]
 800c1da:	e034      	b.n	800c246 <SD_write+0x11a>
      {
        WriteStatus = 0;
 800c1dc:	4b25      	ldr	r3, [pc, #148]	; (800c274 <SD_write+0x148>)
 800c1de:	2200      	movs	r2, #0
 800c1e0:	601a      	str	r2, [r3, #0]
        ret = BSP_SD_WriteBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	1c5a      	adds	r2, r3, #1
 800c1e6:	607a      	str	r2, [r7, #4]
 800c1e8:	2201      	movs	r2, #1
 800c1ea:	4619      	mov	r1, r3
 800c1ec:	4822      	ldr	r0, [pc, #136]	; (800c278 <SD_write+0x14c>)
 800c1ee:	f7fe fcdd 	bl	800abac <BSP_SD_WriteBlocks_DMA>
 800c1f2:	4603      	mov	r3, r0
 800c1f4:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 800c1f6:	7fbb      	ldrb	r3, [r7, #30]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d129      	bne.n	800c250 <SD_write+0x124>
          /* wait for a message from the queue or a timeout */
          timeout = HAL_GetTick();
 800c1fc:	f7f4 ff86 	bl	800110c <HAL_GetTick>
 800c200:	6178      	str	r0, [r7, #20]
          while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800c202:	bf00      	nop
 800c204:	4b1b      	ldr	r3, [pc, #108]	; (800c274 <SD_write+0x148>)
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d108      	bne.n	800c21e <SD_write+0xf2>
 800c20c:	f7f4 ff7e 	bl	800110c <HAL_GetTick>
 800c210:	4602      	mov	r2, r0
 800c212:	697b      	ldr	r3, [r7, #20]
 800c214:	1ad3      	subs	r3, r2, r3
 800c216:	f247 522f 	movw	r2, #29999	; 0x752f
 800c21a:	4293      	cmp	r3, r2
 800c21c:	d9f2      	bls.n	800c204 <SD_write+0xd8>
          {
          }
          if (WriteStatus == 0)
 800c21e:	4b15      	ldr	r3, [pc, #84]	; (800c274 <SD_write+0x148>)
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d016      	beq.n	800c254 <SD_write+0x128>
          {
            break;
          }

          memcpy((void *)buff, (void *)scratch, BLOCKSIZE);
 800c226:	68bb      	ldr	r3, [r7, #8]
 800c228:	4a13      	ldr	r2, [pc, #76]	; (800c278 <SD_write+0x14c>)
 800c22a:	4618      	mov	r0, r3
 800c22c:	4611      	mov	r1, r2
 800c22e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c232:	461a      	mov	r2, r3
 800c234:	f002 f96a 	bl	800e50c <memcpy>
          buff += BLOCKSIZE;
 800c238:	68bb      	ldr	r3, [r7, #8]
 800c23a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c23e:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++)
 800c240:	69bb      	ldr	r3, [r7, #24]
 800c242:	3301      	adds	r3, #1
 800c244:	61bb      	str	r3, [r7, #24]
 800c246:	69ba      	ldr	r2, [r7, #24]
 800c248:	683b      	ldr	r3, [r7, #0]
 800c24a:	429a      	cmp	r2, r3
 800c24c:	d3c6      	bcc.n	800c1dc <SD_write+0xb0>
 800c24e:	e002      	b.n	800c256 <SD_write+0x12a>
        }
        else
        {
          break;
 800c250:	bf00      	nop
 800c252:	e000      	b.n	800c256 <SD_write+0x12a>
            break;
 800c254:	bf00      	nop
        }
      }
      if ((i == count) && (ret == MSD_OK))
 800c256:	69ba      	ldr	r2, [r7, #24]
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	429a      	cmp	r2, r3
 800c25c:	d104      	bne.n	800c268 <SD_write+0x13c>
 800c25e:	7fbb      	ldrb	r3, [r7, #30]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d101      	bne.n	800c268 <SD_write+0x13c>
        res = RES_OK;
 800c264:	2300      	movs	r3, #0
 800c266:	77fb      	strb	r3, [r7, #31]
    }

  }
  return res;
 800c268:	7ffb      	ldrb	r3, [r7, #31]
}
 800c26a:	4618      	mov	r0, r3
 800c26c:	3720      	adds	r7, #32
 800c26e:	46bd      	mov	sp, r7
 800c270:	bd80      	pop	{r7, pc}
 800c272:	bf00      	nop
 800c274:	200007dc 	.word	0x200007dc
 800c278:	200005dc 	.word	0x200005dc

0800c27c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b08c      	sub	sp, #48	; 0x30
 800c280:	af00      	add	r7, sp, #0
 800c282:	4603      	mov	r3, r0
 800c284:	603a      	str	r2, [r7, #0]
 800c286:	71fb      	strb	r3, [r7, #7]
 800c288:	460b      	mov	r3, r1
 800c28a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c28c:	2301      	movs	r3, #1
 800c28e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c292:	4b25      	ldr	r3, [pc, #148]	; (800c328 <SD_ioctl+0xac>)
 800c294:	781b      	ldrb	r3, [r3, #0]
 800c296:	b2db      	uxtb	r3, r3
 800c298:	f003 0301 	and.w	r3, r3, #1
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d001      	beq.n	800c2a4 <SD_ioctl+0x28>
 800c2a0:	2303      	movs	r3, #3
 800c2a2:	e03c      	b.n	800c31e <SD_ioctl+0xa2>

  switch (cmd)
 800c2a4:	79bb      	ldrb	r3, [r7, #6]
 800c2a6:	2b03      	cmp	r3, #3
 800c2a8:	d834      	bhi.n	800c314 <SD_ioctl+0x98>
 800c2aa:	a201      	add	r2, pc, #4	; (adr r2, 800c2b0 <SD_ioctl+0x34>)
 800c2ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2b0:	0800c2c1 	.word	0x0800c2c1
 800c2b4:	0800c2c9 	.word	0x0800c2c9
 800c2b8:	0800c2e1 	.word	0x0800c2e1
 800c2bc:	0800c2fb 	.word	0x0800c2fb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c2c0:	2300      	movs	r3, #0
 800c2c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c2c6:	e028      	b.n	800c31a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c2c8:	f107 030c 	add.w	r3, r7, #12
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	f7fe fc97 	bl	800ac00 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c2d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c2d8:	2300      	movs	r3, #0
 800c2da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c2de:	e01c      	b.n	800c31a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c2e0:	f107 030c 	add.w	r3, r7, #12
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	f7fe fc8b 	bl	800ac00 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c2ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2ec:	b29a      	uxth	r2, r3
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c2f8:	e00f      	b.n	800c31a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c2fa:	f107 030c 	add.w	r3, r7, #12
 800c2fe:	4618      	mov	r0, r3
 800c300:	f7fe fc7e 	bl	800ac00 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800c304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c306:	0a5a      	lsrs	r2, r3, #9
 800c308:	683b      	ldr	r3, [r7, #0]
 800c30a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c30c:	2300      	movs	r3, #0
 800c30e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c312:	e002      	b.n	800c31a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800c314:	2304      	movs	r3, #4
 800c316:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800c31a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c31e:	4618      	mov	r0, r3
 800c320:	3730      	adds	r7, #48	; 0x30
 800c322:	46bd      	mov	sp, r7
 800c324:	bd80      	pop	{r7, pc}
 800c326:	bf00      	nop
 800c328:	20000018 	.word	0x20000018

0800c32c <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800c32c:	b480      	push	{r7}
 800c32e:	af00      	add	r7, sp, #0
             
  WriteStatus = 1;
 800c330:	4b03      	ldr	r3, [pc, #12]	; (800c340 <BSP_SD_WriteCpltCallback+0x14>)
 800c332:	2201      	movs	r2, #1
 800c334:	601a      	str	r2, [r3, #0]
}
 800c336:	bf00      	nop
 800c338:	46bd      	mov	sp, r7
 800c33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33e:	4770      	bx	lr
 800c340:	200007dc 	.word	0x200007dc

0800c344 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800c344:	b480      	push	{r7}
 800c346:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800c348:	4b03      	ldr	r3, [pc, #12]	; (800c358 <BSP_SD_ReadCpltCallback+0x14>)
 800c34a:	2201      	movs	r2, #1
 800c34c:	601a      	str	r2, [r3, #0]
}
 800c34e:	bf00      	nop
 800c350:	46bd      	mov	sp, r7
 800c352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c356:	4770      	bx	lr
 800c358:	200007e0 	.word	0x200007e0

0800c35c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b082      	sub	sp, #8
 800c360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c362:	2300      	movs	r3, #0
 800c364:	607b      	str	r3, [r7, #4]
 800c366:	4a10      	ldr	r2, [pc, #64]	; (800c3a8 <HAL_MspInit+0x4c>)
 800c368:	4b0f      	ldr	r3, [pc, #60]	; (800c3a8 <HAL_MspInit+0x4c>)
 800c36a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c36c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c370:	6453      	str	r3, [r2, #68]	; 0x44
 800c372:	4b0d      	ldr	r3, [pc, #52]	; (800c3a8 <HAL_MspInit+0x4c>)
 800c374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c376:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c37a:	607b      	str	r3, [r7, #4]
 800c37c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c37e:	2300      	movs	r3, #0
 800c380:	603b      	str	r3, [r7, #0]
 800c382:	4a09      	ldr	r2, [pc, #36]	; (800c3a8 <HAL_MspInit+0x4c>)
 800c384:	4b08      	ldr	r3, [pc, #32]	; (800c3a8 <HAL_MspInit+0x4c>)
 800c386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c38c:	6413      	str	r3, [r2, #64]	; 0x40
 800c38e:	4b06      	ldr	r3, [pc, #24]	; (800c3a8 <HAL_MspInit+0x4c>)
 800c390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c396:	603b      	str	r3, [r7, #0]
 800c398:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800c39a:	2007      	movs	r0, #7
 800c39c:	f7f5 fa48 	bl	8001830 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800c3a0:	bf00      	nop
 800c3a2:	3708      	adds	r7, #8
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	bd80      	pop	{r7, pc}
 800c3a8:	40023800 	.word	0x40023800

0800c3ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b08c      	sub	sp, #48	; 0x30
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c3b4:	f107 031c 	add.w	r3, r7, #28
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	601a      	str	r2, [r3, #0]
 800c3bc:	605a      	str	r2, [r3, #4]
 800c3be:	609a      	str	r2, [r3, #8]
 800c3c0:	60da      	str	r2, [r3, #12]
 800c3c2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	4a5e      	ldr	r2, [pc, #376]	; (800c544 <HAL_ADC_MspInit+0x198>)
 800c3ca:	4293      	cmp	r3, r2
 800c3cc:	d158      	bne.n	800c480 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	61bb      	str	r3, [r7, #24]
 800c3d2:	4a5d      	ldr	r2, [pc, #372]	; (800c548 <HAL_ADC_MspInit+0x19c>)
 800c3d4:	4b5c      	ldr	r3, [pc, #368]	; (800c548 <HAL_ADC_MspInit+0x19c>)
 800c3d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c3d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c3dc:	6453      	str	r3, [r2, #68]	; 0x44
 800c3de:	4b5a      	ldr	r3, [pc, #360]	; (800c548 <HAL_ADC_MspInit+0x19c>)
 800c3e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c3e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c3e6:	61bb      	str	r3, [r7, #24]
 800c3e8:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	617b      	str	r3, [r7, #20]
 800c3ee:	4a56      	ldr	r2, [pc, #344]	; (800c548 <HAL_ADC_MspInit+0x19c>)
 800c3f0:	4b55      	ldr	r3, [pc, #340]	; (800c548 <HAL_ADC_MspInit+0x19c>)
 800c3f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3f4:	f043 0302 	orr.w	r3, r3, #2
 800c3f8:	6313      	str	r3, [r2, #48]	; 0x30
 800c3fa:	4b53      	ldr	r3, [pc, #332]	; (800c548 <HAL_ADC_MspInit+0x19c>)
 800c3fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c3fe:	f003 0302 	and.w	r3, r3, #2
 800c402:	617b      	str	r3, [r7, #20]
 800c404:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = VBAT1_Pin;
 800c406:	2302      	movs	r3, #2
 800c408:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c40a:	2303      	movs	r3, #3
 800c40c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c40e:	2300      	movs	r3, #0
 800c410:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VBAT1_GPIO_Port, &GPIO_InitStruct);
 800c412:	f107 031c 	add.w	r3, r7, #28
 800c416:	4619      	mov	r1, r3
 800c418:	484c      	ldr	r0, [pc, #304]	; (800c54c <HAL_ADC_MspInit+0x1a0>)
 800c41a:	f7f5 fdf1 	bl	8002000 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800c41e:	4b4c      	ldr	r3, [pc, #304]	; (800c550 <HAL_ADC_MspInit+0x1a4>)
 800c420:	4a4c      	ldr	r2, [pc, #304]	; (800c554 <HAL_ADC_MspInit+0x1a8>)
 800c422:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800c424:	4b4a      	ldr	r3, [pc, #296]	; (800c550 <HAL_ADC_MspInit+0x1a4>)
 800c426:	2200      	movs	r2, #0
 800c428:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c42a:	4b49      	ldr	r3, [pc, #292]	; (800c550 <HAL_ADC_MspInit+0x1a4>)
 800c42c:	2200      	movs	r2, #0
 800c42e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800c430:	4b47      	ldr	r3, [pc, #284]	; (800c550 <HAL_ADC_MspInit+0x1a4>)
 800c432:	2200      	movs	r2, #0
 800c434:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800c436:	4b46      	ldr	r3, [pc, #280]	; (800c550 <HAL_ADC_MspInit+0x1a4>)
 800c438:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c43c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c43e:	4b44      	ldr	r3, [pc, #272]	; (800c550 <HAL_ADC_MspInit+0x1a4>)
 800c440:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c444:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800c446:	4b42      	ldr	r3, [pc, #264]	; (800c550 <HAL_ADC_MspInit+0x1a4>)
 800c448:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c44c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800c44e:	4b40      	ldr	r3, [pc, #256]	; (800c550 <HAL_ADC_MspInit+0x1a4>)
 800c450:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c454:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800c456:	4b3e      	ldr	r3, [pc, #248]	; (800c550 <HAL_ADC_MspInit+0x1a4>)
 800c458:	2200      	movs	r2, #0
 800c45a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c45c:	4b3c      	ldr	r3, [pc, #240]	; (800c550 <HAL_ADC_MspInit+0x1a4>)
 800c45e:	2200      	movs	r2, #0
 800c460:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800c462:	483b      	ldr	r0, [pc, #236]	; (800c550 <HAL_ADC_MspInit+0x1a4>)
 800c464:	f7f5 fa34 	bl	80018d0 <HAL_DMA_Init>
 800c468:	4603      	mov	r3, r0
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d001      	beq.n	800c472 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800c46e:	f7ff fcac 	bl	800bdca <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	4a36      	ldr	r2, [pc, #216]	; (800c550 <HAL_ADC_MspInit+0x1a4>)
 800c476:	639a      	str	r2, [r3, #56]	; 0x38
 800c478:	4a35      	ldr	r2, [pc, #212]	; (800c550 <HAL_ADC_MspInit+0x1a4>)
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800c47e:	e05d      	b.n	800c53c <HAL_ADC_MspInit+0x190>
  else if(hadc->Instance==ADC2)
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	4a34      	ldr	r2, [pc, #208]	; (800c558 <HAL_ADC_MspInit+0x1ac>)
 800c486:	4293      	cmp	r3, r2
 800c488:	d158      	bne.n	800c53c <HAL_ADC_MspInit+0x190>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800c48a:	2300      	movs	r3, #0
 800c48c:	613b      	str	r3, [r7, #16]
 800c48e:	4a2e      	ldr	r2, [pc, #184]	; (800c548 <HAL_ADC_MspInit+0x19c>)
 800c490:	4b2d      	ldr	r3, [pc, #180]	; (800c548 <HAL_ADC_MspInit+0x19c>)
 800c492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c494:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c498:	6453      	str	r3, [r2, #68]	; 0x44
 800c49a:	4b2b      	ldr	r3, [pc, #172]	; (800c548 <HAL_ADC_MspInit+0x19c>)
 800c49c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c49e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c4a2:	613b      	str	r3, [r7, #16]
 800c4a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	60fb      	str	r3, [r7, #12]
 800c4aa:	4a27      	ldr	r2, [pc, #156]	; (800c548 <HAL_ADC_MspInit+0x19c>)
 800c4ac:	4b26      	ldr	r3, [pc, #152]	; (800c548 <HAL_ADC_MspInit+0x19c>)
 800c4ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4b0:	f043 0302 	orr.w	r3, r3, #2
 800c4b4:	6313      	str	r3, [r2, #48]	; 0x30
 800c4b6:	4b24      	ldr	r3, [pc, #144]	; (800c548 <HAL_ADC_MspInit+0x19c>)
 800c4b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4ba:	f003 0302 	and.w	r3, r3, #2
 800c4be:	60fb      	str	r3, [r7, #12]
 800c4c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VBAT2_Pin;
 800c4c2:	2301      	movs	r3, #1
 800c4c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c4c6:	2303      	movs	r3, #3
 800c4c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VBAT2_GPIO_Port, &GPIO_InitStruct);
 800c4ce:	f107 031c 	add.w	r3, r7, #28
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	481d      	ldr	r0, [pc, #116]	; (800c54c <HAL_ADC_MspInit+0x1a0>)
 800c4d6:	f7f5 fd93 	bl	8002000 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800c4da:	4b20      	ldr	r3, [pc, #128]	; (800c55c <HAL_ADC_MspInit+0x1b0>)
 800c4dc:	4a20      	ldr	r2, [pc, #128]	; (800c560 <HAL_ADC_MspInit+0x1b4>)
 800c4de:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800c4e0:	4b1e      	ldr	r3, [pc, #120]	; (800c55c <HAL_ADC_MspInit+0x1b0>)
 800c4e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800c4e6:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c4e8:	4b1c      	ldr	r3, [pc, #112]	; (800c55c <HAL_ADC_MspInit+0x1b0>)
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800c4ee:	4b1b      	ldr	r3, [pc, #108]	; (800c55c <HAL_ADC_MspInit+0x1b0>)
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800c4f4:	4b19      	ldr	r3, [pc, #100]	; (800c55c <HAL_ADC_MspInit+0x1b0>)
 800c4f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c4fa:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c4fc:	4b17      	ldr	r3, [pc, #92]	; (800c55c <HAL_ADC_MspInit+0x1b0>)
 800c4fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c502:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800c504:	4b15      	ldr	r3, [pc, #84]	; (800c55c <HAL_ADC_MspInit+0x1b0>)
 800c506:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800c50a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800c50c:	4b13      	ldr	r3, [pc, #76]	; (800c55c <HAL_ADC_MspInit+0x1b0>)
 800c50e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c512:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800c514:	4b11      	ldr	r3, [pc, #68]	; (800c55c <HAL_ADC_MspInit+0x1b0>)
 800c516:	2200      	movs	r2, #0
 800c518:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c51a:	4b10      	ldr	r3, [pc, #64]	; (800c55c <HAL_ADC_MspInit+0x1b0>)
 800c51c:	2200      	movs	r2, #0
 800c51e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800c520:	480e      	ldr	r0, [pc, #56]	; (800c55c <HAL_ADC_MspInit+0x1b0>)
 800c522:	f7f5 f9d5 	bl	80018d0 <HAL_DMA_Init>
 800c526:	4603      	mov	r3, r0
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d001      	beq.n	800c530 <HAL_ADC_MspInit+0x184>
      Error_Handler();
 800c52c:	f7ff fc4d 	bl	800bdca <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	4a0a      	ldr	r2, [pc, #40]	; (800c55c <HAL_ADC_MspInit+0x1b0>)
 800c534:	639a      	str	r2, [r3, #56]	; 0x38
 800c536:	4a09      	ldr	r2, [pc, #36]	; (800c55c <HAL_ADC_MspInit+0x1b0>)
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800c53c:	bf00      	nop
 800c53e:	3730      	adds	r7, #48	; 0x30
 800c540:	46bd      	mov	sp, r7
 800c542:	bd80      	pop	{r7, pc}
 800c544:	40012000 	.word	0x40012000
 800c548:	40023800 	.word	0x40023800
 800c54c:	40020400 	.word	0x40020400
 800c550:	20003450 	.word	0x20003450
 800c554:	40026410 	.word	0x40026410
 800c558:	40012100 	.word	0x40012100
 800c55c:	2000364c 	.word	0x2000364c
 800c560:	40026440 	.word	0x40026440

0800c564 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b08a      	sub	sp, #40	; 0x28
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c56c:	f107 0314 	add.w	r3, r7, #20
 800c570:	2200      	movs	r2, #0
 800c572:	601a      	str	r2, [r3, #0]
 800c574:	605a      	str	r2, [r3, #4]
 800c576:	609a      	str	r2, [r3, #8]
 800c578:	60da      	str	r2, [r3, #12]
 800c57a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	4a19      	ldr	r2, [pc, #100]	; (800c5e8 <HAL_I2C_MspInit+0x84>)
 800c582:	4293      	cmp	r3, r2
 800c584:	d12b      	bne.n	800c5de <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c586:	2300      	movs	r3, #0
 800c588:	613b      	str	r3, [r7, #16]
 800c58a:	4a18      	ldr	r2, [pc, #96]	; (800c5ec <HAL_I2C_MspInit+0x88>)
 800c58c:	4b17      	ldr	r3, [pc, #92]	; (800c5ec <HAL_I2C_MspInit+0x88>)
 800c58e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c590:	f043 0302 	orr.w	r3, r3, #2
 800c594:	6313      	str	r3, [r2, #48]	; 0x30
 800c596:	4b15      	ldr	r3, [pc, #84]	; (800c5ec <HAL_I2C_MspInit+0x88>)
 800c598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c59a:	f003 0302 	and.w	r3, r3, #2
 800c59e:	613b      	str	r3, [r7, #16]
 800c5a0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800c5a2:	23c0      	movs	r3, #192	; 0xc0
 800c5a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c5a6:	2312      	movs	r3, #18
 800c5a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c5aa:	2301      	movs	r3, #1
 800c5ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c5ae:	2303      	movs	r3, #3
 800c5b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800c5b2:	2304      	movs	r3, #4
 800c5b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c5b6:	f107 0314 	add.w	r3, r7, #20
 800c5ba:	4619      	mov	r1, r3
 800c5bc:	480c      	ldr	r0, [pc, #48]	; (800c5f0 <HAL_I2C_MspInit+0x8c>)
 800c5be:	f7f5 fd1f 	bl	8002000 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	60fb      	str	r3, [r7, #12]
 800c5c6:	4a09      	ldr	r2, [pc, #36]	; (800c5ec <HAL_I2C_MspInit+0x88>)
 800c5c8:	4b08      	ldr	r3, [pc, #32]	; (800c5ec <HAL_I2C_MspInit+0x88>)
 800c5ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c5d0:	6413      	str	r3, [r2, #64]	; 0x40
 800c5d2:	4b06      	ldr	r3, [pc, #24]	; (800c5ec <HAL_I2C_MspInit+0x88>)
 800c5d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c5da:	60fb      	str	r3, [r7, #12]
 800c5dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800c5de:	bf00      	nop
 800c5e0:	3728      	adds	r7, #40	; 0x28
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}
 800c5e6:	bf00      	nop
 800c5e8:	40005400 	.word	0x40005400
 800c5ec:	40023800 	.word	0x40023800
 800c5f0:	40020400 	.word	0x40020400

0800c5f4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800c5f4:	b480      	push	{r7}
 800c5f6:	b083      	sub	sp, #12
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	4a05      	ldr	r2, [pc, #20]	; (800c618 <HAL_RTC_MspInit+0x24>)
 800c602:	4293      	cmp	r3, r2
 800c604:	d102      	bne.n	800c60c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800c606:	4b05      	ldr	r3, [pc, #20]	; (800c61c <HAL_RTC_MspInit+0x28>)
 800c608:	2201      	movs	r2, #1
 800c60a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800c60c:	bf00      	nop
 800c60e:	370c      	adds	r7, #12
 800c610:	46bd      	mov	sp, r7
 800c612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c616:	4770      	bx	lr
 800c618:	40002800 	.word	0x40002800
 800c61c:	42470e3c 	.word	0x42470e3c

0800c620 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b08a      	sub	sp, #40	; 0x28
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c628:	f107 0314 	add.w	r3, r7, #20
 800c62c:	2200      	movs	r2, #0
 800c62e:	601a      	str	r2, [r3, #0]
 800c630:	605a      	str	r2, [r3, #4]
 800c632:	609a      	str	r2, [r3, #8]
 800c634:	60da      	str	r2, [r3, #12]
 800c636:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	4a68      	ldr	r2, [pc, #416]	; (800c7e0 <HAL_SD_MspInit+0x1c0>)
 800c63e:	4293      	cmp	r3, r2
 800c640:	f040 80c9 	bne.w	800c7d6 <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800c644:	2300      	movs	r3, #0
 800c646:	613b      	str	r3, [r7, #16]
 800c648:	4a66      	ldr	r2, [pc, #408]	; (800c7e4 <HAL_SD_MspInit+0x1c4>)
 800c64a:	4b66      	ldr	r3, [pc, #408]	; (800c7e4 <HAL_SD_MspInit+0x1c4>)
 800c64c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c64e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800c652:	6453      	str	r3, [r2, #68]	; 0x44
 800c654:	4b63      	ldr	r3, [pc, #396]	; (800c7e4 <HAL_SD_MspInit+0x1c4>)
 800c656:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c658:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c65c:	613b      	str	r3, [r7, #16]
 800c65e:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c660:	2300      	movs	r3, #0
 800c662:	60fb      	str	r3, [r7, #12]
 800c664:	4a5f      	ldr	r2, [pc, #380]	; (800c7e4 <HAL_SD_MspInit+0x1c4>)
 800c666:	4b5f      	ldr	r3, [pc, #380]	; (800c7e4 <HAL_SD_MspInit+0x1c4>)
 800c668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c66a:	f043 0304 	orr.w	r3, r3, #4
 800c66e:	6313      	str	r3, [r2, #48]	; 0x30
 800c670:	4b5c      	ldr	r3, [pc, #368]	; (800c7e4 <HAL_SD_MspInit+0x1c4>)
 800c672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c674:	f003 0304 	and.w	r3, r3, #4
 800c678:	60fb      	str	r3, [r7, #12]
 800c67a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800c67c:	2300      	movs	r3, #0
 800c67e:	60bb      	str	r3, [r7, #8]
 800c680:	4a58      	ldr	r2, [pc, #352]	; (800c7e4 <HAL_SD_MspInit+0x1c4>)
 800c682:	4b58      	ldr	r3, [pc, #352]	; (800c7e4 <HAL_SD_MspInit+0x1c4>)
 800c684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c686:	f043 0308 	orr.w	r3, r3, #8
 800c68a:	6313      	str	r3, [r2, #48]	; 0x30
 800c68c:	4b55      	ldr	r3, [pc, #340]	; (800c7e4 <HAL_SD_MspInit+0x1c4>)
 800c68e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c690:	f003 0308 	and.w	r3, r3, #8
 800c694:	60bb      	str	r3, [r7, #8]
 800c696:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800c698:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800c69c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c69e:	2302      	movs	r3, #2
 800c6a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c6a6:	2303      	movs	r3, #3
 800c6a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800c6aa:	230c      	movs	r3, #12
 800c6ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c6ae:	f107 0314 	add.w	r3, r7, #20
 800c6b2:	4619      	mov	r1, r3
 800c6b4:	484c      	ldr	r0, [pc, #304]	; (800c7e8 <HAL_SD_MspInit+0x1c8>)
 800c6b6:	f7f5 fca3 	bl	8002000 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800c6ba:	2304      	movs	r3, #4
 800c6bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c6be:	2302      	movs	r3, #2
 800c6c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c6c6:	2303      	movs	r3, #3
 800c6c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800c6ca:	230c      	movs	r3, #12
 800c6cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c6ce:	f107 0314 	add.w	r3, r7, #20
 800c6d2:	4619      	mov	r1, r3
 800c6d4:	4845      	ldr	r0, [pc, #276]	; (800c7ec <HAL_SD_MspInit+0x1cc>)
 800c6d6:	f7f5 fc93 	bl	8002000 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800c6da:	4b45      	ldr	r3, [pc, #276]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c6dc:	4a45      	ldr	r2, [pc, #276]	; (800c7f4 <HAL_SD_MspInit+0x1d4>)
 800c6de:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800c6e0:	4b43      	ldr	r3, [pc, #268]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c6e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c6e6:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c6e8:	4b41      	ldr	r3, [pc, #260]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c6ee:	4b40      	ldr	r3, [pc, #256]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c6f4:	4b3e      	ldr	r3, [pc, #248]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c6f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c6fa:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c6fc:	4b3c      	ldr	r3, [pc, #240]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c6fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c702:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c704:	4b3a      	ldr	r3, [pc, #232]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c706:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c70a:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800c70c:	4b38      	ldr	r3, [pc, #224]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c70e:	2220      	movs	r2, #32
 800c710:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800c712:	4b37      	ldr	r3, [pc, #220]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c714:	2200      	movs	r2, #0
 800c716:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800c718:	4b35      	ldr	r3, [pc, #212]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c71a:	2204      	movs	r2, #4
 800c71c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800c71e:	4b34      	ldr	r3, [pc, #208]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c720:	2203      	movs	r2, #3
 800c722:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800c724:	4b32      	ldr	r3, [pc, #200]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c726:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800c72a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800c72c:	4b30      	ldr	r3, [pc, #192]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c72e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c732:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800c734:	482e      	ldr	r0, [pc, #184]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c736:	f7f5 f8cb 	bl	80018d0 <HAL_DMA_Init>
 800c73a:	4603      	mov	r3, r0
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d001      	beq.n	800c744 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 800c740:	f7ff fb43 	bl	800bdca <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	4a2a      	ldr	r2, [pc, #168]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c748:	63da      	str	r2, [r3, #60]	; 0x3c
 800c74a:	4a29      	ldr	r2, [pc, #164]	; (800c7f0 <HAL_SD_MspInit+0x1d0>)
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800c750:	4b29      	ldr	r3, [pc, #164]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c752:	4a2a      	ldr	r2, [pc, #168]	; (800c7fc <HAL_SD_MspInit+0x1dc>)
 800c754:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800c756:	4b28      	ldr	r3, [pc, #160]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c758:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c75c:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c75e:	4b26      	ldr	r3, [pc, #152]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c760:	2240      	movs	r2, #64	; 0x40
 800c762:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c764:	4b24      	ldr	r3, [pc, #144]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c766:	2200      	movs	r2, #0
 800c768:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c76a:	4b23      	ldr	r3, [pc, #140]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c76c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c770:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c772:	4b21      	ldr	r3, [pc, #132]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c774:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c778:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c77a:	4b1f      	ldr	r3, [pc, #124]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c77c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c780:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800c782:	4b1d      	ldr	r3, [pc, #116]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c784:	2220      	movs	r2, #32
 800c786:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800c788:	4b1b      	ldr	r3, [pc, #108]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c78a:	2200      	movs	r2, #0
 800c78c:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800c78e:	4b1a      	ldr	r3, [pc, #104]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c790:	2204      	movs	r2, #4
 800c792:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800c794:	4b18      	ldr	r3, [pc, #96]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c796:	2203      	movs	r2, #3
 800c798:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800c79a:	4b17      	ldr	r3, [pc, #92]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c79c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800c7a0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800c7a2:	4b15      	ldr	r3, [pc, #84]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c7a4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c7a8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800c7aa:	4813      	ldr	r0, [pc, #76]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c7ac:	f7f5 f890 	bl	80018d0 <HAL_DMA_Init>
 800c7b0:	4603      	mov	r3, r0
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d001      	beq.n	800c7ba <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 800c7b6:	f7ff fb08 	bl	800bdca <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	4a0e      	ldr	r2, [pc, #56]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c7be:	641a      	str	r2, [r3, #64]	; 0x40
 800c7c0:	4a0d      	ldr	r2, [pc, #52]	; (800c7f8 <HAL_SD_MspInit+0x1d8>)
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	2100      	movs	r1, #0
 800c7ca:	2031      	movs	r0, #49	; 0x31
 800c7cc:	f7f5 f83b 	bl	8001846 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800c7d0:	2031      	movs	r0, #49	; 0x31
 800c7d2:	f7f5 f854 	bl	800187e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800c7d6:	bf00      	nop
 800c7d8:	3728      	adds	r7, #40	; 0x28
 800c7da:	46bd      	mov	sp, r7
 800c7dc:	bd80      	pop	{r7, pc}
 800c7de:	bf00      	nop
 800c7e0:	40012c00 	.word	0x40012c00
 800c7e4:	40023800 	.word	0x40023800
 800c7e8:	40020800 	.word	0x40020800
 800c7ec:	40020c00 	.word	0x40020c00
 800c7f0:	20003084 	.word	0x20003084
 800c7f4:	40026458 	.word	0x40026458
 800c7f8:	200034d0 	.word	0x200034d0
 800c7fc:	400264a0 	.word	0x400264a0

0800c800 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b08c      	sub	sp, #48	; 0x30
 800c804:	af00      	add	r7, sp, #0
 800c806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c808:	f107 031c 	add.w	r3, r7, #28
 800c80c:	2200      	movs	r2, #0
 800c80e:	601a      	str	r2, [r3, #0]
 800c810:	605a      	str	r2, [r3, #4]
 800c812:	609a      	str	r2, [r3, #8]
 800c814:	60da      	str	r2, [r3, #12]
 800c816:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	4a8f      	ldr	r2, [pc, #572]	; (800ca5c <HAL_SPI_MspInit+0x25c>)
 800c81e:	4293      	cmp	r3, r2
 800c820:	f040 808a 	bne.w	800c938 <HAL_SPI_MspInit+0x138>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800c824:	2300      	movs	r3, #0
 800c826:	61bb      	str	r3, [r7, #24]
 800c828:	4a8d      	ldr	r2, [pc, #564]	; (800ca60 <HAL_SPI_MspInit+0x260>)
 800c82a:	4b8d      	ldr	r3, [pc, #564]	; (800ca60 <HAL_SPI_MspInit+0x260>)
 800c82c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c82e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c832:	6413      	str	r3, [r2, #64]	; 0x40
 800c834:	4b8a      	ldr	r3, [pc, #552]	; (800ca60 <HAL_SPI_MspInit+0x260>)
 800c836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c838:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c83c:	61bb      	str	r3, [r7, #24]
 800c83e:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c840:	2300      	movs	r3, #0
 800c842:	617b      	str	r3, [r7, #20]
 800c844:	4a86      	ldr	r2, [pc, #536]	; (800ca60 <HAL_SPI_MspInit+0x260>)
 800c846:	4b86      	ldr	r3, [pc, #536]	; (800ca60 <HAL_SPI_MspInit+0x260>)
 800c848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c84a:	f043 0302 	orr.w	r3, r3, #2
 800c84e:	6313      	str	r3, [r2, #48]	; 0x30
 800c850:	4b83      	ldr	r3, [pc, #524]	; (800ca60 <HAL_SPI_MspInit+0x260>)
 800c852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c854:	f003 0302 	and.w	r3, r3, #2
 800c858:	617b      	str	r3, [r7, #20]
 800c85a:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800c85c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800c860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c862:	2302      	movs	r3, #2
 800c864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c866:	2300      	movs	r3, #0
 800c868:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c86a:	2303      	movs	r3, #3
 800c86c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800c86e:	2305      	movs	r3, #5
 800c870:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c872:	f107 031c 	add.w	r3, r7, #28
 800c876:	4619      	mov	r1, r3
 800c878:	487a      	ldr	r0, [pc, #488]	; (800ca64 <HAL_SPI_MspInit+0x264>)
 800c87a:	f7f5 fbc1 	bl	8002000 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800c87e:	4b7a      	ldr	r3, [pc, #488]	; (800ca68 <HAL_SPI_MspInit+0x268>)
 800c880:	4a7a      	ldr	r2, [pc, #488]	; (800ca6c <HAL_SPI_MspInit+0x26c>)
 800c882:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800c884:	4b78      	ldr	r3, [pc, #480]	; (800ca68 <HAL_SPI_MspInit+0x268>)
 800c886:	2200      	movs	r2, #0
 800c888:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c88a:	4b77      	ldr	r3, [pc, #476]	; (800ca68 <HAL_SPI_MspInit+0x268>)
 800c88c:	2200      	movs	r2, #0
 800c88e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c890:	4b75      	ldr	r3, [pc, #468]	; (800ca68 <HAL_SPI_MspInit+0x268>)
 800c892:	2200      	movs	r2, #0
 800c894:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c896:	4b74      	ldr	r3, [pc, #464]	; (800ca68 <HAL_SPI_MspInit+0x268>)
 800c898:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c89c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c89e:	4b72      	ldr	r3, [pc, #456]	; (800ca68 <HAL_SPI_MspInit+0x268>)
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c8a4:	4b70      	ldr	r3, [pc, #448]	; (800ca68 <HAL_SPI_MspInit+0x268>)
 800c8a6:	2200      	movs	r2, #0
 800c8a8:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800c8aa:	4b6f      	ldr	r3, [pc, #444]	; (800ca68 <HAL_SPI_MspInit+0x268>)
 800c8ac:	2200      	movs	r2, #0
 800c8ae:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800c8b0:	4b6d      	ldr	r3, [pc, #436]	; (800ca68 <HAL_SPI_MspInit+0x268>)
 800c8b2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c8b6:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c8b8:	4b6b      	ldr	r3, [pc, #428]	; (800ca68 <HAL_SPI_MspInit+0x268>)
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800c8be:	486a      	ldr	r0, [pc, #424]	; (800ca68 <HAL_SPI_MspInit+0x268>)
 800c8c0:	f7f5 f806 	bl	80018d0 <HAL_DMA_Init>
 800c8c4:	4603      	mov	r3, r0
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d001      	beq.n	800c8ce <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 800c8ca:	f7ff fa7e 	bl	800bdca <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	4a65      	ldr	r2, [pc, #404]	; (800ca68 <HAL_SPI_MspInit+0x268>)
 800c8d2:	64da      	str	r2, [r3, #76]	; 0x4c
 800c8d4:	4a64      	ldr	r2, [pc, #400]	; (800ca68 <HAL_SPI_MspInit+0x268>)
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800c8da:	4b65      	ldr	r3, [pc, #404]	; (800ca70 <HAL_SPI_MspInit+0x270>)
 800c8dc:	4a65      	ldr	r2, [pc, #404]	; (800ca74 <HAL_SPI_MspInit+0x274>)
 800c8de:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800c8e0:	4b63      	ldr	r3, [pc, #396]	; (800ca70 <HAL_SPI_MspInit+0x270>)
 800c8e2:	2200      	movs	r2, #0
 800c8e4:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800c8e6:	4b62      	ldr	r3, [pc, #392]	; (800ca70 <HAL_SPI_MspInit+0x270>)
 800c8e8:	2240      	movs	r2, #64	; 0x40
 800c8ea:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c8ec:	4b60      	ldr	r3, [pc, #384]	; (800ca70 <HAL_SPI_MspInit+0x270>)
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800c8f2:	4b5f      	ldr	r3, [pc, #380]	; (800ca70 <HAL_SPI_MspInit+0x270>)
 800c8f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c8f8:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c8fa:	4b5d      	ldr	r3, [pc, #372]	; (800ca70 <HAL_SPI_MspInit+0x270>)
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c900:	4b5b      	ldr	r3, [pc, #364]	; (800ca70 <HAL_SPI_MspInit+0x270>)
 800c902:	2200      	movs	r2, #0
 800c904:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800c906:	4b5a      	ldr	r3, [pc, #360]	; (800ca70 <HAL_SPI_MspInit+0x270>)
 800c908:	2200      	movs	r2, #0
 800c90a:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800c90c:	4b58      	ldr	r3, [pc, #352]	; (800ca70 <HAL_SPI_MspInit+0x270>)
 800c90e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c912:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c914:	4b56      	ldr	r3, [pc, #344]	; (800ca70 <HAL_SPI_MspInit+0x270>)
 800c916:	2200      	movs	r2, #0
 800c918:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800c91a:	4855      	ldr	r0, [pc, #340]	; (800ca70 <HAL_SPI_MspInit+0x270>)
 800c91c:	f7f4 ffd8 	bl	80018d0 <HAL_DMA_Init>
 800c920:	4603      	mov	r3, r0
 800c922:	2b00      	cmp	r3, #0
 800c924:	d001      	beq.n	800c92a <HAL_SPI_MspInit+0x12a>
    {
      Error_Handler();
 800c926:	f7ff fa50 	bl	800bdca <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	4a50      	ldr	r2, [pc, #320]	; (800ca70 <HAL_SPI_MspInit+0x270>)
 800c92e:	649a      	str	r2, [r3, #72]	; 0x48
 800c930:	4a4f      	ldr	r2, [pc, #316]	; (800ca70 <HAL_SPI_MspInit+0x270>)
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800c936:	e08d      	b.n	800ca54 <HAL_SPI_MspInit+0x254>
  else if(hspi->Instance==SPI3)
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	4a4e      	ldr	r2, [pc, #312]	; (800ca78 <HAL_SPI_MspInit+0x278>)
 800c93e:	4293      	cmp	r3, r2
 800c940:	f040 8088 	bne.w	800ca54 <HAL_SPI_MspInit+0x254>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800c944:	2300      	movs	r3, #0
 800c946:	613b      	str	r3, [r7, #16]
 800c948:	4a45      	ldr	r2, [pc, #276]	; (800ca60 <HAL_SPI_MspInit+0x260>)
 800c94a:	4b45      	ldr	r3, [pc, #276]	; (800ca60 <HAL_SPI_MspInit+0x260>)
 800c94c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c94e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c952:	6413      	str	r3, [r2, #64]	; 0x40
 800c954:	4b42      	ldr	r3, [pc, #264]	; (800ca60 <HAL_SPI_MspInit+0x260>)
 800c956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c958:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c95c:	613b      	str	r3, [r7, #16]
 800c95e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c960:	2300      	movs	r3, #0
 800c962:	60fb      	str	r3, [r7, #12]
 800c964:	4a3e      	ldr	r2, [pc, #248]	; (800ca60 <HAL_SPI_MspInit+0x260>)
 800c966:	4b3e      	ldr	r3, [pc, #248]	; (800ca60 <HAL_SPI_MspInit+0x260>)
 800c968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c96a:	f043 0302 	orr.w	r3, r3, #2
 800c96e:	6313      	str	r3, [r2, #48]	; 0x30
 800c970:	4b3b      	ldr	r3, [pc, #236]	; (800ca60 <HAL_SPI_MspInit+0x260>)
 800c972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c974:	f003 0302 	and.w	r3, r3, #2
 800c978:	60fb      	str	r3, [r7, #12]
 800c97a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800c97c:	2338      	movs	r3, #56	; 0x38
 800c97e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c980:	2302      	movs	r3, #2
 800c982:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c984:	2300      	movs	r3, #0
 800c986:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c988:	2303      	movs	r3, #3
 800c98a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800c98c:	2306      	movs	r3, #6
 800c98e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c990:	f107 031c 	add.w	r3, r7, #28
 800c994:	4619      	mov	r1, r3
 800c996:	4833      	ldr	r0, [pc, #204]	; (800ca64 <HAL_SPI_MspInit+0x264>)
 800c998:	f7f5 fb32 	bl	8002000 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 800c99c:	4b37      	ldr	r3, [pc, #220]	; (800ca7c <HAL_SPI_MspInit+0x27c>)
 800c99e:	4a38      	ldr	r2, [pc, #224]	; (800ca80 <HAL_SPI_MspInit+0x280>)
 800c9a0:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 800c9a2:	4b36      	ldr	r3, [pc, #216]	; (800ca7c <HAL_SPI_MspInit+0x27c>)
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c9a8:	4b34      	ldr	r3, [pc, #208]	; (800ca7c <HAL_SPI_MspInit+0x27c>)
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800c9ae:	4b33      	ldr	r3, [pc, #204]	; (800ca7c <HAL_SPI_MspInit+0x27c>)
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800c9b4:	4b31      	ldr	r3, [pc, #196]	; (800ca7c <HAL_SPI_MspInit+0x27c>)
 800c9b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c9ba:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800c9bc:	4b2f      	ldr	r3, [pc, #188]	; (800ca7c <HAL_SPI_MspInit+0x27c>)
 800c9be:	2200      	movs	r2, #0
 800c9c0:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800c9c2:	4b2e      	ldr	r3, [pc, #184]	; (800ca7c <HAL_SPI_MspInit+0x27c>)
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 800c9c8:	4b2c      	ldr	r3, [pc, #176]	; (800ca7c <HAL_SPI_MspInit+0x27c>)
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800c9ce:	4b2b      	ldr	r3, [pc, #172]	; (800ca7c <HAL_SPI_MspInit+0x27c>)
 800c9d0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c9d4:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c9d6:	4b29      	ldr	r3, [pc, #164]	; (800ca7c <HAL_SPI_MspInit+0x27c>)
 800c9d8:	2200      	movs	r2, #0
 800c9da:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800c9dc:	4827      	ldr	r0, [pc, #156]	; (800ca7c <HAL_SPI_MspInit+0x27c>)
 800c9de:	f7f4 ff77 	bl	80018d0 <HAL_DMA_Init>
 800c9e2:	4603      	mov	r3, r0
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d001      	beq.n	800c9ec <HAL_SPI_MspInit+0x1ec>
      Error_Handler();
 800c9e8:	f7ff f9ef 	bl	800bdca <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	4a23      	ldr	r2, [pc, #140]	; (800ca7c <HAL_SPI_MspInit+0x27c>)
 800c9f0:	64da      	str	r2, [r3, #76]	; 0x4c
 800c9f2:	4a22      	ldr	r2, [pc, #136]	; (800ca7c <HAL_SPI_MspInit+0x27c>)
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800c9f8:	4b22      	ldr	r3, [pc, #136]	; (800ca84 <HAL_SPI_MspInit+0x284>)
 800c9fa:	4a23      	ldr	r2, [pc, #140]	; (800ca88 <HAL_SPI_MspInit+0x288>)
 800c9fc:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800c9fe:	4b21      	ldr	r3, [pc, #132]	; (800ca84 <HAL_SPI_MspInit+0x284>)
 800ca00:	2200      	movs	r2, #0
 800ca02:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ca04:	4b1f      	ldr	r3, [pc, #124]	; (800ca84 <HAL_SPI_MspInit+0x284>)
 800ca06:	2240      	movs	r2, #64	; 0x40
 800ca08:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ca0a:	4b1e      	ldr	r3, [pc, #120]	; (800ca84 <HAL_SPI_MspInit+0x284>)
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800ca10:	4b1c      	ldr	r3, [pc, #112]	; (800ca84 <HAL_SPI_MspInit+0x284>)
 800ca12:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ca16:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ca18:	4b1a      	ldr	r3, [pc, #104]	; (800ca84 <HAL_SPI_MspInit+0x284>)
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ca1e:	4b19      	ldr	r3, [pc, #100]	; (800ca84 <HAL_SPI_MspInit+0x284>)
 800ca20:	2200      	movs	r2, #0
 800ca22:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800ca24:	4b17      	ldr	r3, [pc, #92]	; (800ca84 <HAL_SPI_MspInit+0x284>)
 800ca26:	2200      	movs	r2, #0
 800ca28:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800ca2a:	4b16      	ldr	r3, [pc, #88]	; (800ca84 <HAL_SPI_MspInit+0x284>)
 800ca2c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800ca30:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ca32:	4b14      	ldr	r3, [pc, #80]	; (800ca84 <HAL_SPI_MspInit+0x284>)
 800ca34:	2200      	movs	r2, #0
 800ca36:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800ca38:	4812      	ldr	r0, [pc, #72]	; (800ca84 <HAL_SPI_MspInit+0x284>)
 800ca3a:	f7f4 ff49 	bl	80018d0 <HAL_DMA_Init>
 800ca3e:	4603      	mov	r3, r0
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d001      	beq.n	800ca48 <HAL_SPI_MspInit+0x248>
      Error_Handler();
 800ca44:	f7ff f9c1 	bl	800bdca <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	4a0e      	ldr	r2, [pc, #56]	; (800ca84 <HAL_SPI_MspInit+0x284>)
 800ca4c:	649a      	str	r2, [r3, #72]	; 0x48
 800ca4e:	4a0d      	ldr	r2, [pc, #52]	; (800ca84 <HAL_SPI_MspInit+0x284>)
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	6393      	str	r3, [r2, #56]	; 0x38
}
 800ca54:	bf00      	nop
 800ca56:	3730      	adds	r7, #48	; 0x30
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	bd80      	pop	{r7, pc}
 800ca5c:	40003800 	.word	0x40003800
 800ca60:	40023800 	.word	0x40023800
 800ca64:	40020400 	.word	0x40020400
 800ca68:	20003250 	.word	0x20003250
 800ca6c:	40026058 	.word	0x40026058
 800ca70:	200036ac 	.word	0x200036ac
 800ca74:	40026070 	.word	0x40026070
 800ca78:	40003c00 	.word	0x40003c00
 800ca7c:	2000370c 	.word	0x2000370c
 800ca80:	40026010 	.word	0x40026010
 800ca84:	20003348 	.word	0x20003348
 800ca88:	40026088 	.word	0x40026088

0800ca8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800ca8c:	b480      	push	{r7}
 800ca8e:	b085      	sub	sp, #20
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ca9c:	d10e      	bne.n	800cabc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800ca9e:	2300      	movs	r3, #0
 800caa0:	60fb      	str	r3, [r7, #12]
 800caa2:	4a13      	ldr	r2, [pc, #76]	; (800caf0 <HAL_TIM_Base_MspInit+0x64>)
 800caa4:	4b12      	ldr	r3, [pc, #72]	; (800caf0 <HAL_TIM_Base_MspInit+0x64>)
 800caa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800caa8:	f043 0301 	orr.w	r3, r3, #1
 800caac:	6413      	str	r3, [r2, #64]	; 0x40
 800caae:	4b10      	ldr	r3, [pc, #64]	; (800caf0 <HAL_TIM_Base_MspInit+0x64>)
 800cab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cab2:	f003 0301 	and.w	r3, r3, #1
 800cab6:	60fb      	str	r3, [r7, #12]
 800cab8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800caba:	e012      	b.n	800cae2 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	4a0c      	ldr	r2, [pc, #48]	; (800caf4 <HAL_TIM_Base_MspInit+0x68>)
 800cac2:	4293      	cmp	r3, r2
 800cac4:	d10d      	bne.n	800cae2 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800cac6:	2300      	movs	r3, #0
 800cac8:	60bb      	str	r3, [r7, #8]
 800caca:	4a09      	ldr	r2, [pc, #36]	; (800caf0 <HAL_TIM_Base_MspInit+0x64>)
 800cacc:	4b08      	ldr	r3, [pc, #32]	; (800caf0 <HAL_TIM_Base_MspInit+0x64>)
 800cace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cad0:	f043 0302 	orr.w	r3, r3, #2
 800cad4:	6413      	str	r3, [r2, #64]	; 0x40
 800cad6:	4b06      	ldr	r3, [pc, #24]	; (800caf0 <HAL_TIM_Base_MspInit+0x64>)
 800cad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cada:	f003 0302 	and.w	r3, r3, #2
 800cade:	60bb      	str	r3, [r7, #8]
 800cae0:	68bb      	ldr	r3, [r7, #8]
}
 800cae2:	bf00      	nop
 800cae4:	3714      	adds	r7, #20
 800cae6:	46bd      	mov	sp, r7
 800cae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caec:	4770      	bx	lr
 800caee:	bf00      	nop
 800caf0:	40023800 	.word	0x40023800
 800caf4:	40000400 	.word	0x40000400

0800caf8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b08a      	sub	sp, #40	; 0x28
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cb00:	f107 0314 	add.w	r3, r7, #20
 800cb04:	2200      	movs	r2, #0
 800cb06:	601a      	str	r2, [r3, #0]
 800cb08:	605a      	str	r2, [r3, #4]
 800cb0a:	609a      	str	r2, [r3, #8]
 800cb0c:	60da      	str	r2, [r3, #12]
 800cb0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	4a47      	ldr	r2, [pc, #284]	; (800cc34 <HAL_UART_MspInit+0x13c>)
 800cb16:	4293      	cmp	r3, r2
 800cb18:	f040 8088 	bne.w	800cc2c <HAL_UART_MspInit+0x134>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	613b      	str	r3, [r7, #16]
 800cb20:	4a45      	ldr	r2, [pc, #276]	; (800cc38 <HAL_UART_MspInit+0x140>)
 800cb22:	4b45      	ldr	r3, [pc, #276]	; (800cc38 <HAL_UART_MspInit+0x140>)
 800cb24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb26:	f043 0320 	orr.w	r3, r3, #32
 800cb2a:	6453      	str	r3, [r2, #68]	; 0x44
 800cb2c:	4b42      	ldr	r3, [pc, #264]	; (800cc38 <HAL_UART_MspInit+0x140>)
 800cb2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb30:	f003 0320 	and.w	r3, r3, #32
 800cb34:	613b      	str	r3, [r7, #16]
 800cb36:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cb38:	2300      	movs	r3, #0
 800cb3a:	60fb      	str	r3, [r7, #12]
 800cb3c:	4a3e      	ldr	r2, [pc, #248]	; (800cc38 <HAL_UART_MspInit+0x140>)
 800cb3e:	4b3e      	ldr	r3, [pc, #248]	; (800cc38 <HAL_UART_MspInit+0x140>)
 800cb40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb42:	f043 0304 	orr.w	r3, r3, #4
 800cb46:	6313      	str	r3, [r2, #48]	; 0x30
 800cb48:	4b3b      	ldr	r3, [pc, #236]	; (800cc38 <HAL_UART_MspInit+0x140>)
 800cb4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb4c:	f003 0304 	and.w	r3, r3, #4
 800cb50:	60fb      	str	r3, [r7, #12]
 800cb52:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800cb54:	23c0      	movs	r3, #192	; 0xc0
 800cb56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb58:	2302      	movs	r3, #2
 800cb5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800cb5c:	2301      	movs	r3, #1
 800cb5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cb60:	2303      	movs	r3, #3
 800cb62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800cb64:	2308      	movs	r3, #8
 800cb66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cb68:	f107 0314 	add.w	r3, r7, #20
 800cb6c:	4619      	mov	r1, r3
 800cb6e:	4833      	ldr	r0, [pc, #204]	; (800cc3c <HAL_UART_MspInit+0x144>)
 800cb70:	f7f5 fa46 	bl	8002000 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800cb74:	4b32      	ldr	r3, [pc, #200]	; (800cc40 <HAL_UART_MspInit+0x148>)
 800cb76:	4a33      	ldr	r2, [pc, #204]	; (800cc44 <HAL_UART_MspInit+0x14c>)
 800cb78:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800cb7a:	4b31      	ldr	r3, [pc, #196]	; (800cc40 <HAL_UART_MspInit+0x148>)
 800cb7c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800cb80:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800cb82:	4b2f      	ldr	r3, [pc, #188]	; (800cc40 <HAL_UART_MspInit+0x148>)
 800cb84:	2200      	movs	r2, #0
 800cb86:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800cb88:	4b2d      	ldr	r3, [pc, #180]	; (800cc40 <HAL_UART_MspInit+0x148>)
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800cb8e:	4b2c      	ldr	r3, [pc, #176]	; (800cc40 <HAL_UART_MspInit+0x148>)
 800cb90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cb94:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800cb96:	4b2a      	ldr	r3, [pc, #168]	; (800cc40 <HAL_UART_MspInit+0x148>)
 800cb98:	2200      	movs	r2, #0
 800cb9a:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800cb9c:	4b28      	ldr	r3, [pc, #160]	; (800cc40 <HAL_UART_MspInit+0x148>)
 800cb9e:	2200      	movs	r2, #0
 800cba0:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800cba2:	4b27      	ldr	r3, [pc, #156]	; (800cc40 <HAL_UART_MspInit+0x148>)
 800cba4:	2200      	movs	r2, #0
 800cba6:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800cba8:	4b25      	ldr	r3, [pc, #148]	; (800cc40 <HAL_UART_MspInit+0x148>)
 800cbaa:	2200      	movs	r2, #0
 800cbac:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cbae:	4b24      	ldr	r3, [pc, #144]	; (800cc40 <HAL_UART_MspInit+0x148>)
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800cbb4:	4822      	ldr	r0, [pc, #136]	; (800cc40 <HAL_UART_MspInit+0x148>)
 800cbb6:	f7f4 fe8b 	bl	80018d0 <HAL_DMA_Init>
 800cbba:	4603      	mov	r3, r0
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d001      	beq.n	800cbc4 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800cbc0:	f7ff f903 	bl	800bdca <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	4a1e      	ldr	r2, [pc, #120]	; (800cc40 <HAL_UART_MspInit+0x148>)
 800cbc8:	635a      	str	r2, [r3, #52]	; 0x34
 800cbca:	4a1d      	ldr	r2, [pc, #116]	; (800cc40 <HAL_UART_MspInit+0x148>)
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream7;
 800cbd0:	4b1d      	ldr	r3, [pc, #116]	; (800cc48 <HAL_UART_MspInit+0x150>)
 800cbd2:	4a1e      	ldr	r2, [pc, #120]	; (800cc4c <HAL_UART_MspInit+0x154>)
 800cbd4:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800cbd6:	4b1c      	ldr	r3, [pc, #112]	; (800cc48 <HAL_UART_MspInit+0x150>)
 800cbd8:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800cbdc:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800cbde:	4b1a      	ldr	r3, [pc, #104]	; (800cc48 <HAL_UART_MspInit+0x150>)
 800cbe0:	2240      	movs	r2, #64	; 0x40
 800cbe2:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800cbe4:	4b18      	ldr	r3, [pc, #96]	; (800cc48 <HAL_UART_MspInit+0x150>)
 800cbe6:	2200      	movs	r2, #0
 800cbe8:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800cbea:	4b17      	ldr	r3, [pc, #92]	; (800cc48 <HAL_UART_MspInit+0x150>)
 800cbec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cbf0:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800cbf2:	4b15      	ldr	r3, [pc, #84]	; (800cc48 <HAL_UART_MspInit+0x150>)
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800cbf8:	4b13      	ldr	r3, [pc, #76]	; (800cc48 <HAL_UART_MspInit+0x150>)
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800cbfe:	4b12      	ldr	r3, [pc, #72]	; (800cc48 <HAL_UART_MspInit+0x150>)
 800cc00:	2200      	movs	r2, #0
 800cc02:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800cc04:	4b10      	ldr	r3, [pc, #64]	; (800cc48 <HAL_UART_MspInit+0x150>)
 800cc06:	2200      	movs	r2, #0
 800cc08:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800cc0a:	4b0f      	ldr	r3, [pc, #60]	; (800cc48 <HAL_UART_MspInit+0x150>)
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800cc10:	480d      	ldr	r0, [pc, #52]	; (800cc48 <HAL_UART_MspInit+0x150>)
 800cc12:	f7f4 fe5d 	bl	80018d0 <HAL_DMA_Init>
 800cc16:	4603      	mov	r3, r0
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d001      	beq.n	800cc20 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 800cc1c:	f7ff f8d5 	bl	800bdca <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	4a09      	ldr	r2, [pc, #36]	; (800cc48 <HAL_UART_MspInit+0x150>)
 800cc24:	631a      	str	r2, [r3, #48]	; 0x30
 800cc26:	4a08      	ldr	r2, [pc, #32]	; (800cc48 <HAL_UART_MspInit+0x150>)
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800cc2c:	bf00      	nop
 800cc2e:	3728      	adds	r7, #40	; 0x28
 800cc30:	46bd      	mov	sp, r7
 800cc32:	bd80      	pop	{r7, pc}
 800cc34:	40011400 	.word	0x40011400
 800cc38:	40023800 	.word	0x40023800
 800cc3c:	40020800 	.word	0x40020800
 800cc40:	200030e4 	.word	0x200030e4
 800cc44:	40026428 	.word	0x40026428
 800cc48:	200033a8 	.word	0x200033a8
 800cc4c:	400264b8 	.word	0x400264b8

0800cc50 <SVC_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800cc50:	b480      	push	{r7}
 800cc52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800cc54:	bf00      	nop
 800cc56:	46bd      	mov	sp, r7
 800cc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc5c:	4770      	bx	lr

0800cc5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800cc5e:	b480      	push	{r7}
 800cc60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800cc62:	bf00      	nop
 800cc64:	46bd      	mov	sp, r7
 800cc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6a:	4770      	bx	lr

0800cc6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800cc70:	f7f4 fa38 	bl	80010e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800cc74:	bf00      	nop
 800cc76:	bd80      	pop	{r7, pc}

0800cc78 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	/* This interrupt occurs when LIFTOFF_UMB Pin falls from 3.3V to GND (which means liftoff has occured)
	 *cancel same interrupt, activate post launch timer, update variable launch*/
	if(arm == 1){
 800cc7c:	4b08      	ldr	r3, [pc, #32]	; (800cca0 <EXTI1_IRQHandler+0x28>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	2b01      	cmp	r3, #1
 800cc82:	d108      	bne.n	800cc96 <EXTI1_IRQHandler+0x1e>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 800cc84:	2007      	movs	r0, #7
 800cc86:	f7f4 fe08 	bl	800189a <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Start_IT(&htim2);
 800cc8a:	4806      	ldr	r0, [pc, #24]	; (800cca4 <EXTI1_IRQHandler+0x2c>)
 800cc8c:	f7f9 f80f 	bl	8005cae <HAL_TIM_Base_Start_IT>
	launch = 1;
 800cc90:	4b05      	ldr	r3, [pc, #20]	; (800cca8 <EXTI1_IRQHandler+0x30>)
 800cc92:	2201      	movs	r2, #1
 800cc94:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800cc96:	2002      	movs	r0, #2
 800cc98:	f7f5 fb5e 	bl	8002358 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800cc9c:	bf00      	nop
 800cc9e:	bd80      	pop	{r7, pc}
 800cca0:	200005cc 	.word	0x200005cc
 800cca4:	200035f4 	.word	0x200035f4
 800cca8:	200005d0 	.word	0x200005d0

0800ccac <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 800ccb0:	4802      	ldr	r0, [pc, #8]	; (800ccbc <DMA1_Stream0_IRQHandler+0x10>)
 800ccb2:	f7f4 ff3d 	bl	8001b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800ccb6:	bf00      	nop
 800ccb8:	bd80      	pop	{r7, pc}
 800ccba:	bf00      	nop
 800ccbc:	2000370c 	.word	0x2000370c

0800ccc0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800ccc4:	4802      	ldr	r0, [pc, #8]	; (800ccd0 <DMA1_Stream3_IRQHandler+0x10>)
 800ccc6:	f7f4 ff33 	bl	8001b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800ccca:	bf00      	nop
 800cccc:	bd80      	pop	{r7, pc}
 800ccce:	bf00      	nop
 800ccd0:	20003250 	.word	0x20003250

0800ccd4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800ccd8:	4802      	ldr	r0, [pc, #8]	; (800cce4 <DMA1_Stream4_IRQHandler+0x10>)
 800ccda:	f7f4 ff29 	bl	8001b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800ccde:	bf00      	nop
 800cce0:	bd80      	pop	{r7, pc}
 800cce2:	bf00      	nop
 800cce4:	200036ac 	.word	0x200036ac

0800cce8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800ccec:	4802      	ldr	r0, [pc, #8]	; (800ccf8 <DMA1_Stream5_IRQHandler+0x10>)
 800ccee:	f7f4 ff1f 	bl	8001b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800ccf2:	bf00      	nop
 800ccf4:	bd80      	pop	{r7, pc}
 800ccf6:	bf00      	nop
 800ccf8:	20003348 	.word	0x20003348

0800ccfc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(arm == 1){sample = 1;}
 800cd00:	4b06      	ldr	r3, [pc, #24]	; (800cd1c <EXTI9_5_IRQHandler+0x20>)
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	2b01      	cmp	r3, #1
 800cd06:	d102      	bne.n	800cd0e <EXTI9_5_IRQHandler+0x12>
 800cd08:	4b05      	ldr	r3, [pc, #20]	; (800cd20 <EXTI9_5_IRQHandler+0x24>)
 800cd0a:	2201      	movs	r2, #1
 800cd0c:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800cd0e:	f44f 7080 	mov.w	r0, #256	; 0x100
 800cd12:	f7f5 fb21 	bl	8002358 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800cd16:	bf00      	nop
 800cd18:	bd80      	pop	{r7, pc}
 800cd1a:	bf00      	nop
 800cd1c:	200005cc 	.word	0x200005cc
 800cd20:	200005d4 	.word	0x200005d4

0800cd24 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800cd28:	4802      	ldr	r0, [pc, #8]	; (800cd34 <SDIO_IRQHandler+0x10>)
 800cd2a:	f7f7 f99b 	bl	8004064 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800cd2e:	bf00      	nop
 800cd30:	bd80      	pop	{r7, pc}
 800cd32:	bf00      	nop
 800cd34:	20003530 	.word	0x20003530

0800cd38 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800cd3c:	4802      	ldr	r0, [pc, #8]	; (800cd48 <DMA2_Stream0_IRQHandler+0x10>)
 800cd3e:	f7f4 fef7 	bl	8001b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800cd42:	bf00      	nop
 800cd44:	bd80      	pop	{r7, pc}
 800cd46:	bf00      	nop
 800cd48:	20003450 	.word	0x20003450

0800cd4c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800cd50:	4802      	ldr	r0, [pc, #8]	; (800cd5c <DMA2_Stream1_IRQHandler+0x10>)
 800cd52:	f7f4 feed 	bl	8001b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800cd56:	bf00      	nop
 800cd58:	bd80      	pop	{r7, pc}
 800cd5a:	bf00      	nop
 800cd5c:	200030e4 	.word	0x200030e4

0800cd60 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800cd64:	4802      	ldr	r0, [pc, #8]	; (800cd70 <DMA2_Stream2_IRQHandler+0x10>)
 800cd66:	f7f4 fee3 	bl	8001b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800cd6a:	bf00      	nop
 800cd6c:	bd80      	pop	{r7, pc}
 800cd6e:	bf00      	nop
 800cd70:	2000364c 	.word	0x2000364c

0800cd74 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800cd78:	4802      	ldr	r0, [pc, #8]	; (800cd84 <DMA2_Stream3_IRQHandler+0x10>)
 800cd7a:	f7f4 fed9 	bl	8001b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800cd7e:	bf00      	nop
 800cd80:	bd80      	pop	{r7, pc}
 800cd82:	bf00      	nop
 800cd84:	20003084 	.word	0x20003084

0800cd88 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800cd8c:	4802      	ldr	r0, [pc, #8]	; (800cd98 <DMA2_Stream6_IRQHandler+0x10>)
 800cd8e:	f7f4 fecf 	bl	8001b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800cd92:	bf00      	nop
 800cd94:	bd80      	pop	{r7, pc}
 800cd96:	bf00      	nop
 800cd98:	200034d0 	.word	0x200034d0

0800cd9c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800cda0:	4802      	ldr	r0, [pc, #8]	; (800cdac <DMA2_Stream7_IRQHandler+0x10>)
 800cda2:	f7f4 fec5 	bl	8001b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800cda6:	bf00      	nop
 800cda8:	bd80      	pop	{r7, pc}
 800cdaa:	bf00      	nop
 800cdac:	200033a8 	.word	0x200033a8

0800cdb0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800cdb0:	b590      	push	{r4, r7, lr}
 800cdb2:	b087      	sub	sp, #28
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	60f8      	str	r0, [r7, #12]
 800cdb8:	60b9      	str	r1, [r7, #8]
 800cdba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	617b      	str	r3, [r7, #20]
 800cdc0:	e00a      	b.n	800cdd8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800cdc2:	68bc      	ldr	r4, [r7, #8]
 800cdc4:	1c63      	adds	r3, r4, #1
 800cdc6:	60bb      	str	r3, [r7, #8]
 800cdc8:	f3af 8000 	nop.w
 800cdcc:	4603      	mov	r3, r0
 800cdce:	b2db      	uxtb	r3, r3
 800cdd0:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800cdd2:	697b      	ldr	r3, [r7, #20]
 800cdd4:	3301      	adds	r3, #1
 800cdd6:	617b      	str	r3, [r7, #20]
 800cdd8:	697a      	ldr	r2, [r7, #20]
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	429a      	cmp	r2, r3
 800cdde:	dbf0      	blt.n	800cdc2 <_read+0x12>
	}

return len;
 800cde0:	687b      	ldr	r3, [r7, #4]
}
 800cde2:	4618      	mov	r0, r3
 800cde4:	371c      	adds	r7, #28
 800cde6:	46bd      	mov	sp, r7
 800cde8:	bd90      	pop	{r4, r7, pc}

0800cdea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800cdea:	b580      	push	{r7, lr}
 800cdec:	b086      	sub	sp, #24
 800cdee:	af00      	add	r7, sp, #0
 800cdf0:	60f8      	str	r0, [r7, #12]
 800cdf2:	60b9      	str	r1, [r7, #8]
 800cdf4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	617b      	str	r3, [r7, #20]
 800cdfa:	e009      	b.n	800ce10 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800cdfc:	68bb      	ldr	r3, [r7, #8]
 800cdfe:	1c5a      	adds	r2, r3, #1
 800ce00:	60ba      	str	r2, [r7, #8]
 800ce02:	781b      	ldrb	r3, [r3, #0]
 800ce04:	4618      	mov	r0, r3
 800ce06:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ce0a:	697b      	ldr	r3, [r7, #20]
 800ce0c:	3301      	adds	r3, #1
 800ce0e:	617b      	str	r3, [r7, #20]
 800ce10:	697a      	ldr	r2, [r7, #20]
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	429a      	cmp	r2, r3
 800ce16:	dbf1      	blt.n	800cdfc <_write+0x12>
	}
	return len;
 800ce18:	687b      	ldr	r3, [r7, #4]
}
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	3718      	adds	r7, #24
 800ce1e:	46bd      	mov	sp, r7
 800ce20:	bd80      	pop	{r7, pc}
	...

0800ce24 <_sbrk>:

caddr_t _sbrk(int incr)
{
 800ce24:	b580      	push	{r7, lr}
 800ce26:	b084      	sub	sp, #16
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800ce2c:	4b11      	ldr	r3, [pc, #68]	; (800ce74 <_sbrk+0x50>)
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d102      	bne.n	800ce3a <_sbrk+0x16>
		heap_end = &end;
 800ce34:	4b0f      	ldr	r3, [pc, #60]	; (800ce74 <_sbrk+0x50>)
 800ce36:	4a10      	ldr	r2, [pc, #64]	; (800ce78 <_sbrk+0x54>)
 800ce38:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800ce3a:	4b0e      	ldr	r3, [pc, #56]	; (800ce74 <_sbrk+0x50>)
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800ce40:	4b0c      	ldr	r3, [pc, #48]	; (800ce74 <_sbrk+0x50>)
 800ce42:	681a      	ldr	r2, [r3, #0]
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	4413      	add	r3, r2
 800ce48:	466a      	mov	r2, sp
 800ce4a:	4293      	cmp	r3, r2
 800ce4c:	d907      	bls.n	800ce5e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800ce4e:	f001 fb07 	bl	800e460 <__errno>
 800ce52:	4602      	mov	r2, r0
 800ce54:	230c      	movs	r3, #12
 800ce56:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800ce58:	f04f 33ff 	mov.w	r3, #4294967295
 800ce5c:	e006      	b.n	800ce6c <_sbrk+0x48>
	}

	heap_end += incr;
 800ce5e:	4b05      	ldr	r3, [pc, #20]	; (800ce74 <_sbrk+0x50>)
 800ce60:	681a      	ldr	r2, [r3, #0]
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	4413      	add	r3, r2
 800ce66:	4a03      	ldr	r2, [pc, #12]	; (800ce74 <_sbrk+0x50>)
 800ce68:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800ce6a:	68fb      	ldr	r3, [r7, #12]
}
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	3710      	adds	r7, #16
 800ce70:	46bd      	mov	sp, r7
 800ce72:	bd80      	pop	{r7, pc}
 800ce74:	200007e4 	.word	0x200007e4
 800ce78:	20003858 	.word	0x20003858

0800ce7c <_close>:

int _close(int file)
{
 800ce7c:	b480      	push	{r7}
 800ce7e:	b083      	sub	sp, #12
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
	return -1;
 800ce84:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ce88:	4618      	mov	r0, r3
 800ce8a:	370c      	adds	r7, #12
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce92:	4770      	bx	lr

0800ce94 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800ce94:	b480      	push	{r7}
 800ce96:	b083      	sub	sp, #12
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
 800ce9c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800cea4:	605a      	str	r2, [r3, #4]
	return 0;
 800cea6:	2300      	movs	r3, #0
}
 800cea8:	4618      	mov	r0, r3
 800ceaa:	370c      	adds	r7, #12
 800ceac:	46bd      	mov	sp, r7
 800ceae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb2:	4770      	bx	lr

0800ceb4 <_isatty>:

int _isatty(int file)
{
 800ceb4:	b480      	push	{r7}
 800ceb6:	b083      	sub	sp, #12
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
	return 1;
 800cebc:	2301      	movs	r3, #1
}
 800cebe:	4618      	mov	r0, r3
 800cec0:	370c      	adds	r7, #12
 800cec2:	46bd      	mov	sp, r7
 800cec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec8:	4770      	bx	lr

0800ceca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800ceca:	b480      	push	{r7}
 800cecc:	b085      	sub	sp, #20
 800cece:	af00      	add	r7, sp, #0
 800ced0:	60f8      	str	r0, [r7, #12]
 800ced2:	60b9      	str	r1, [r7, #8]
 800ced4:	607a      	str	r2, [r7, #4]
	return 0;
 800ced6:	2300      	movs	r3, #0
}
 800ced8:	4618      	mov	r0, r3
 800ceda:	3714      	adds	r7, #20
 800cedc:	46bd      	mov	sp, r7
 800cede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee2:	4770      	bx	lr

0800cee4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800cee4:	b480      	push	{r7}
 800cee6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800cee8:	4a16      	ldr	r2, [pc, #88]	; (800cf44 <SystemInit+0x60>)
 800ceea:	4b16      	ldr	r3, [pc, #88]	; (800cf44 <SystemInit+0x60>)
 800ceec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cef0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cef4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800cef8:	4a13      	ldr	r2, [pc, #76]	; (800cf48 <SystemInit+0x64>)
 800cefa:	4b13      	ldr	r3, [pc, #76]	; (800cf48 <SystemInit+0x64>)
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	f043 0301 	orr.w	r3, r3, #1
 800cf02:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800cf04:	4b10      	ldr	r3, [pc, #64]	; (800cf48 <SystemInit+0x64>)
 800cf06:	2200      	movs	r2, #0
 800cf08:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800cf0a:	4a0f      	ldr	r2, [pc, #60]	; (800cf48 <SystemInit+0x64>)
 800cf0c:	4b0e      	ldr	r3, [pc, #56]	; (800cf48 <SystemInit+0x64>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800cf14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cf18:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800cf1a:	4b0b      	ldr	r3, [pc, #44]	; (800cf48 <SystemInit+0x64>)
 800cf1c:	4a0b      	ldr	r2, [pc, #44]	; (800cf4c <SystemInit+0x68>)
 800cf1e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800cf20:	4a09      	ldr	r2, [pc, #36]	; (800cf48 <SystemInit+0x64>)
 800cf22:	4b09      	ldr	r3, [pc, #36]	; (800cf48 <SystemInit+0x64>)
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cf2a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800cf2c:	4b06      	ldr	r3, [pc, #24]	; (800cf48 <SystemInit+0x64>)
 800cf2e:	2200      	movs	r2, #0
 800cf30:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800cf32:	4b04      	ldr	r3, [pc, #16]	; (800cf44 <SystemInit+0x60>)
 800cf34:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800cf38:	609a      	str	r2, [r3, #8]
#endif
}
 800cf3a:	bf00      	nop
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf42:	4770      	bx	lr
 800cf44:	e000ed00 	.word	0xe000ed00
 800cf48:	40023800 	.word	0x40023800
 800cf4c:	24003010 	.word	0x24003010

0800cf50 <gpsSelect>:
static uint8_t gpsbuf[TOTAL_BUFFER_LENGTH] = {0};


/*Function definitions*/
void gpsSelect()
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	af00      	add	r7, sp, #0
	//Hold Chip select pin for GPS low to select the chip
	HAL_GPIO_WritePin(NSS_GPS_GPIO_Port, NSS_GPS_Pin, GPIO_PIN_RESET);
 800cf54:	2200      	movs	r2, #0
 800cf56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800cf5a:	4802      	ldr	r0, [pc, #8]	; (800cf64 <gpsSelect+0x14>)
 800cf5c:	f7f5 f9e2 	bl	8002324 <HAL_GPIO_WritePin>
}
 800cf60:	bf00      	nop
 800cf62:	bd80      	pop	{r7, pc}
 800cf64:	40020000 	.word	0x40020000

0800cf68 <gpsDeselect>:


void gpsDeselect()
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	af00      	add	r7, sp, #0
	//Hold Chip select pin for GPS low to select the chip
	HAL_GPIO_WritePin(NSS_GPS_GPIO_Port, NSS_GPS_Pin, GPIO_PIN_SET);
 800cf6c:	2201      	movs	r2, #1
 800cf6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800cf72:	4802      	ldr	r0, [pc, #8]	; (800cf7c <gpsDeselect+0x14>)
 800cf74:	f7f5 f9d6 	bl	8002324 <HAL_GPIO_WritePin>
}
 800cf78:	bf00      	nop
 800cf7a:	bd80      	pop	{r7, pc}
 800cf7c:	40020000 	.word	0x40020000

0800cf80 <GPS_ReceiveRawPacket>:


void GPS_ReceiveRawPacket(SPI_HandleTypeDef * spiHandle)
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 800cf86:	af02      	add	r7, sp, #8
 800cf88:	1d3b      	adds	r3, r7, #4
 800cf8a:	6018      	str	r0, [r3, #0]
	uint8_t TxBuffer[TOTAL_BUFFER_LENGTH];
	memset(TxBuffer, 255, sizeof(TxBuffer));
 800cf8c:	f107 0308 	add.w	r3, r7, #8
 800cf90:	f44f 7216 	mov.w	r2, #600	; 0x258
 800cf94:	21ff      	movs	r1, #255	; 0xff
 800cf96:	4618      	mov	r0, r3
 800cf98:	f001 fac3 	bl	800e522 <memset>
	if(HAL_SPI_TransmitReceive(spiHandle, 255, &gpsbuf, (uint16_t)TOTAL_BUFFER_LENGTH,100) == HAL_OK)
 800cf9c:	1d38      	adds	r0, r7, #4
 800cf9e:	2364      	movs	r3, #100	; 0x64
 800cfa0:	9300      	str	r3, [sp, #0]
 800cfa2:	f44f 7316 	mov.w	r3, #600	; 0x258
 800cfa6:	4a08      	ldr	r2, [pc, #32]	; (800cfc8 <GPS_ReceiveRawPacket+0x48>)
 800cfa8:	21ff      	movs	r1, #255	; 0xff
 800cfaa:	6800      	ldr	r0, [r0, #0]
 800cfac:	f7f8 fba3 	bl	80056f6 <HAL_SPI_TransmitReceive>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d002      	beq.n	800cfbc <GPS_ReceiveRawPacket+0x3c>
//			separatePackets();
//		}
	}
	else
	{
		printf("Error receiving bytes!");
 800cfb6:	4805      	ldr	r0, [pc, #20]	; (800cfcc <GPS_ReceiveRawPacket+0x4c>)
 800cfb8:	f001 fabc 	bl	800e534 <iprintf>
	}
	//return &gpsbuf[0];
}
 800cfbc:	bf00      	nop
 800cfbe:	f507 7718 	add.w	r7, r7, #608	; 0x260
 800cfc2:	46bd      	mov	sp, r7
 800cfc4:	bd80      	pop	{r7, pc}
 800cfc6:	bf00      	nop
 800cfc8:	20000db4 	.word	0x20000db4
 800cfcc:	0800f7c4 	.word	0x0800f7c4

0800cfd0 <GPS_ProcessRawPacket>:



gpsParsedPacketTypeDef * GPS_ProcessRawPacket(void)
{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	b084      	sub	sp, #16
 800cfd4:	af00      	add	r7, sp, #0
	uint8_t sizeOfParsedPacketStruct;
	uint8_t parsePacketsNow = false;
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	73fb      	strb	r3, [r7, #15]

	//all packets are received here
	memset(copyBuffer, 0, sizeof(copyBuffer));
 800cfda:	f44f 7216 	mov.w	r2, #600	; 0x258
 800cfde:	2100      	movs	r1, #0
 800cfe0:	4819      	ldr	r0, [pc, #100]	; (800d048 <GPS_ProcessRawPacket+0x78>)
 800cfe2:	f001 fa9e 	bl	800e522 <memset>
	//now copy the buffer
	for(int i = 0; i < TOTAL_BUFFER_LENGTH; i++)
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	60bb      	str	r3, [r7, #8]
 800cfea:	e00b      	b.n	800d004 <GPS_ProcessRawPacket+0x34>
	{
		copyBuffer[i] = gpsbuf[i];
 800cfec:	4a17      	ldr	r2, [pc, #92]	; (800d04c <GPS_ProcessRawPacket+0x7c>)
 800cfee:	68bb      	ldr	r3, [r7, #8]
 800cff0:	4413      	add	r3, r2
 800cff2:	7819      	ldrb	r1, [r3, #0]
 800cff4:	4a14      	ldr	r2, [pc, #80]	; (800d048 <GPS_ProcessRawPacket+0x78>)
 800cff6:	68bb      	ldr	r3, [r7, #8]
 800cff8:	4413      	add	r3, r2
 800cffa:	460a      	mov	r2, r1
 800cffc:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < TOTAL_BUFFER_LENGTH; i++)
 800cffe:	68bb      	ldr	r3, [r7, #8]
 800d000:	3301      	adds	r3, #1
 800d002:	60bb      	str	r3, [r7, #8]
 800d004:	68bb      	ldr	r3, [r7, #8]
 800d006:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800d00a:	dbef      	blt.n	800cfec <GPS_ProcessRawPacket+0x1c>
	}
	//check first ten bytes to prevent parsing unnecessarily in case there is some garbage present in the buffer
	for(int i = 0; i < 20; i++)
 800d00c:	2300      	movs	r3, #0
 800d00e:	607b      	str	r3, [r7, #4]
 800d010:	e00b      	b.n	800d02a <GPS_ProcessRawPacket+0x5a>
	{
		if(copyBuffer[i] == '$')
 800d012:	4a0d      	ldr	r2, [pc, #52]	; (800d048 <GPS_ProcessRawPacket+0x78>)
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	4413      	add	r3, r2
 800d018:	781b      	ldrb	r3, [r3, #0]
 800d01a:	2b24      	cmp	r3, #36	; 0x24
 800d01c:	d102      	bne.n	800d024 <GPS_ProcessRawPacket+0x54>
		{
			parsePacketsNow = true;
 800d01e:	2301      	movs	r3, #1
 800d020:	73fb      	strb	r3, [r7, #15]
			break;
 800d022:	e005      	b.n	800d030 <GPS_ProcessRawPacket+0x60>
	for(int i = 0; i < 20; i++)
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	3301      	adds	r3, #1
 800d028:	607b      	str	r3, [r7, #4]
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	2b13      	cmp	r3, #19
 800d02e:	ddf0      	ble.n	800d012 <GPS_ProcessRawPacket+0x42>
		}
	}
	if(parsePacketsNow == true)
 800d030:	7bfb      	ldrb	r3, [r7, #15]
 800d032:	2b01      	cmp	r3, #1
 800d034:	d103      	bne.n	800d03e <GPS_ProcessRawPacket+0x6e>
	{
		sizeOfParsedPacketStruct = sizeof(parsedPacketData);
 800d036:	2324      	movs	r3, #36	; 0x24
 800d038:	70fb      	strb	r3, [r7, #3]
		//call this function after every chunk of packets
		separatePackets();
 800d03a:	f000 f80b 	bl	800d054 <separatePackets>
	}
	return &parsedPacketData;
 800d03e:	4b04      	ldr	r3, [pc, #16]	; (800d050 <GPS_ProcessRawPacket+0x80>)
}
 800d040:	4618      	mov	r0, r3
 800d042:	3710      	adds	r7, #16
 800d044:	46bd      	mov	sp, r7
 800d046:	bd80      	pop	{r7, pc}
 800d048:	200007e8 	.word	0x200007e8
 800d04c:	20000db4 	.word	0x20000db4
 800d050:	20003830 	.word	0x20003830

0800d054 <separatePackets>:




void separatePackets(void)
{
 800d054:	b580      	push	{r7, lr}
 800d056:	b082      	sub	sp, #8
 800d058:	af00      	add	r7, sp, #0
	uint8_t receivedPacketCount = 0;
 800d05a:	2300      	movs	r3, #0
 800d05c:	71fb      	strb	r3, [r7, #7]
	//clear the storage
	memset(&parsedPacketData, 0, sizeof(parsedPacketData));
 800d05e:	2224      	movs	r2, #36	; 0x24
 800d060:	2100      	movs	r1, #0
 800d062:	4888      	ldr	r0, [pc, #544]	; (800d284 <separatePackets+0x230>)
 800d064:	f001 fa5d 	bl	800e522 <memset>

	for(int i = 0; i < TOTAL_BUFFER_LENGTH; i++)
 800d068:	2300      	movs	r3, #0
 800d06a:	603b      	str	r3, [r7, #0]
 800d06c:	e0fe      	b.n	800d26c <separatePackets+0x218>
	{
		if(copyBuffer[i] == '$')
 800d06e:	4a86      	ldr	r2, [pc, #536]	; (800d288 <separatePackets+0x234>)
 800d070:	683b      	ldr	r3, [r7, #0]
 800d072:	4413      	add	r3, r2
 800d074:	781b      	ldrb	r3, [r3, #0]
 800d076:	2b24      	cmp	r3, #36	; 0x24
 800d078:	f040 80f5 	bne.w	800d266 <separatePackets+0x212>
		{
			if(receivedPacketCount == 0)
 800d07c:	79fb      	ldrb	r3, [r7, #7]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d112      	bne.n	800d0a8 <separatePackets+0x54>
			{
				//sentence1 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence1[0], '\r');
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	4a80      	ldr	r2, [pc, #512]	; (800d288 <separatePackets+0x234>)
 800d086:	4413      	add	r3, r2
 800d088:	220d      	movs	r2, #13
 800d08a:	4980      	ldr	r1, [pc, #512]	; (800d28c <separatePackets+0x238>)
 800d08c:	4618      	mov	r0, r3
 800d08e:	f000 fb33 	bl	800d6f8 <gpsStrCpyCh>
 800d092:	4603      	mov	r3, r0
 800d094:	461a      	mov	r2, r3
 800d096:	683b      	ldr	r3, [r7, #0]
 800d098:	4413      	add	r3, r2
 800d09a:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 1;
 800d09c:	2301      	movs	r3, #1
 800d09e:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence1[0]);
 800d0a0:	487a      	ldr	r0, [pc, #488]	; (800d28c <separatePackets+0x238>)
 800d0a2:	f000 faa1 	bl	800d5e8 <parseReceivedPackets>
 800d0a6:	e0de      	b.n	800d266 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 1)
 800d0a8:	79fb      	ldrb	r3, [r7, #7]
 800d0aa:	2b01      	cmp	r3, #1
 800d0ac:	d112      	bne.n	800d0d4 <separatePackets+0x80>
			{
//				sentence2 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence2[0], '\r');
 800d0ae:	683b      	ldr	r3, [r7, #0]
 800d0b0:	4a75      	ldr	r2, [pc, #468]	; (800d288 <separatePackets+0x234>)
 800d0b2:	4413      	add	r3, r2
 800d0b4:	220d      	movs	r2, #13
 800d0b6:	4976      	ldr	r1, [pc, #472]	; (800d290 <separatePackets+0x23c>)
 800d0b8:	4618      	mov	r0, r3
 800d0ba:	f000 fb1d 	bl	800d6f8 <gpsStrCpyCh>
 800d0be:	4603      	mov	r3, r0
 800d0c0:	461a      	mov	r2, r3
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	4413      	add	r3, r2
 800d0c6:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 2;
 800d0c8:	2302      	movs	r3, #2
 800d0ca:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence2[0]);
 800d0cc:	4870      	ldr	r0, [pc, #448]	; (800d290 <separatePackets+0x23c>)
 800d0ce:	f000 fa8b 	bl	800d5e8 <parseReceivedPackets>
 800d0d2:	e0c8      	b.n	800d266 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 2)
 800d0d4:	79fb      	ldrb	r3, [r7, #7]
 800d0d6:	2b02      	cmp	r3, #2
 800d0d8:	d112      	bne.n	800d100 <separatePackets+0xac>
			{
//				sentence3 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence3[0], '\r');
 800d0da:	683b      	ldr	r3, [r7, #0]
 800d0dc:	4a6a      	ldr	r2, [pc, #424]	; (800d288 <separatePackets+0x234>)
 800d0de:	4413      	add	r3, r2
 800d0e0:	220d      	movs	r2, #13
 800d0e2:	496c      	ldr	r1, [pc, #432]	; (800d294 <separatePackets+0x240>)
 800d0e4:	4618      	mov	r0, r3
 800d0e6:	f000 fb07 	bl	800d6f8 <gpsStrCpyCh>
 800d0ea:	4603      	mov	r3, r0
 800d0ec:	461a      	mov	r2, r3
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	4413      	add	r3, r2
 800d0f2:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 3;
 800d0f4:	2303      	movs	r3, #3
 800d0f6:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence3[0]);
 800d0f8:	4866      	ldr	r0, [pc, #408]	; (800d294 <separatePackets+0x240>)
 800d0fa:	f000 fa75 	bl	800d5e8 <parseReceivedPackets>
 800d0fe:	e0b2      	b.n	800d266 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 3)
 800d100:	79fb      	ldrb	r3, [r7, #7]
 800d102:	2b03      	cmp	r3, #3
 800d104:	d112      	bne.n	800d12c <separatePackets+0xd8>
			{
//				sentence4 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence4[0], '\r');
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	4a5f      	ldr	r2, [pc, #380]	; (800d288 <separatePackets+0x234>)
 800d10a:	4413      	add	r3, r2
 800d10c:	220d      	movs	r2, #13
 800d10e:	4962      	ldr	r1, [pc, #392]	; (800d298 <separatePackets+0x244>)
 800d110:	4618      	mov	r0, r3
 800d112:	f000 faf1 	bl	800d6f8 <gpsStrCpyCh>
 800d116:	4603      	mov	r3, r0
 800d118:	461a      	mov	r2, r3
 800d11a:	683b      	ldr	r3, [r7, #0]
 800d11c:	4413      	add	r3, r2
 800d11e:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 4;
 800d120:	2304      	movs	r3, #4
 800d122:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence4[0]);
 800d124:	485c      	ldr	r0, [pc, #368]	; (800d298 <separatePackets+0x244>)
 800d126:	f000 fa5f 	bl	800d5e8 <parseReceivedPackets>
 800d12a:	e09c      	b.n	800d266 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 4)
 800d12c:	79fb      	ldrb	r3, [r7, #7]
 800d12e:	2b04      	cmp	r3, #4
 800d130:	d112      	bne.n	800d158 <separatePackets+0x104>
			{
//				sentence5 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence5[0], '\r');
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	4a54      	ldr	r2, [pc, #336]	; (800d288 <separatePackets+0x234>)
 800d136:	4413      	add	r3, r2
 800d138:	220d      	movs	r2, #13
 800d13a:	4958      	ldr	r1, [pc, #352]	; (800d29c <separatePackets+0x248>)
 800d13c:	4618      	mov	r0, r3
 800d13e:	f000 fadb 	bl	800d6f8 <gpsStrCpyCh>
 800d142:	4603      	mov	r3, r0
 800d144:	461a      	mov	r2, r3
 800d146:	683b      	ldr	r3, [r7, #0]
 800d148:	4413      	add	r3, r2
 800d14a:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 5;
 800d14c:	2305      	movs	r3, #5
 800d14e:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence5[0]);
 800d150:	4852      	ldr	r0, [pc, #328]	; (800d29c <separatePackets+0x248>)
 800d152:	f000 fa49 	bl	800d5e8 <parseReceivedPackets>
 800d156:	e086      	b.n	800d266 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 5)
 800d158:	79fb      	ldrb	r3, [r7, #7]
 800d15a:	2b05      	cmp	r3, #5
 800d15c:	d112      	bne.n	800d184 <separatePackets+0x130>
			{
//				sentence6 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence6[0], '\r');
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	4a49      	ldr	r2, [pc, #292]	; (800d288 <separatePackets+0x234>)
 800d162:	4413      	add	r3, r2
 800d164:	220d      	movs	r2, #13
 800d166:	494e      	ldr	r1, [pc, #312]	; (800d2a0 <separatePackets+0x24c>)
 800d168:	4618      	mov	r0, r3
 800d16a:	f000 fac5 	bl	800d6f8 <gpsStrCpyCh>
 800d16e:	4603      	mov	r3, r0
 800d170:	461a      	mov	r2, r3
 800d172:	683b      	ldr	r3, [r7, #0]
 800d174:	4413      	add	r3, r2
 800d176:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 6;
 800d178:	2306      	movs	r3, #6
 800d17a:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence6[0]);
 800d17c:	4848      	ldr	r0, [pc, #288]	; (800d2a0 <separatePackets+0x24c>)
 800d17e:	f000 fa33 	bl	800d5e8 <parseReceivedPackets>
 800d182:	e070      	b.n	800d266 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 6)
 800d184:	79fb      	ldrb	r3, [r7, #7]
 800d186:	2b06      	cmp	r3, #6
 800d188:	d112      	bne.n	800d1b0 <separatePackets+0x15c>
			{
//				sentence7 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence7[0], '\r');
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	4a3e      	ldr	r2, [pc, #248]	; (800d288 <separatePackets+0x234>)
 800d18e:	4413      	add	r3, r2
 800d190:	220d      	movs	r2, #13
 800d192:	4944      	ldr	r1, [pc, #272]	; (800d2a4 <separatePackets+0x250>)
 800d194:	4618      	mov	r0, r3
 800d196:	f000 faaf 	bl	800d6f8 <gpsStrCpyCh>
 800d19a:	4603      	mov	r3, r0
 800d19c:	461a      	mov	r2, r3
 800d19e:	683b      	ldr	r3, [r7, #0]
 800d1a0:	4413      	add	r3, r2
 800d1a2:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 7;
 800d1a4:	2307      	movs	r3, #7
 800d1a6:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence7[0]);
 800d1a8:	483e      	ldr	r0, [pc, #248]	; (800d2a4 <separatePackets+0x250>)
 800d1aa:	f000 fa1d 	bl	800d5e8 <parseReceivedPackets>
 800d1ae:	e05a      	b.n	800d266 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 7)
 800d1b0:	79fb      	ldrb	r3, [r7, #7]
 800d1b2:	2b07      	cmp	r3, #7
 800d1b4:	d112      	bne.n	800d1dc <separatePackets+0x188>
			{
//				sentence7 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence8[0], '\r');
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	4a33      	ldr	r2, [pc, #204]	; (800d288 <separatePackets+0x234>)
 800d1ba:	4413      	add	r3, r2
 800d1bc:	220d      	movs	r2, #13
 800d1be:	493a      	ldr	r1, [pc, #232]	; (800d2a8 <separatePackets+0x254>)
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	f000 fa99 	bl	800d6f8 <gpsStrCpyCh>
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	461a      	mov	r2, r3
 800d1ca:	683b      	ldr	r3, [r7, #0]
 800d1cc:	4413      	add	r3, r2
 800d1ce:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 8;
 800d1d0:	2308      	movs	r3, #8
 800d1d2:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence8[0]);
 800d1d4:	4834      	ldr	r0, [pc, #208]	; (800d2a8 <separatePackets+0x254>)
 800d1d6:	f000 fa07 	bl	800d5e8 <parseReceivedPackets>
 800d1da:	e044      	b.n	800d266 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 8)
 800d1dc:	79fb      	ldrb	r3, [r7, #7]
 800d1de:	2b08      	cmp	r3, #8
 800d1e0:	d112      	bne.n	800d208 <separatePackets+0x1b4>
			{
//				sentence7 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence9[0], '\r');
 800d1e2:	683b      	ldr	r3, [r7, #0]
 800d1e4:	4a28      	ldr	r2, [pc, #160]	; (800d288 <separatePackets+0x234>)
 800d1e6:	4413      	add	r3, r2
 800d1e8:	220d      	movs	r2, #13
 800d1ea:	4930      	ldr	r1, [pc, #192]	; (800d2ac <separatePackets+0x258>)
 800d1ec:	4618      	mov	r0, r3
 800d1ee:	f000 fa83 	bl	800d6f8 <gpsStrCpyCh>
 800d1f2:	4603      	mov	r3, r0
 800d1f4:	461a      	mov	r2, r3
 800d1f6:	683b      	ldr	r3, [r7, #0]
 800d1f8:	4413      	add	r3, r2
 800d1fa:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 9;
 800d1fc:	2309      	movs	r3, #9
 800d1fe:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence9[0]);
 800d200:	482a      	ldr	r0, [pc, #168]	; (800d2ac <separatePackets+0x258>)
 800d202:	f000 f9f1 	bl	800d5e8 <parseReceivedPackets>
 800d206:	e02e      	b.n	800d266 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 9)
 800d208:	79fb      	ldrb	r3, [r7, #7]
 800d20a:	2b09      	cmp	r3, #9
 800d20c:	d112      	bne.n	800d234 <separatePackets+0x1e0>
			{
//				sentence7 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence10[0], '\r');
 800d20e:	683b      	ldr	r3, [r7, #0]
 800d210:	4a1d      	ldr	r2, [pc, #116]	; (800d288 <separatePackets+0x234>)
 800d212:	4413      	add	r3, r2
 800d214:	220d      	movs	r2, #13
 800d216:	4926      	ldr	r1, [pc, #152]	; (800d2b0 <separatePackets+0x25c>)
 800d218:	4618      	mov	r0, r3
 800d21a:	f000 fa6d 	bl	800d6f8 <gpsStrCpyCh>
 800d21e:	4603      	mov	r3, r0
 800d220:	461a      	mov	r2, r3
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	4413      	add	r3, r2
 800d226:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 10;
 800d228:	230a      	movs	r3, #10
 800d22a:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence10[0]);
 800d22c:	4820      	ldr	r0, [pc, #128]	; (800d2b0 <separatePackets+0x25c>)
 800d22e:	f000 f9db 	bl	800d5e8 <parseReceivedPackets>
 800d232:	e018      	b.n	800d266 <separatePackets+0x212>
			}
			else if(receivedPacketCount == 10)
 800d234:	79fb      	ldrb	r3, [r7, #7]
 800d236:	2b0a      	cmp	r3, #10
 800d238:	d112      	bne.n	800d260 <separatePackets+0x20c>
			{
//				sentence7 = &copyBuffer[i];
				i += gpsStrCpyCh(&copyBuffer[i], &sentence11[0], '\r');
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	4a12      	ldr	r2, [pc, #72]	; (800d288 <separatePackets+0x234>)
 800d23e:	4413      	add	r3, r2
 800d240:	220d      	movs	r2, #13
 800d242:	491c      	ldr	r1, [pc, #112]	; (800d2b4 <separatePackets+0x260>)
 800d244:	4618      	mov	r0, r3
 800d246:	f000 fa57 	bl	800d6f8 <gpsStrCpyCh>
 800d24a:	4603      	mov	r3, r0
 800d24c:	461a      	mov	r2, r3
 800d24e:	683b      	ldr	r3, [r7, #0]
 800d250:	4413      	add	r3, r2
 800d252:	603b      	str	r3, [r7, #0]
				//new packet started
				receivedPacketCount = 11;
 800d254:	230b      	movs	r3, #11
 800d256:	71fb      	strb	r3, [r7, #7]
				parseReceivedPackets(&sentence11[0]);
 800d258:	4816      	ldr	r0, [pc, #88]	; (800d2b4 <separatePackets+0x260>)
 800d25a:	f000 f9c5 	bl	800d5e8 <parseReceivedPackets>
 800d25e:	e002      	b.n	800d266 <separatePackets+0x212>
			}
			else
			{
				printf("separatePackets: Error or no packets remaining in the buffer!");
 800d260:	4815      	ldr	r0, [pc, #84]	; (800d2b8 <separatePackets+0x264>)
 800d262:	f001 f967 	bl	800e534 <iprintf>
	for(int i = 0; i < TOTAL_BUFFER_LENGTH; i++)
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	3301      	adds	r3, #1
 800d26a:	603b      	str	r3, [r7, #0]
 800d26c:	683b      	ldr	r3, [r7, #0]
 800d26e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800d272:	f6ff aefc 	blt.w	800d06e <separatePackets+0x1a>
			}
		}
	}

	//now that we have separate packets, we can extract relevant info
	storeParsedData();
 800d276:	f000 f821 	bl	800d2bc <storeParsedData>

}
 800d27a:	bf00      	nop
 800d27c:	3708      	adds	r7, #8
 800d27e:	46bd      	mov	sp, r7
 800d280:	bd80      	pop	{r7, pc}
 800d282:	bf00      	nop
 800d284:	20003830 	.word	0x20003830
 800d288:	200007e8 	.word	0x200007e8
 800d28c:	20000a40 	.word	0x20000a40
 800d290:	20000a90 	.word	0x20000a90
 800d294:	20000ae0 	.word	0x20000ae0
 800d298:	20000b30 	.word	0x20000b30
 800d29c:	20000b80 	.word	0x20000b80
 800d2a0:	20000bd0 	.word	0x20000bd0
 800d2a4:	20000c20 	.word	0x20000c20
 800d2a8:	20000c70 	.word	0x20000c70
 800d2ac:	20000cc0 	.word	0x20000cc0
 800d2b0:	20000d10 	.word	0x20000d10
 800d2b4:	20000d60 	.word	0x20000d60
 800d2b8:	0800f7dc 	.word	0x0800f7dc

0800d2bc <storeParsedData>:


void storeParsedData(void)
{
 800d2bc:	b590      	push	{r4, r7, lr}
 800d2be:	b087      	sub	sp, #28
 800d2c0:	af00      	add	r7, sp, #0
//	//			  parsedPacketData.dateTime.value.time.millisecs = time.SubSeconds;
//	parsedPacketData.dateTime.time.millisecs = 999 - (rtcTime.SubSeconds * 999 / rtcTime.SecondFraction);
//	printf("RTC Time : %u : %u : %u.%u", parsedPacketData.dateTime.time.hours, parsedPacketData.dateTime.time.minutes, parsedPacketData.dateTime.time.seconds, parsedPacketData.dateTime.time.millisecs);

	//assigning Latitude from RMC
	float latValue = (float)framermc.latitude.value;
 800d2c2:	4bb5      	ldr	r3, [pc, #724]	; (800d598 <storeParsedData+0x2dc>)
 800d2c4:	689b      	ldr	r3, [r3, #8]
 800d2c6:	ee07 3a90 	vmov	s15, r3
 800d2ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d2ce:	edc7 7a05 	vstr	s15, [r7, #20]
	float latScale = (float)framermc.latitude.scale;
 800d2d2:	4bb1      	ldr	r3, [pc, #708]	; (800d598 <storeParsedData+0x2dc>)
 800d2d4:	68db      	ldr	r3, [r3, #12]
 800d2d6:	ee07 3a90 	vmov	s15, r3
 800d2da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d2de:	edc7 7a04 	vstr	s15, [r7, #16]

	//stored in fix-point format
	//			  parsedPacketData.currentLatitude.value = roundf(100000 * (trunc(latValue/(latScale*100)) + ((((latValue/(latScale*100)) - (trunc(latValue/(latScale*100)))) * 100)/60)));
//	newLatitude = roundf(100000 * (trunc(latValue/(latScale*100)) + ((((latValue/(latScale*100)) - (trunc(latValue/(latScale*100)))) * 100)/60)));
	newLatitude = latValue/latScale;
 800d2e2:	edd7 6a05 	vldr	s13, [r7, #20]
 800d2e6:	ed97 7a04 	vldr	s14, [r7, #16]
 800d2ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d2ee:	4bab      	ldr	r3, [pc, #684]	; (800d59c <storeParsedData+0x2e0>)
 800d2f0:	edc3 7a00 	vstr	s15, [r3]
	parsedPacketData.currentLatitude = newLatitude;
 800d2f4:	4ba9      	ldr	r3, [pc, #676]	; (800d59c <storeParsedData+0x2e0>)
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	4aa9      	ldr	r2, [pc, #676]	; (800d5a0 <storeParsedData+0x2e4>)
 800d2fa:	6013      	str	r3, [r2, #0]

	//trunc(value/(scale*100)) + ((((value/(scale*100)) - (trunc(value/(scale*100)))) * 100)/60);
	printf("RMC Lat : %u / 100000", parsedPacketData.currentLatitude);
 800d2fc:	4ba8      	ldr	r3, [pc, #672]	; (800d5a0 <storeParsedData+0x2e4>)
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	4618      	mov	r0, r3
 800d302:	f7f3 f949 	bl	8000598 <__aeabi_f2d>
 800d306:	4603      	mov	r3, r0
 800d308:	460c      	mov	r4, r1
 800d30a:	461a      	mov	r2, r3
 800d30c:	4623      	mov	r3, r4
 800d30e:	48a5      	ldr	r0, [pc, #660]	; (800d5a4 <storeParsedData+0x2e8>)
 800d310:	f001 f910 	bl	800e534 <iprintf>

	//assigning Longitude from RMC
	float longValue = (float)framermc.longitude.value;
 800d314:	4ba0      	ldr	r3, [pc, #640]	; (800d598 <storeParsedData+0x2dc>)
 800d316:	691b      	ldr	r3, [r3, #16]
 800d318:	ee07 3a90 	vmov	s15, r3
 800d31c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d320:	edc7 7a03 	vstr	s15, [r7, #12]
	float longScale = (float)framermc.longitude.scale;
 800d324:	4b9c      	ldr	r3, [pc, #624]	; (800d598 <storeParsedData+0x2dc>)
 800d326:	695b      	ldr	r3, [r3, #20]
 800d328:	ee07 3a90 	vmov	s15, r3
 800d32c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d330:	edc7 7a02 	vstr	s15, [r7, #8]

	//stored in fix-point format
	//			  parsedPacketData.currentLongitude.value = roundf(100000 * (trunc(longValue/(longScale*100)) + ((((longValue/(longScale*100)) - (trunc(longValue/(longScale*100)))) * 100)/60)));
//	newLongitude = roundf(100000 * (trunc(longValue/(longScale*100)) + ((((longValue/(longScale*100)) - (trunc(longValue/(longScale*100)))) * 100)/60)));
	newLongitude = longValue/longScale;
 800d334:	edd7 6a03 	vldr	s13, [r7, #12]
 800d338:	ed97 7a02 	vldr	s14, [r7, #8]
 800d33c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d340:	4b99      	ldr	r3, [pc, #612]	; (800d5a8 <storeParsedData+0x2ec>)
 800d342:	edc3 7a00 	vstr	s15, [r3]
	parsedPacketData.currentLongitude = newLongitude;
 800d346:	4b98      	ldr	r3, [pc, #608]	; (800d5a8 <storeParsedData+0x2ec>)
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	4a95      	ldr	r2, [pc, #596]	; (800d5a0 <storeParsedData+0x2e4>)
 800d34c:	6053      	str	r3, [r2, #4]

	printf("RMC Long : %u / 100000", parsedPacketData.currentLongitude);
 800d34e:	4b94      	ldr	r3, [pc, #592]	; (800d5a0 <storeParsedData+0x2e4>)
 800d350:	685b      	ldr	r3, [r3, #4]
 800d352:	4618      	mov	r0, r3
 800d354:	f7f3 f920 	bl	8000598 <__aeabi_f2d>
 800d358:	4603      	mov	r3, r0
 800d35a:	460c      	mov	r4, r1
 800d35c:	461a      	mov	r2, r3
 800d35e:	4623      	mov	r3, r4
 800d360:	4892      	ldr	r0, [pc, #584]	; (800d5ac <storeParsedData+0x2f0>)
 800d362:	f001 f8e7 	bl	800e534 <iprintf>

	//from RMC
	if(framermc.status == 'V')
 800d366:	4b8c      	ldr	r3, [pc, #560]	; (800d598 <storeParsedData+0x2dc>)
 800d368:	799b      	ldrb	r3, [r3, #6]
 800d36a:	2b56      	cmp	r3, #86	; 0x56
 800d36c:	d110      	bne.n	800d390 <storeParsedData+0xd4>
	{
		parsedPacketData.fixParamters.fixBits.fixValidity = DATA_INVALID;
 800d36e:	4a8c      	ldr	r2, [pc, #560]	; (800d5a0 <storeParsedData+0x2e4>)
 800d370:	f892 3020 	ldrb.w	r3, [r2, #32]
 800d374:	f36f 0300 	bfc	r3, #0, #1
 800d378:	f882 3020 	strb.w	r3, [r2, #32]
		printf("Fix Parameters . Fix validity from RMC: %u", parsedPacketData.fixParamters.fixBits.fixValidity);
 800d37c:	4b88      	ldr	r3, [pc, #544]	; (800d5a0 <storeParsedData+0x2e4>)
 800d37e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d382:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d386:	b2db      	uxtb	r3, r3
 800d388:	4619      	mov	r1, r3
 800d38a:	4889      	ldr	r0, [pc, #548]	; (800d5b0 <storeParsedData+0x2f4>)
 800d38c:	f001 f8d2 	bl	800e534 <iprintf>

	}
	if(framermc.status == 'A')
 800d390:	4b81      	ldr	r3, [pc, #516]	; (800d598 <storeParsedData+0x2dc>)
 800d392:	799b      	ldrb	r3, [r3, #6]
 800d394:	2b41      	cmp	r3, #65	; 0x41
 800d396:	d111      	bne.n	800d3bc <storeParsedData+0x100>
	{
		parsedPacketData.fixParamters.fixBits.fixValidity = DATA_VALID;
 800d398:	4a81      	ldr	r2, [pc, #516]	; (800d5a0 <storeParsedData+0x2e4>)
 800d39a:	f892 3020 	ldrb.w	r3, [r2, #32]
 800d39e:	f043 0301 	orr.w	r3, r3, #1
 800d3a2:	f882 3020 	strb.w	r3, [r2, #32]
		printf("Fix Parameters . Fix validity from RMC: %u", parsedPacketData.fixParamters.fixBits.fixValidity);
 800d3a6:	4b7e      	ldr	r3, [pc, #504]	; (800d5a0 <storeParsedData+0x2e4>)
 800d3a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d3ac:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d3b0:	b2db      	uxtb	r3, r3
 800d3b2:	4619      	mov	r1, r3
 800d3b4:	487e      	ldr	r0, [pc, #504]	; (800d5b0 <storeParsedData+0x2f4>)
 800d3b6:	f001 f8bd 	bl	800e534 <iprintf>
 800d3ba:	e002      	b.n	800d3c2 <storeParsedData+0x106>

	}
	else
	{
		printf("RMC status wrong");  //when 'N' comes
 800d3bc:	487d      	ldr	r0, [pc, #500]	; (800d5b4 <storeParsedData+0x2f8>)
 800d3be:	f001 f8b9 	bl	800e534 <iprintf>
	}

	//assigning altitude from GGA
	float altValue = (float)framegga.altitude.value;
 800d3c2:	4b7d      	ldr	r3, [pc, #500]	; (800d5b8 <storeParsedData+0x2fc>)
 800d3c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3c6:	ee07 3a90 	vmov	s15, r3
 800d3ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d3ce:	edc7 7a01 	vstr	s15, [r7, #4]
	float altScale = (float)framegga.altitude.scale;
 800d3d2:	4b79      	ldr	r3, [pc, #484]	; (800d5b8 <storeParsedData+0x2fc>)
 800d3d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d3d6:	ee07 3a90 	vmov	s15, r3
 800d3da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d3de:	edc7 7a00 	vstr	s15, [r7]

	//stored in fix-point format
//	newAltitude = roundf(100000 * (trunc(altValue/(altScale*100)) + ((((altValue/(altScale*100)) - (trunc(altValue/(altScale*100)))) * 100)/60)));
	newAltitude = altValue/altScale;
 800d3e2:	edd7 6a01 	vldr	s13, [r7, #4]
 800d3e6:	ed97 7a00 	vldr	s14, [r7]
 800d3ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d3ee:	4b73      	ldr	r3, [pc, #460]	; (800d5bc <storeParsedData+0x300>)
 800d3f0:	edc3 7a00 	vstr	s15, [r3]
	parsedPacketData.currentAltitude = newAltitude;
 800d3f4:	4b71      	ldr	r3, [pc, #452]	; (800d5bc <storeParsedData+0x300>)
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	4a69      	ldr	r2, [pc, #420]	; (800d5a0 <storeParsedData+0x2e4>)
 800d3fa:	6093      	str	r3, [r2, #8]
	printf("GGA Altitude : %u / 100000", parsedPacketData.currentAltitude);
 800d3fc:	4b68      	ldr	r3, [pc, #416]	; (800d5a0 <storeParsedData+0x2e4>)
 800d3fe:	689b      	ldr	r3, [r3, #8]
 800d400:	4618      	mov	r0, r3
 800d402:	f7f3 f8c9 	bl	8000598 <__aeabi_f2d>
 800d406:	4603      	mov	r3, r0
 800d408:	460c      	mov	r4, r1
 800d40a:	461a      	mov	r2, r3
 800d40c:	4623      	mov	r3, r4
 800d40e:	486c      	ldr	r0, [pc, #432]	; (800d5c0 <storeParsedData+0x304>)
 800d410:	f001 f890 	bl	800e534 <iprintf>

	//assigning GNSS fix quality indication from GGA
	parsedPacketData.fixParamters.fixBits.fixQualityIndication = framegga.fix_quality;
 800d414:	4b68      	ldr	r3, [pc, #416]	; (800d5b8 <storeParsedData+0x2fc>)
 800d416:	7e1b      	ldrb	r3, [r3, #24]
 800d418:	f003 0307 	and.w	r3, r3, #7
 800d41c:	b2d9      	uxtb	r1, r3
 800d41e:	4a60      	ldr	r2, [pc, #384]	; (800d5a0 <storeParsedData+0x2e4>)
 800d420:	f892 3020 	ldrb.w	r3, [r2, #32]
 800d424:	f361 0343 	bfi	r3, r1, #1, #3
 800d428:	f882 3020 	strb.w	r3, [r2, #32]
	printf("Fix Parameters . Fix quality indication from GGA: %u", parsedPacketData.fixParamters.fixBits.fixQualityIndication);
 800d42c:	4b5c      	ldr	r3, [pc, #368]	; (800d5a0 <storeParsedData+0x2e4>)
 800d42e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d432:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800d436:	b2db      	uxtb	r3, r3
 800d438:	4619      	mov	r1, r3
 800d43a:	4862      	ldr	r0, [pc, #392]	; (800d5c4 <storeParsedData+0x308>)
 800d43c:	f001 f87a 	bl	800e534 <iprintf>

	//from GSA
	parsedPacketData.fixParamters.fixBits.fixStatus = framegsa.fix_type;
 800d440:	4b61      	ldr	r3, [pc, #388]	; (800d5c8 <storeParsedData+0x30c>)
 800d442:	785b      	ldrb	r3, [r3, #1]
 800d444:	f003 0303 	and.w	r3, r3, #3
 800d448:	b2d9      	uxtb	r1, r3
 800d44a:	4a55      	ldr	r2, [pc, #340]	; (800d5a0 <storeParsedData+0x2e4>)
 800d44c:	f892 3020 	ldrb.w	r3, [r2, #32]
 800d450:	f361 1305 	bfi	r3, r1, #4, #2
 800d454:	f882 3020 	strb.w	r3, [r2, #32]
	printf("Fix Parameters . Fix Type from GSA: %u (%u)", parsedPacketData.fixParamters.fixBits.fixStatus);
 800d458:	4b51      	ldr	r3, [pc, #324]	; (800d5a0 <storeParsedData+0x2e4>)
 800d45a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d45e:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800d462:	b2db      	uxtb	r3, r3
 800d464:	4619      	mov	r1, r3
 800d466:	4859      	ldr	r0, [pc, #356]	; (800d5cc <storeParsedData+0x310>)
 800d468:	f001 f864 	bl	800e534 <iprintf>

	//assigning PDOP from GSA
	parsedPacketData.pDOP = (float)(framegsa.pdop.value)/(framegsa.pdop.scale);
 800d46c:	4b56      	ldr	r3, [pc, #344]	; (800d5c8 <storeParsedData+0x30c>)
 800d46e:	691b      	ldr	r3, [r3, #16]
 800d470:	ee07 3a90 	vmov	s15, r3
 800d474:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800d478:	4b53      	ldr	r3, [pc, #332]	; (800d5c8 <storeParsedData+0x30c>)
 800d47a:	695b      	ldr	r3, [r3, #20]
 800d47c:	ee07 3a90 	vmov	s15, r3
 800d480:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d484:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d488:	4b45      	ldr	r3, [pc, #276]	; (800d5a0 <storeParsedData+0x2e4>)
 800d48a:	edc3 7a03 	vstr	s15, [r3, #12]
	printf("PDOP: %u (%u)", parsedPacketData.pDOP);
 800d48e:	4b44      	ldr	r3, [pc, #272]	; (800d5a0 <storeParsedData+0x2e4>)
 800d490:	68db      	ldr	r3, [r3, #12]
 800d492:	4618      	mov	r0, r3
 800d494:	f7f3 f880 	bl	8000598 <__aeabi_f2d>
 800d498:	4603      	mov	r3, r0
 800d49a:	460c      	mov	r4, r1
 800d49c:	461a      	mov	r2, r3
 800d49e:	4623      	mov	r3, r4
 800d4a0:	484b      	ldr	r0, [pc, #300]	; (800d5d0 <storeParsedData+0x314>)
 800d4a2:	f001 f847 	bl	800e534 <iprintf>

	//assigning HDOP from GSA
	parsedPacketData.hDOP = (float)(framegsa.hdop.value)/(framegsa.hdop.scale);
 800d4a6:	4b48      	ldr	r3, [pc, #288]	; (800d5c8 <storeParsedData+0x30c>)
 800d4a8:	699b      	ldr	r3, [r3, #24]
 800d4aa:	ee07 3a90 	vmov	s15, r3
 800d4ae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800d4b2:	4b45      	ldr	r3, [pc, #276]	; (800d5c8 <storeParsedData+0x30c>)
 800d4b4:	69db      	ldr	r3, [r3, #28]
 800d4b6:	ee07 3a90 	vmov	s15, r3
 800d4ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d4be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d4c2:	4b37      	ldr	r3, [pc, #220]	; (800d5a0 <storeParsedData+0x2e4>)
 800d4c4:	edc3 7a04 	vstr	s15, [r3, #16]
	printf("HDOP: %u (%u)", parsedPacketData.hDOP);
 800d4c8:	4b35      	ldr	r3, [pc, #212]	; (800d5a0 <storeParsedData+0x2e4>)
 800d4ca:	691b      	ldr	r3, [r3, #16]
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	f7f3 f863 	bl	8000598 <__aeabi_f2d>
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	460c      	mov	r4, r1
 800d4d6:	461a      	mov	r2, r3
 800d4d8:	4623      	mov	r3, r4
 800d4da:	483e      	ldr	r0, [pc, #248]	; (800d5d4 <storeParsedData+0x318>)
 800d4dc:	f001 f82a 	bl	800e534 <iprintf>

	//assigning VDOP from GSA
	parsedPacketData.vDOP = (float)(framegsa.vdop.value)/(framegsa.vdop.scale);
 800d4e0:	4b39      	ldr	r3, [pc, #228]	; (800d5c8 <storeParsedData+0x30c>)
 800d4e2:	6a1b      	ldr	r3, [r3, #32]
 800d4e4:	ee07 3a90 	vmov	s15, r3
 800d4e8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800d4ec:	4b36      	ldr	r3, [pc, #216]	; (800d5c8 <storeParsedData+0x30c>)
 800d4ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d4f0:	ee07 3a90 	vmov	s15, r3
 800d4f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d4f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d4fc:	4b28      	ldr	r3, [pc, #160]	; (800d5a0 <storeParsedData+0x2e4>)
 800d4fe:	edc3 7a05 	vstr	s15, [r3, #20]
	printf("VDOP: %u (%u)", parsedPacketData.vDOP);
 800d502:	4b27      	ldr	r3, [pc, #156]	; (800d5a0 <storeParsedData+0x2e4>)
 800d504:	695b      	ldr	r3, [r3, #20]
 800d506:	4618      	mov	r0, r3
 800d508:	f7f3 f846 	bl	8000598 <__aeabi_f2d>
 800d50c:	4603      	mov	r3, r0
 800d50e:	460c      	mov	r4, r1
 800d510:	461a      	mov	r2, r3
 800d512:	4623      	mov	r3, r4
 800d514:	4830      	ldr	r0, [pc, #192]	; (800d5d8 <storeParsedData+0x31c>)
 800d516:	f001 f80d 	bl	800e534 <iprintf>

	//assigning heading from VTG
	parsedPacketData.magneticHeading = (float)(framevtg.true_track_degrees.value)/(framevtg.true_track_degrees.scale);
 800d51a:	4b30      	ldr	r3, [pc, #192]	; (800d5dc <storeParsedData+0x320>)
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	ee07 3a90 	vmov	s15, r3
 800d522:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800d526:	4b2d      	ldr	r3, [pc, #180]	; (800d5dc <storeParsedData+0x320>)
 800d528:	685b      	ldr	r3, [r3, #4]
 800d52a:	ee07 3a90 	vmov	s15, r3
 800d52e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d532:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d536:	4b1a      	ldr	r3, [pc, #104]	; (800d5a0 <storeParsedData+0x2e4>)
 800d538:	edc3 7a06 	vstr	s15, [r3, #24]
	printf("Heading: %u (%u)", parsedPacketData.magneticHeading);
 800d53c:	4b18      	ldr	r3, [pc, #96]	; (800d5a0 <storeParsedData+0x2e4>)
 800d53e:	699b      	ldr	r3, [r3, #24]
 800d540:	4618      	mov	r0, r3
 800d542:	f7f3 f829 	bl	8000598 <__aeabi_f2d>
 800d546:	4603      	mov	r3, r0
 800d548:	460c      	mov	r4, r1
 800d54a:	461a      	mov	r2, r3
 800d54c:	4623      	mov	r3, r4
 800d54e:	4824      	ldr	r0, [pc, #144]	; (800d5e0 <storeParsedData+0x324>)
 800d550:	f000 fff0 	bl	800e534 <iprintf>

	//assigning ground speed in kmph from VTG
	parsedPacketData.groundSpeedKmph = (float)(framevtg.speed_kph.value)/(framevtg.speed_kph.scale);
 800d554:	4b21      	ldr	r3, [pc, #132]	; (800d5dc <storeParsedData+0x320>)
 800d556:	695b      	ldr	r3, [r3, #20]
 800d558:	ee07 3a90 	vmov	s15, r3
 800d55c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800d560:	4b1e      	ldr	r3, [pc, #120]	; (800d5dc <storeParsedData+0x320>)
 800d562:	699b      	ldr	r3, [r3, #24]
 800d564:	ee07 3a90 	vmov	s15, r3
 800d568:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d56c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d570:	4b0b      	ldr	r3, [pc, #44]	; (800d5a0 <storeParsedData+0x2e4>)
 800d572:	edc3 7a07 	vstr	s15, [r3, #28]
	printf("Speed (Kmph): %u (%u)", parsedPacketData.groundSpeedKmph);
 800d576:	4b0a      	ldr	r3, [pc, #40]	; (800d5a0 <storeParsedData+0x2e4>)
 800d578:	69db      	ldr	r3, [r3, #28]
 800d57a:	4618      	mov	r0, r3
 800d57c:	f7f3 f80c 	bl	8000598 <__aeabi_f2d>
 800d580:	4603      	mov	r3, r0
 800d582:	460c      	mov	r4, r1
 800d584:	461a      	mov	r2, r3
 800d586:	4623      	mov	r3, r4
 800d588:	4816      	ldr	r0, [pc, #88]	; (800d5e4 <storeParsedData+0x328>)
 800d58a:	f000 ffd3 	bl	800e534 <iprintf>
}
 800d58e:	bf00      	nop
 800d590:	371c      	adds	r7, #28
 800d592:	46bd      	mov	sp, r7
 800d594:	bd90      	pop	{r4, r7, pc}
 800d596:	bf00      	nop
 800d598:	200037f8 	.word	0x200037f8
 800d59c:	20003828 	.word	0x20003828
 800d5a0:	20003830 	.word	0x20003830
 800d5a4:	0800f81c 	.word	0x0800f81c
 800d5a8:	2000382c 	.word	0x2000382c
 800d5ac:	0800f834 	.word	0x0800f834
 800d5b0:	0800f84c 	.word	0x0800f84c
 800d5b4:	0800f878 	.word	0x0800f878
 800d5b8:	2000376c 	.word	0x2000376c
 800d5bc:	200037d4 	.word	0x200037d4
 800d5c0:	0800f88c 	.word	0x0800f88c
 800d5c4:	0800f8a8 	.word	0x0800f8a8
 800d5c8:	200037a8 	.word	0x200037a8
 800d5cc:	0800f8e0 	.word	0x0800f8e0
 800d5d0:	0800f90c 	.word	0x0800f90c
 800d5d4:	0800f91c 	.word	0x0800f91c
 800d5d8:	0800f92c 	.word	0x0800f92c
 800d5dc:	200037d8 	.word	0x200037d8
 800d5e0:	0800f93c 	.word	0x0800f93c
 800d5e4:	0800f950 	.word	0x0800f950

0800d5e8 <parseReceivedPackets>:




void parseReceivedPackets(uint8_t * sentenceToParse)
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b082      	sub	sp, #8
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	6078      	str	r0, [r7, #4]
	switch(nmea_sentence_id(sentenceToParse, false))
 800d5f0:	2100      	movs	r1, #0
 800d5f2:	6878      	ldr	r0, [r7, #4]
 800d5f4:	f000 f8c0 	bl	800d778 <nmea_sentence_id>
 800d5f8:	4603      	mov	r3, r0
 800d5fa:	3b01      	subs	r3, #1
 800d5fc:	2b09      	cmp	r3, #9
 800d5fe:	d857      	bhi.n	800d6b0 <parseReceivedPackets+0xc8>
 800d600:	a201      	add	r2, pc, #4	; (adr r2, 800d608 <parseReceivedPackets+0x20>)
 800d602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d606:	bf00      	nop
 800d608:	0800d631 	.word	0x0800d631
 800d60c:	0800d6b1 	.word	0x0800d6b1
 800d610:	0800d6b1 	.word	0x0800d6b1
 800d614:	0800d6b1 	.word	0x0800d6b1
 800d618:	0800d6b1 	.word	0x0800d6b1
 800d61c:	0800d693 	.word	0x0800d693
 800d620:	0800d6b1 	.word	0x0800d6b1
 800d624:	0800d657 	.word	0x0800d657
 800d628:	0800d6b1 	.word	0x0800d6b1
 800d62c:	0800d675 	.word	0x0800d675
	{
		case NMEA_SENTENCE_RMC:
		{
			printf("NMEA Packet: %s", sentenceToParse);
 800d630:	6879      	ldr	r1, [r7, #4]
 800d632:	4823      	ldr	r0, [pc, #140]	; (800d6c0 <parseReceivedPackets+0xd8>)
 800d634:	f000 ff7e 	bl	800e534 <iprintf>
			if (nmea_parse_rmc(&framermc, sentenceToParse))
 800d638:	6879      	ldr	r1, [r7, #4]
 800d63a:	4822      	ldr	r0, [pc, #136]	; (800d6c4 <parseReceivedPackets+0xdc>)
 800d63c:	f000 fd40 	bl	800e0c0 <nmea_parse_rmc>
 800d640:	4603      	mov	r3, r0
 800d642:	2b00      	cmp	r3, #0
 800d644:	d003      	beq.n	800d64e <parseReceivedPackets+0x66>
			{
				printf("RMC data stored");
 800d646:	4820      	ldr	r0, [pc, #128]	; (800d6c8 <parseReceivedPackets+0xe0>)
 800d648:	f000 ff74 	bl	800e534 <iprintf>
			{
				printf("$xxRMC sentence is not parsed\n");
			}

		}
		break;
 800d64c:	e034      	b.n	800d6b8 <parseReceivedPackets+0xd0>
				printf("$xxRMC sentence is not parsed\n");
 800d64e:	481f      	ldr	r0, [pc, #124]	; (800d6cc <parseReceivedPackets+0xe4>)
 800d650:	f000 ffe4 	bl	800e61c <puts>
		break;
 800d654:	e030      	b.n	800d6b8 <parseReceivedPackets+0xd0>

		case NMEA_SENTENCE_GGA:
		{
			if (nmea_parse_gga(&framegga, sentenceToParse))
 800d656:	6879      	ldr	r1, [r7, #4]
 800d658:	481d      	ldr	r0, [pc, #116]	; (800d6d0 <parseReceivedPackets+0xe8>)
 800d65a:	f000 fe23 	bl	800e2a4 <nmea_parse_gga>
 800d65e:	4603      	mov	r3, r0
 800d660:	2b00      	cmp	r3, #0
 800d662:	d003      	beq.n	800d66c <parseReceivedPackets+0x84>
			{
				printf("GGA data stored");
 800d664:	481b      	ldr	r0, [pc, #108]	; (800d6d4 <parseReceivedPackets+0xec>)
 800d666:	f000 ff65 	bl	800e534 <iprintf>
			else
			{
				printf("$xxGGA sentence is not parsed\n");
			}
		}
		break;
 800d66a:	e025      	b.n	800d6b8 <parseReceivedPackets+0xd0>
				printf("$xxGGA sentence is not parsed\n");
 800d66c:	481a      	ldr	r0, [pc, #104]	; (800d6d8 <parseReceivedPackets+0xf0>)
 800d66e:	f000 ffd5 	bl	800e61c <puts>
		break;
 800d672:	e021      	b.n	800d6b8 <parseReceivedPackets+0xd0>

		case NMEA_SENTENCE_VTG:
		{
			if (nmea_parse_vtg(&framevtg, sentenceToParse))
 800d674:	6879      	ldr	r1, [r7, #4]
 800d676:	4819      	ldr	r0, [pc, #100]	; (800d6dc <parseReceivedPackets+0xf4>)
 800d678:	f000 fe7e 	bl	800e378 <nmea_parse_vtg>
 800d67c:	4603      	mov	r3, r0
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d003      	beq.n	800d68a <parseReceivedPackets+0xa2>
			{
				printf("VTG data stored");
 800d682:	4817      	ldr	r0, [pc, #92]	; (800d6e0 <parseReceivedPackets+0xf8>)
 800d684:	f000 ff56 	bl	800e534 <iprintf>
			else
			{
				printf("$xxVTG sentence is not parsed\n");
			}
		}
		break;
 800d688:	e016      	b.n	800d6b8 <parseReceivedPackets+0xd0>
				printf("$xxVTG sentence is not parsed\n");
 800d68a:	4816      	ldr	r0, [pc, #88]	; (800d6e4 <parseReceivedPackets+0xfc>)
 800d68c:	f000 ffc6 	bl	800e61c <puts>
		break;
 800d690:	e012      	b.n	800d6b8 <parseReceivedPackets+0xd0>

		case NMEA_SENTENCE_GSA:
		{
			if(nmea_parse_gsa(&framegsa, sentenceToParse))
 800d692:	6879      	ldr	r1, [r7, #4]
 800d694:	4814      	ldr	r0, [pc, #80]	; (800d6e8 <parseReceivedPackets+0x100>)
 800d696:	f000 fd77 	bl	800e188 <nmea_parse_gsa>
 800d69a:	4603      	mov	r3, r0
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d003      	beq.n	800d6a8 <parseReceivedPackets+0xc0>
			{
				printf("GSA data stored");
 800d6a0:	4812      	ldr	r0, [pc, #72]	; (800d6ec <parseReceivedPackets+0x104>)
 800d6a2:	f000 ff47 	bl	800e534 <iprintf>
			else
			{
				printf("$xxGSA sentence is not parsed\n");
			}
		}
		break;
 800d6a6:	e007      	b.n	800d6b8 <parseReceivedPackets+0xd0>
				printf("$xxGSA sentence is not parsed\n");
 800d6a8:	4811      	ldr	r0, [pc, #68]	; (800d6f0 <parseReceivedPackets+0x108>)
 800d6aa:	f000 ffb7 	bl	800e61c <puts>
		break;
 800d6ae:	e003      	b.n	800d6b8 <parseReceivedPackets+0xd0>

		default:
			printf("Received some other unknown packet");
 800d6b0:	4810      	ldr	r0, [pc, #64]	; (800d6f4 <parseReceivedPackets+0x10c>)
 800d6b2:	f000 ff3f 	bl	800e534 <iprintf>
		break;
 800d6b6:	bf00      	nop
//	}
//	else
//	{
//		printf("waiting for fix :( ");
//	}
}
 800d6b8:	bf00      	nop
 800d6ba:	3708      	adds	r7, #8
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	bd80      	pop	{r7, pc}
 800d6c0:	0800f968 	.word	0x0800f968
 800d6c4:	200037f8 	.word	0x200037f8
 800d6c8:	0800f978 	.word	0x0800f978
 800d6cc:	0800f988 	.word	0x0800f988
 800d6d0:	2000376c 	.word	0x2000376c
 800d6d4:	0800f9a8 	.word	0x0800f9a8
 800d6d8:	0800f9b8 	.word	0x0800f9b8
 800d6dc:	200037d8 	.word	0x200037d8
 800d6e0:	0800f9d8 	.word	0x0800f9d8
 800d6e4:	0800f9e8 	.word	0x0800f9e8
 800d6e8:	200037a8 	.word	0x200037a8
 800d6ec:	0800fa08 	.word	0x0800fa08
 800d6f0:	0800fa18 	.word	0x0800fa18
 800d6f4:	0800fa38 	.word	0x0800fa38

0800d6f8 <gpsStrCpyCh>:
  * @param  Char Character until which the characters are to be copied.
  * @note   This function copies the characters from Src String to Dest String, until character 'char' is found.
  * @retval Index count
  */
uint16_t gpsStrCpyCh(uint8_t *StrSrc, uint8_t *StrDest, uint8_t Char)
{
 800d6f8:	b480      	push	{r7}
 800d6fa:	b087      	sub	sp, #28
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	60f8      	str	r0, [r7, #12]
 800d700:	60b9      	str	r1, [r7, #8]
 800d702:	4613      	mov	r3, r2
 800d704:	71fb      	strb	r3, [r7, #7]
	uint8_t Index = 0;
 800d706:	2300      	movs	r3, #0
 800d708:	75fb      	strb	r3, [r7, #23]

	//copy into string until the character is encountered
	while(StrSrc[Index] != Char)
 800d70a:	e00a      	b.n	800d722 <gpsStrCpyCh+0x2a>
	{
		StrDest[Index] = StrSrc[Index];
 800d70c:	7dfb      	ldrb	r3, [r7, #23]
 800d70e:	68ba      	ldr	r2, [r7, #8]
 800d710:	4413      	add	r3, r2
 800d712:	7dfa      	ldrb	r2, [r7, #23]
 800d714:	68f9      	ldr	r1, [r7, #12]
 800d716:	440a      	add	r2, r1
 800d718:	7812      	ldrb	r2, [r2, #0]
 800d71a:	701a      	strb	r2, [r3, #0]
		Index++;
 800d71c:	7dfb      	ldrb	r3, [r7, #23]
 800d71e:	3301      	adds	r3, #1
 800d720:	75fb      	strb	r3, [r7, #23]
	while(StrSrc[Index] != Char)
 800d722:	7dfb      	ldrb	r3, [r7, #23]
 800d724:	68fa      	ldr	r2, [r7, #12]
 800d726:	4413      	add	r3, r2
 800d728:	781b      	ldrb	r3, [r3, #0]
 800d72a:	79fa      	ldrb	r2, [r7, #7]
 800d72c:	429a      	cmp	r2, r3
 800d72e:	d1ed      	bne.n	800d70c <gpsStrCpyCh+0x14>
	}
	return Index;
 800d730:	7dfb      	ldrb	r3, [r7, #23]
 800d732:	b29b      	uxth	r3, r3
}
 800d734:	4618      	mov	r0, r3
 800d736:	371c      	adds	r7, #28
 800d738:	46bd      	mov	sp, r7
 800d73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73e:	4770      	bx	lr

0800d740 <nmea_isfield>:

	return true;
}


static inline bool nmea_isfield(char c) {
 800d740:	b580      	push	{r7, lr}
 800d742:	b082      	sub	sp, #8
 800d744:	af00      	add	r7, sp, #0
 800d746:	4603      	mov	r3, r0
 800d748:	71fb      	strb	r3, [r7, #7]
	return isprint((unsigned char) c) && c != ',' && c != '*';
 800d74a:	79fb      	ldrb	r3, [r7, #7]
 800d74c:	4618      	mov	r0, r3
 800d74e:	f000 feb1 	bl	800e4b4 <isprint>
 800d752:	4603      	mov	r3, r0
 800d754:	2b00      	cmp	r3, #0
 800d756:	d007      	beq.n	800d768 <nmea_isfield+0x28>
 800d758:	79fb      	ldrb	r3, [r7, #7]
 800d75a:	2b2c      	cmp	r3, #44	; 0x2c
 800d75c:	d004      	beq.n	800d768 <nmea_isfield+0x28>
 800d75e:	79fb      	ldrb	r3, [r7, #7]
 800d760:	2b2a      	cmp	r3, #42	; 0x2a
 800d762:	d001      	beq.n	800d768 <nmea_isfield+0x28>
 800d764:	2301      	movs	r3, #1
 800d766:	e000      	b.n	800d76a <nmea_isfield+0x2a>
 800d768:	2300      	movs	r3, #0
 800d76a:	f003 0301 	and.w	r3, r3, #1
 800d76e:	b2db      	uxtb	r3, r3
}
 800d770:	4618      	mov	r0, r3
 800d772:	3708      	adds	r7, #8
 800d774:	46bd      	mov	sp, r7
 800d776:	bd80      	pop	{r7, pc}

0800d778 <nmea_sentence_id>:
}


//returns the ID of the nmea sentence
enum nmea_sentence_id nmea_sentence_id(const char *sentence, bool strict)
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b084      	sub	sp, #16
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	6078      	str	r0, [r7, #4]
 800d780:	460b      	mov	r3, r1
 800d782:	70fb      	strb	r3, [r7, #3]
//	if (!nmea_check(sentence, strict))
//		return NMEA_INVALID;

	char type[6];
	if (!nmea_scan(sentence, "t", type))
 800d784:	f107 0308 	add.w	r3, r7, #8
 800d788:	461a      	mov	r2, r3
 800d78a:	4945      	ldr	r1, [pc, #276]	; (800d8a0 <nmea_sentence_id+0x128>)
 800d78c:	6878      	ldr	r0, [r7, #4]
 800d78e:	f000 f89d 	bl	800d8cc <nmea_scan>
 800d792:	4603      	mov	r3, r0
 800d794:	f083 0301 	eor.w	r3, r3, #1
 800d798:	b2db      	uxtb	r3, r3
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d002      	beq.n	800d7a4 <nmea_sentence_id+0x2c>
		return NMEA_INVALID;
 800d79e:	f04f 33ff 	mov.w	r3, #4294967295
 800d7a2:	e078      	b.n	800d896 <nmea_sentence_id+0x11e>

	if (!strcmp(type+2, "RMC"))
 800d7a4:	f107 0308 	add.w	r3, r7, #8
 800d7a8:	3302      	adds	r3, #2
 800d7aa:	493e      	ldr	r1, [pc, #248]	; (800d8a4 <nmea_sentence_id+0x12c>)
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	f7f2 fd2f 	bl	8000210 <strcmp>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d101      	bne.n	800d7bc <nmea_sentence_id+0x44>
		return NMEA_SENTENCE_RMC;
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	e06c      	b.n	800d896 <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GNS"))
 800d7bc:	f107 0308 	add.w	r3, r7, #8
 800d7c0:	3302      	adds	r3, #2
 800d7c2:	4939      	ldr	r1, [pc, #228]	; (800d8a8 <nmea_sentence_id+0x130>)
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	f7f2 fd23 	bl	8000210 <strcmp>
 800d7ca:	4603      	mov	r3, r0
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d101      	bne.n	800d7d4 <nmea_sentence_id+0x5c>
		return NMEA_SENTENCE_GNS;
 800d7d0:	2302      	movs	r3, #2
 800d7d2:	e060      	b.n	800d896 <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GSV"))
 800d7d4:	f107 0308 	add.w	r3, r7, #8
 800d7d8:	3302      	adds	r3, #2
 800d7da:	4934      	ldr	r1, [pc, #208]	; (800d8ac <nmea_sentence_id+0x134>)
 800d7dc:	4618      	mov	r0, r3
 800d7de:	f7f2 fd17 	bl	8000210 <strcmp>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d101      	bne.n	800d7ec <nmea_sentence_id+0x74>
		return NMEA_SENTENCE_GSV;
 800d7e8:	2303      	movs	r3, #3
 800d7ea:	e054      	b.n	800d896 <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GST"))
 800d7ec:	f107 0308 	add.w	r3, r7, #8
 800d7f0:	3302      	adds	r3, #2
 800d7f2:	492f      	ldr	r1, [pc, #188]	; (800d8b0 <nmea_sentence_id+0x138>)
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	f7f2 fd0b 	bl	8000210 <strcmp>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d101      	bne.n	800d804 <nmea_sentence_id+0x8c>
		return NMEA_SENTENCE_GST;
 800d800:	2304      	movs	r3, #4
 800d802:	e048      	b.n	800d896 <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GBS"))
 800d804:	f107 0308 	add.w	r3, r7, #8
 800d808:	3302      	adds	r3, #2
 800d80a:	492a      	ldr	r1, [pc, #168]	; (800d8b4 <nmea_sentence_id+0x13c>)
 800d80c:	4618      	mov	r0, r3
 800d80e:	f7f2 fcff 	bl	8000210 <strcmp>
 800d812:	4603      	mov	r3, r0
 800d814:	2b00      	cmp	r3, #0
 800d816:	d101      	bne.n	800d81c <nmea_sentence_id+0xa4>
		return NMEA_SENTENCE_GBS;
 800d818:	2305      	movs	r3, #5
 800d81a:	e03c      	b.n	800d896 <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GSA"))
 800d81c:	f107 0308 	add.w	r3, r7, #8
 800d820:	3302      	adds	r3, #2
 800d822:	4925      	ldr	r1, [pc, #148]	; (800d8b8 <nmea_sentence_id+0x140>)
 800d824:	4618      	mov	r0, r3
 800d826:	f7f2 fcf3 	bl	8000210 <strcmp>
 800d82a:	4603      	mov	r3, r0
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d101      	bne.n	800d834 <nmea_sentence_id+0xbc>
		return NMEA_SENTENCE_GSA;
 800d830:	2306      	movs	r3, #6
 800d832:	e030      	b.n	800d896 <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "ZDA"))
 800d834:	f107 0308 	add.w	r3, r7, #8
 800d838:	3302      	adds	r3, #2
 800d83a:	4920      	ldr	r1, [pc, #128]	; (800d8bc <nmea_sentence_id+0x144>)
 800d83c:	4618      	mov	r0, r3
 800d83e:	f7f2 fce7 	bl	8000210 <strcmp>
 800d842:	4603      	mov	r3, r0
 800d844:	2b00      	cmp	r3, #0
 800d846:	d101      	bne.n	800d84c <nmea_sentence_id+0xd4>
		return NMEA_SENTENCE_ZDA;
 800d848:	2307      	movs	r3, #7
 800d84a:	e024      	b.n	800d896 <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GGA"))
 800d84c:	f107 0308 	add.w	r3, r7, #8
 800d850:	3302      	adds	r3, #2
 800d852:	491b      	ldr	r1, [pc, #108]	; (800d8c0 <nmea_sentence_id+0x148>)
 800d854:	4618      	mov	r0, r3
 800d856:	f7f2 fcdb 	bl	8000210 <strcmp>
 800d85a:	4603      	mov	r3, r0
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d101      	bne.n	800d864 <nmea_sentence_id+0xec>
		return NMEA_SENTENCE_GGA;
 800d860:	2308      	movs	r3, #8
 800d862:	e018      	b.n	800d896 <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "GLL"))
 800d864:	f107 0308 	add.w	r3, r7, #8
 800d868:	3302      	adds	r3, #2
 800d86a:	4916      	ldr	r1, [pc, #88]	; (800d8c4 <nmea_sentence_id+0x14c>)
 800d86c:	4618      	mov	r0, r3
 800d86e:	f7f2 fccf 	bl	8000210 <strcmp>
 800d872:	4603      	mov	r3, r0
 800d874:	2b00      	cmp	r3, #0
 800d876:	d101      	bne.n	800d87c <nmea_sentence_id+0x104>
		return NMEA_SENTENCE_GLL;
 800d878:	2309      	movs	r3, #9
 800d87a:	e00c      	b.n	800d896 <nmea_sentence_id+0x11e>
	if (!strcmp(type+2, "VTG"))
 800d87c:	f107 0308 	add.w	r3, r7, #8
 800d880:	3302      	adds	r3, #2
 800d882:	4911      	ldr	r1, [pc, #68]	; (800d8c8 <nmea_sentence_id+0x150>)
 800d884:	4618      	mov	r0, r3
 800d886:	f7f2 fcc3 	bl	8000210 <strcmp>
 800d88a:	4603      	mov	r3, r0
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d101      	bne.n	800d894 <nmea_sentence_id+0x11c>
		return NMEA_SENTENCE_VTG;
 800d890:	230a      	movs	r3, #10
 800d892:	e000      	b.n	800d896 <nmea_sentence_id+0x11e>

	return NMEA_UNKNOWN;   //for any other sentence
 800d894:	2300      	movs	r3, #0
}
 800d896:	4618      	mov	r0, r3
 800d898:	3710      	adds	r7, #16
 800d89a:	46bd      	mov	sp, r7
 800d89c:	bd80      	pop	{r7, pc}
 800d89e:	bf00      	nop
 800d8a0:	0800fa64 	.word	0x0800fa64
 800d8a4:	0800fa68 	.word	0x0800fa68
 800d8a8:	0800fa6c 	.word	0x0800fa6c
 800d8ac:	0800fa70 	.word	0x0800fa70
 800d8b0:	0800fa74 	.word	0x0800fa74
 800d8b4:	0800fa78 	.word	0x0800fa78
 800d8b8:	0800fa7c 	.word	0x0800fa7c
 800d8bc:	0800fa80 	.word	0x0800fa80
 800d8c0:	0800fa84 	.word	0x0800fa84
 800d8c4:	0800fa88 	.word	0x0800fa88
 800d8c8:	0800fa8c 	.word	0x0800fa8c

0800d8cc <nmea_scan>:



bool nmea_scan(const char *sentence, const char *format, ...)
{
 800d8cc:	b40e      	push	{r1, r2, r3}
 800d8ce:	b580      	push	{r7, lr}
 800d8d0:	b0a7      	sub	sp, #156	; 0x9c
 800d8d2:	af00      	add	r7, sp, #0
 800d8d4:	6078      	str	r0, [r7, #4]
	bool result = false;
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	bool optional = false;
 800d8dc:	2300      	movs	r3, #0
 800d8de:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
	va_list ap;   //variable list object
	va_start(ap, format);
 800d8e2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800d8e6:	62fb      	str	r3, [r7, #44]	; 0x2c

	const char *field = sentence;
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		} else { \
			field = NULL; \
		} \
		} while (0)

	while (*format) {
 800d8ee:	e3b9      	b.n	800e064 <nmea_scan+0x798>
		char type = *format++;
 800d8f0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800d8f4:	1c5a      	adds	r2, r3, #1
 800d8f6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800d8fa:	781b      	ldrb	r3, [r3, #0]
 800d8fc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		if (type == ';') {
 800d900:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d904:	2b3b      	cmp	r3, #59	; 0x3b
 800d906:	d103      	bne.n	800d910 <nmea_scan+0x44>
			// All further fields are optional.
			optional = true;
 800d908:	2301      	movs	r3, #1
 800d90a:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
			continue;
 800d90e:	e3a9      	b.n	800e064 <nmea_scan+0x798>
		}

		if (!field && !optional) {
 800d910:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d914:	2b00      	cmp	r3, #0
 800d916:	d107      	bne.n	800d928 <nmea_scan+0x5c>
 800d918:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800d91c:	f083 0301 	eor.w	r3, r3, #1
 800d920:	b2db      	uxtb	r3, r3
 800d922:	2b00      	cmp	r3, #0
 800d924:	f040 83a8 	bne.w	800e078 <nmea_scan+0x7ac>
			// Field requested but we ran out of input. Bail out.
			goto parse_error;
		}

		switch (type) {
 800d928:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d92c:	3b44      	subs	r3, #68	; 0x44
 800d92e:	2b35      	cmp	r3, #53	; 0x35
 800d930:	f200 83a4 	bhi.w	800e07c <nmea_scan+0x7b0>
 800d934:	a201      	add	r2, pc, #4	; (adr r2, 800d93c <nmea_scan+0x70>)
 800d936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d93a:	bf00      	nop
 800d93c:	0800dde9 	.word	0x0800dde9
 800d940:	0800e07d 	.word	0x0800e07d
 800d944:	0800e07d 	.word	0x0800e07d
 800d948:	0800e07d 	.word	0x0800e07d
 800d94c:	0800e07d 	.word	0x0800e07d
 800d950:	0800e07d 	.word	0x0800e07d
 800d954:	0800e07d 	.word	0x0800e07d
 800d958:	0800e07d 	.word	0x0800e07d
 800d95c:	0800e07d 	.word	0x0800e07d
 800d960:	0800e07d 	.word	0x0800e07d
 800d964:	0800e07d 	.word	0x0800e07d
 800d968:	0800e07d 	.word	0x0800e07d
 800d96c:	0800e07d 	.word	0x0800e07d
 800d970:	0800e07d 	.word	0x0800e07d
 800d974:	0800e07d 	.word	0x0800e07d
 800d978:	0800e07d 	.word	0x0800e07d
 800d97c:	0800decf 	.word	0x0800decf
 800d980:	0800e07d 	.word	0x0800e07d
 800d984:	0800e07d 	.word	0x0800e07d
 800d988:	0800e07d 	.word	0x0800e07d
 800d98c:	0800e07d 	.word	0x0800e07d
 800d990:	0800e07d 	.word	0x0800e07d
 800d994:	0800e07d 	.word	0x0800e07d
 800d998:	0800e07d 	.word	0x0800e07d
 800d99c:	0800e07d 	.word	0x0800e07d
 800d9a0:	0800e07d 	.word	0x0800e07d
 800d9a4:	0800e07d 	.word	0x0800e07d
 800d9a8:	0800e02f 	.word	0x0800e02f
 800d9ac:	0800e07d 	.word	0x0800e07d
 800d9b0:	0800e07d 	.word	0x0800e07d
 800d9b4:	0800e07d 	.word	0x0800e07d
 800d9b8:	0800da15 	.word	0x0800da15
 800d9bc:	0800da4f 	.word	0x0800da4f
 800d9c0:	0800e07d 	.word	0x0800e07d
 800d9c4:	0800daf3 	.word	0x0800daf3
 800d9c8:	0800e07d 	.word	0x0800e07d
 800d9cc:	0800e07d 	.word	0x0800e07d
 800d9d0:	0800dcaf 	.word	0x0800dcaf
 800d9d4:	0800e07d 	.word	0x0800e07d
 800d9d8:	0800e07d 	.word	0x0800e07d
 800d9dc:	0800e07d 	.word	0x0800e07d
 800d9e0:	0800e07d 	.word	0x0800e07d
 800d9e4:	0800e07d 	.word	0x0800e07d
 800d9e8:	0800e07d 	.word	0x0800e07d
 800d9ec:	0800e07d 	.word	0x0800e07d
 800d9f0:	0800e07d 	.word	0x0800e07d
 800d9f4:	0800e07d 	.word	0x0800e07d
 800d9f8:	0800dd2f 	.word	0x0800dd2f
 800d9fc:	0800dd7b 	.word	0x0800dd7b
 800da00:	0800e07d 	.word	0x0800e07d
 800da04:	0800e07d 	.word	0x0800e07d
 800da08:	0800e07d 	.word	0x0800e07d
 800da0c:	0800e07d 	.word	0x0800e07d
 800da10:	0800dcef 	.word	0x0800dcef
		case 'c': { // Single character field (char).
			//                char value = '\0';   //initialize the char value with null character
			value = 0;
 800da14:	4bcb      	ldr	r3, [pc, #812]	; (800dd44 <nmea_scan+0x478>)
 800da16:	2200      	movs	r2, #0
 800da18:	701a      	strb	r2, [r3, #0]
			if (field && nmea_isfield(*field))
 800da1a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d00d      	beq.n	800da3e <nmea_scan+0x172>
 800da22:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800da26:	781b      	ldrb	r3, [r3, #0]
 800da28:	4618      	mov	r0, r3
 800da2a:	f7ff fe89 	bl	800d740 <nmea_isfield>
 800da2e:	4603      	mov	r3, r0
 800da30:	2b00      	cmp	r3, #0
 800da32:	d004      	beq.n	800da3e <nmea_scan+0x172>
				value = *field;
 800da34:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800da38:	781a      	ldrb	r2, [r3, #0]
 800da3a:	4bc2      	ldr	r3, [pc, #776]	; (800dd44 <nmea_scan+0x478>)
 800da3c:	701a      	strb	r2, [r3, #0]

			*va_arg(ap, char *) = value;
 800da3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da40:	1d1a      	adds	r2, r3, #4
 800da42:	62fa      	str	r2, [r7, #44]	; 0x2c
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	4abf      	ldr	r2, [pc, #764]	; (800dd44 <nmea_scan+0x478>)
 800da48:	7812      	ldrb	r2, [r2, #0]
 800da4a:	701a      	strb	r2, [r3, #0]
			//								*va_arg(ap, uint8_t *) = value;
		} break;
 800da4c:	e2f0      	b.n	800e030 <nmea_scan+0x764>

		case 'd': { // Single character direction field (int).
			int value = 0;
 800da4e:	2300      	movs	r3, #0
 800da50:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			if (field && nmea_isfield(*field))
 800da54:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d042      	beq.n	800dae2 <nmea_scan+0x216>
 800da5c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800da60:	781b      	ldrb	r3, [r3, #0]
 800da62:	4618      	mov	r0, r3
 800da64:	f7ff fe6c 	bl	800d740 <nmea_isfield>
 800da68:	4603      	mov	r3, r0
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d039      	beq.n	800dae2 <nmea_scan+0x216>
			{
				switch (*field)
 800da6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800da72:	781b      	ldrb	r3, [r3, #0]
 800da74:	3b45      	subs	r3, #69	; 0x45
 800da76:	2b12      	cmp	r3, #18
 800da78:	f200 8302 	bhi.w	800e080 <nmea_scan+0x7b4>
 800da7c:	a201      	add	r2, pc, #4	; (adr r2, 800da84 <nmea_scan+0x1b8>)
 800da7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da82:	bf00      	nop
 800da84:	0800dad1 	.word	0x0800dad1
 800da88:	0800e081 	.word	0x0800e081
 800da8c:	0800e081 	.word	0x0800e081
 800da90:	0800e081 	.word	0x0800e081
 800da94:	0800e081 	.word	0x0800e081
 800da98:	0800e081 	.word	0x0800e081
 800da9c:	0800e081 	.word	0x0800e081
 800daa0:	0800e081 	.word	0x0800e081
 800daa4:	0800e081 	.word	0x0800e081
 800daa8:	0800dad1 	.word	0x0800dad1
 800daac:	0800e081 	.word	0x0800e081
 800dab0:	0800e081 	.word	0x0800e081
 800dab4:	0800e081 	.word	0x0800e081
 800dab8:	0800e081 	.word	0x0800e081
 800dabc:	0800dad9 	.word	0x0800dad9
 800dac0:	0800e081 	.word	0x0800e081
 800dac4:	0800e081 	.word	0x0800e081
 800dac8:	0800e081 	.word	0x0800e081
 800dacc:	0800dad9 	.word	0x0800dad9
				{
				case 'N':
				case 'E': value = 1;
 800dad0:	2301      	movs	r3, #1
 800dad2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
				break;
 800dad6:	e004      	b.n	800dae2 <nmea_scan+0x216>

				case 'S':
				case 'W':	value = -1;
 800dad8:	f04f 33ff 	mov.w	r3, #4294967295
 800dadc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
				break;
 800dae0:	bf00      	nop

				default:	goto parse_error;
				}
			}

			*va_arg(ap, int *) = value;
 800dae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dae4:	1d1a      	adds	r2, r3, #4
 800dae6:	62fa      	str	r2, [r7, #44]	; 0x2c
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800daee:	601a      	str	r2, [r3, #0]

		} break;
 800daf0:	e29e      	b.n	800e030 <nmea_scan+0x764>

		case 'f': { // Fractional value with scale (refer struct nmea_float).
			int sign = 0;
 800daf2:	2300      	movs	r3, #0
 800daf4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			int_least32_t value = -1;
 800daf8:	f04f 33ff 	mov.w	r3, #4294967295
 800dafc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			int_least32_t scale = 0;
 800db00:	2300      	movs	r3, #0
 800db02:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

			if (field)
 800db06:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	f000 8097 	beq.w	800dc3e <nmea_scan+0x372>
			{
				while (nmea_isfield(*field))
 800db10:	e08b      	b.n	800dc2a <nmea_scan+0x35e>
				{
					if (*field == '+' && !sign && value == -1)
 800db12:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800db16:	781b      	ldrb	r3, [r3, #0]
 800db18:	2b2b      	cmp	r3, #43	; 0x2b
 800db1a:	d10c      	bne.n	800db36 <nmea_scan+0x26a>
 800db1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800db20:	2b00      	cmp	r3, #0
 800db22:	d108      	bne.n	800db36 <nmea_scan+0x26a>
 800db24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800db28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db2c:	d103      	bne.n	800db36 <nmea_scan+0x26a>
					{
						sign = 1;
 800db2e:	2301      	movs	r3, #1
 800db30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800db34:	e074      	b.n	800dc20 <nmea_scan+0x354>
					}
					else if (*field == '-' && !sign && value == -1)
 800db36:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800db3a:	781b      	ldrb	r3, [r3, #0]
 800db3c:	2b2d      	cmp	r3, #45	; 0x2d
 800db3e:	d10d      	bne.n	800db5c <nmea_scan+0x290>
 800db40:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800db44:	2b00      	cmp	r3, #0
 800db46:	d109      	bne.n	800db5c <nmea_scan+0x290>
 800db48:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800db4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db50:	d104      	bne.n	800db5c <nmea_scan+0x290>
					{
						sign = -1;
 800db52:	f04f 33ff 	mov.w	r3, #4294967295
 800db56:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800db5a:	e061      	b.n	800dc20 <nmea_scan+0x354>
					}
					else if (isdigit((unsigned char) *field))
 800db5c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800db60:	781b      	ldrb	r3, [r3, #0]
 800db62:	3b30      	subs	r3, #48	; 0x30
 800db64:	2b09      	cmp	r3, #9
 800db66:	d838      	bhi.n	800dbda <nmea_scan+0x30e>
					{
						int digit = *field - '0';
 800db68:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800db6c:	781b      	ldrb	r3, [r3, #0]
 800db6e:	3b30      	subs	r3, #48	; 0x30
 800db70:	63fb      	str	r3, [r7, #60]	; 0x3c
						if (value == -1)
 800db72:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800db76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db7a:	d102      	bne.n	800db82 <nmea_scan+0x2b6>
							value = 0;
 800db7c:	2300      	movs	r3, #0
 800db7e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
						if (value > (INT_LEAST32_MAX-digit) / 10)
 800db82:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800db84:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800db88:	1a9b      	subs	r3, r3, r2
 800db8a:	4a6f      	ldr	r2, [pc, #444]	; (800dd48 <nmea_scan+0x47c>)
 800db8c:	fb82 1203 	smull	r1, r2, r2, r3
 800db90:	1092      	asrs	r2, r2, #2
 800db92:	17db      	asrs	r3, r3, #31
 800db94:	1ad2      	subs	r2, r2, r3
 800db96:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800db9a:	429a      	cmp	r2, r3
 800db9c:	da05      	bge.n	800dbaa <nmea_scan+0x2de>
						{
							/* we ran out of bits, what do we do? */
							if (scale)
 800db9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	f000 826e 	beq.w	800e084 <nmea_scan+0x7b8>
							{
								/* truncate extra precision */
								break;
 800dba8:	e049      	b.n	800dc3e <nmea_scan+0x372>
							{
								/* integer overflow. bail out. */
								goto parse_error;
							}
						}
						value = (10 * value) + digit;
 800dbaa:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800dbae:	4613      	mov	r3, r2
 800dbb0:	009b      	lsls	r3, r3, #2
 800dbb2:	4413      	add	r3, r2
 800dbb4:	005b      	lsls	r3, r3, #1
 800dbb6:	461a      	mov	r2, r3
 800dbb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dbba:	4413      	add	r3, r2
 800dbbc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
						if (scale)
 800dbc0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d02b      	beq.n	800dc20 <nmea_scan+0x354>
							scale *= 10;
 800dbc8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800dbcc:	4613      	mov	r3, r2
 800dbce:	009b      	lsls	r3, r3, #2
 800dbd0:	4413      	add	r3, r2
 800dbd2:	005b      	lsls	r3, r3, #1
 800dbd4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800dbd8:	e022      	b.n	800dc20 <nmea_scan+0x354>
					}
					else if (*field == '.' && scale == 0)
 800dbda:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dbde:	781b      	ldrb	r3, [r3, #0]
 800dbe0:	2b2e      	cmp	r3, #46	; 0x2e
 800dbe2:	d107      	bne.n	800dbf4 <nmea_scan+0x328>
 800dbe4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d103      	bne.n	800dbf4 <nmea_scan+0x328>
					{
						scale = 1;
 800dbec:	2301      	movs	r3, #1
 800dbee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800dbf2:	e015      	b.n	800dc20 <nmea_scan+0x354>
					}
					else if (*field == ' ')
 800dbf4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dbf8:	781b      	ldrb	r3, [r3, #0]
 800dbfa:	2b20      	cmp	r3, #32
 800dbfc:	f040 8244 	bne.w	800e088 <nmea_scan+0x7bc>
					{
						/* Allow spaces at the start of the field. Not NMEA
						 * conformant, but some modules do this. */
						if (sign != 0 || value != -1 || scale != 0)
 800dc00:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	f040 8250 	bne.w	800e0aa <nmea_scan+0x7de>
 800dc0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800dc0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc12:	f040 824a 	bne.w	800e0aa <nmea_scan+0x7de>
 800dc16:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	f040 8245 	bne.w	800e0aa <nmea_scan+0x7de>
					}
					else
					{
						goto parse_error;
					}
					field++;
 800dc20:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dc24:	3301      	adds	r3, #1
 800dc26:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
				while (nmea_isfield(*field))
 800dc2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dc2e:	781b      	ldrb	r3, [r3, #0]
 800dc30:	4618      	mov	r0, r3
 800dc32:	f7ff fd85 	bl	800d740 <nmea_isfield>
 800dc36:	4603      	mov	r3, r0
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	f47f af6a 	bne.w	800db12 <nmea_scan+0x246>
				}
			}

			if ((sign || scale) && value == -1)
 800dc3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d103      	bne.n	800dc4e <nmea_scan+0x382>
 800dc46:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d005      	beq.n	800dc5a <nmea_scan+0x38e>
 800dc4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800dc52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc56:	f000 8219 	beq.w	800e08c <nmea_scan+0x7c0>
				goto parse_error;

			if (value == -1) {
 800dc5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800dc5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc62:	d106      	bne.n	800dc72 <nmea_scan+0x3a6>
				/* No digits were scanned. */
				value = 0;
 800dc64:	2300      	movs	r3, #0
 800dc66:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
				scale = 0;
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800dc70:	e006      	b.n	800dc80 <nmea_scan+0x3b4>
			} else if (scale == 0) {
 800dc72:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d102      	bne.n	800dc80 <nmea_scan+0x3b4>
				/* No decimal point. */
				scale = 1;
 800dc7a:	2301      	movs	r3, #1
 800dc7c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			}
			if (sign)
 800dc80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d007      	beq.n	800dc98 <nmea_scan+0x3cc>
				value *= sign;
 800dc88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800dc8c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800dc90:	fb02 f303 	mul.w	r3, r2, r3
 800dc94:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

			*va_arg(ap, struct nmea_float *) = (struct nmea_float) {value, scale};
 800dc98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc9a:	1d1a      	adds	r2, r3, #4
 800dc9c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800dca4:	601a      	str	r2, [r3, #0]
 800dca6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800dcaa:	605a      	str	r2, [r3, #4]
		} break;
 800dcac:	e1c0      	b.n	800e030 <nmea_scan+0x764>

		case 'i': { // Integer value, default 0 (int).
			int value = 0;
 800dcae:	2300      	movs	r3, #0
 800dcb0:	67fb      	str	r3, [r7, #124]	; 0x7c

			if (field) {
 800dcb2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d011      	beq.n	800dcde <nmea_scan+0x412>
				char *endptr;
				value = strtol(field, &endptr, 10);
 800dcba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dcbe:	220a      	movs	r2, #10
 800dcc0:	4619      	mov	r1, r3
 800dcc2:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800dcc6:	f000 fd31 	bl	800e72c <strtol>
 800dcca:	67f8      	str	r0, [r7, #124]	; 0x7c
				if (nmea_isfield(*endptr))
 800dccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcce:	781b      	ldrb	r3, [r3, #0]
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	f7ff fd35 	bl	800d740 <nmea_isfield>
 800dcd6:	4603      	mov	r3, r0
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	f040 81d9 	bne.w	800e090 <nmea_scan+0x7c4>
					goto parse_error;
			}

			*va_arg(ap, uint8_t *) = (uint8_t)value;
 800dcde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dce0:	1d1a      	adds	r2, r3, #4
 800dce2:	62fa      	str	r2, [r7, #44]	; 0x2c
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800dce8:	b2d2      	uxtb	r2, r2
 800dcea:	701a      	strb	r2, [r3, #0]
		} break;
 800dcec:	e1a0      	b.n	800e030 <nmea_scan+0x764>

		case 'y': { // year in ZDA, default 0 (int).
			int value = 0;
 800dcee:	2300      	movs	r3, #0
 800dcf0:	67bb      	str	r3, [r7, #120]	; 0x78

			if (field) {
 800dcf2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d011      	beq.n	800dd1e <nmea_scan+0x452>
				char *endptr;
				value = strtol(field, &endptr, 10);
 800dcfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dcfe:	220a      	movs	r2, #10
 800dd00:	4619      	mov	r1, r3
 800dd02:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800dd06:	f000 fd11 	bl	800e72c <strtol>
 800dd0a:	67b8      	str	r0, [r7, #120]	; 0x78
				if (nmea_isfield(*endptr))
 800dd0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd0e:	781b      	ldrb	r3, [r3, #0]
 800dd10:	4618      	mov	r0, r3
 800dd12:	f7ff fd15 	bl	800d740 <nmea_isfield>
 800dd16:	4603      	mov	r3, r0
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	f040 81bb 	bne.w	800e094 <nmea_scan+0x7c8>
					goto parse_error;
			}

			*va_arg(ap, uint16_t *) = (uint16_t)value;
 800dd1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd20:	1d1a      	adds	r2, r3, #4
 800dd22:	62fa      	str	r2, [r7, #44]	; 0x2c
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800dd28:	b292      	uxth	r2, r2
 800dd2a:	801a      	strh	r2, [r3, #0]
		} break;
 800dd2c:	e180      	b.n	800e030 <nmea_scan+0x764>

		case 's': { // String value (char *).
			//                char *buf = va_arg(ap, char *);
			unsigned char *buf = va_arg(ap, uint8_t *);
 800dd2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dd30:	1d1a      	adds	r2, r3, #4
 800dd32:	62fa      	str	r2, [r7, #44]	; 0x2c
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	677b      	str	r3, [r7, #116]	; 0x74

			if (field) {
 800dd38:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d018      	beq.n	800dd72 <nmea_scan+0x4a6>
				while (nmea_isfield(*field))
 800dd40:	e00e      	b.n	800dd60 <nmea_scan+0x494>
 800dd42:	bf00      	nop
 800dd44:	20000db0 	.word	0x20000db0
 800dd48:	66666667 	.word	0x66666667
					*buf++ = *field++;
 800dd4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dd4e:	1c5a      	adds	r2, r3, #1
 800dd50:	677a      	str	r2, [r7, #116]	; 0x74
 800dd52:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800dd56:	1c51      	adds	r1, r2, #1
 800dd58:	f8c7 1090 	str.w	r1, [r7, #144]	; 0x90
 800dd5c:	7812      	ldrb	r2, [r2, #0]
 800dd5e:	701a      	strb	r2, [r3, #0]
				while (nmea_isfield(*field))
 800dd60:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dd64:	781b      	ldrb	r3, [r3, #0]
 800dd66:	4618      	mov	r0, r3
 800dd68:	f7ff fcea 	bl	800d740 <nmea_isfield>
 800dd6c:	4603      	mov	r3, r0
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d1ec      	bne.n	800dd4c <nmea_scan+0x480>
			}

			*buf = '\0';  //last char, stored as string!
 800dd72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dd74:	2200      	movs	r2, #0
 800dd76:	701a      	strb	r2, [r3, #0]
		} break;
 800dd78:	e15a      	b.n	800e030 <nmea_scan+0x764>

		case 't': { // NMEA talker+sentence identifier (char *).
			// This field is always mandatory.
			if (!field)
 800dd7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	f000 818a 	beq.w	800e098 <nmea_scan+0x7cc>
				goto parse_error;

			if (field[0] != '$')
 800dd84:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dd88:	781b      	ldrb	r3, [r3, #0]
 800dd8a:	2b24      	cmp	r3, #36	; 0x24
 800dd8c:	f040 8186 	bne.w	800e09c <nmea_scan+0x7d0>
				goto parse_error;
			for (int f=0; f<5; f++)
 800dd90:	2300      	movs	r3, #0
 800dd92:	673b      	str	r3, [r7, #112]	; 0x70
 800dd94:	e013      	b.n	800ddbe <nmea_scan+0x4f2>
				if (!nmea_isfield(field[1+f]))
 800dd96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800dd98:	3301      	adds	r3, #1
 800dd9a:	461a      	mov	r2, r3
 800dd9c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dda0:	4413      	add	r3, r2
 800dda2:	781b      	ldrb	r3, [r3, #0]
 800dda4:	4618      	mov	r0, r3
 800dda6:	f7ff fccb 	bl	800d740 <nmea_isfield>
 800ddaa:	4603      	mov	r3, r0
 800ddac:	f083 0301 	eor.w	r3, r3, #1
 800ddb0:	b2db      	uxtb	r3, r3
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	f040 8174 	bne.w	800e0a0 <nmea_scan+0x7d4>
			for (int f=0; f<5; f++)
 800ddb8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ddba:	3301      	adds	r3, #1
 800ddbc:	673b      	str	r3, [r7, #112]	; 0x70
 800ddbe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ddc0:	2b04      	cmp	r3, #4
 800ddc2:	dde8      	ble.n	800dd96 <nmea_scan+0x4ca>
					goto parse_error;

			char *buf = va_arg(ap, char *);  //created a pointer to that arg where it is to b stored, here it is 'type'
 800ddc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddc6:	1d1a      	adds	r2, r3, #4
 800ddc8:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	63bb      	str	r3, [r7, #56]	; 0x38
			memcpy(buf, field+1, 5);
 800ddce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ddd2:	3301      	adds	r3, #1
 800ddd4:	2205      	movs	r2, #5
 800ddd6:	4619      	mov	r1, r3
 800ddd8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ddda:	f000 fb97 	bl	800e50c <memcpy>
			buf[5] = '\0';
 800ddde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dde0:	3305      	adds	r3, #5
 800dde2:	2200      	movs	r2, #0
 800dde4:	701a      	strb	r2, [r3, #0]
		} break;
 800dde6:	e123      	b.n	800e030 <nmea_scan+0x764>

		case 'D': { // Date (int, int, int), -1 if empty.
			struct nmea_date *date = va_arg(ap, struct nmea_date *);
 800dde8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ddea:	1d1a      	adds	r2, r3, #4
 800ddec:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	637b      	str	r3, [r7, #52]	; 0x34

			int d = -1, m = -1, y = -1;
 800ddf2:	f04f 33ff 	mov.w	r3, #4294967295
 800ddf6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ddf8:	f04f 33ff 	mov.w	r3, #4294967295
 800ddfc:	66bb      	str	r3, [r7, #104]	; 0x68
 800ddfe:	f04f 33ff 	mov.w	r3, #4294967295
 800de02:	667b      	str	r3, [r7, #100]	; 0x64

			if (field && nmea_isfield(*field)) {
 800de04:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d053      	beq.n	800deb4 <nmea_scan+0x5e8>
 800de0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800de10:	781b      	ldrb	r3, [r3, #0]
 800de12:	4618      	mov	r0, r3
 800de14:	f7ff fc94 	bl	800d740 <nmea_isfield>
 800de18:	4603      	mov	r3, r0
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d04a      	beq.n	800deb4 <nmea_scan+0x5e8>
				// Always six digits.
				for (int f=0; f<6; f++)
 800de1e:	2300      	movs	r3, #0
 800de20:	663b      	str	r3, [r7, #96]	; 0x60
 800de22:	e00b      	b.n	800de3c <nmea_scan+0x570>
					if (!isdigit((unsigned char) field[f]))
 800de24:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800de26:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800de2a:	4413      	add	r3, r2
 800de2c:	781b      	ldrb	r3, [r3, #0]
 800de2e:	3b30      	subs	r3, #48	; 0x30
 800de30:	2b09      	cmp	r3, #9
 800de32:	f200 8137 	bhi.w	800e0a4 <nmea_scan+0x7d8>
				for (int f=0; f<6; f++)
 800de36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800de38:	3301      	adds	r3, #1
 800de3a:	663b      	str	r3, [r7, #96]	; 0x60
 800de3c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800de3e:	2b05      	cmp	r3, #5
 800de40:	ddf0      	ble.n	800de24 <nmea_scan+0x558>
						goto parse_error;

				char dArr[] = {field[0], field[1], '\0'};
 800de42:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800de46:	781b      	ldrb	r3, [r3, #0]
 800de48:	f887 3020 	strb.w	r3, [r7, #32]
 800de4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800de50:	785b      	ldrb	r3, [r3, #1]
 800de52:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 800de56:	2300      	movs	r3, #0
 800de58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
				char mArr[] = {field[2], field[3], '\0'};
 800de5c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800de60:	789b      	ldrb	r3, [r3, #2]
 800de62:	773b      	strb	r3, [r7, #28]
 800de64:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800de68:	78db      	ldrb	r3, [r3, #3]
 800de6a:	777b      	strb	r3, [r7, #29]
 800de6c:	2300      	movs	r3, #0
 800de6e:	77bb      	strb	r3, [r7, #30]
				char yArr[] = {field[4], field[5], '\0'};
 800de70:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800de74:	791b      	ldrb	r3, [r3, #4]
 800de76:	763b      	strb	r3, [r7, #24]
 800de78:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800de7c:	795b      	ldrb	r3, [r3, #5]
 800de7e:	767b      	strb	r3, [r7, #25]
 800de80:	2300      	movs	r3, #0
 800de82:	76bb      	strb	r3, [r7, #26]
				d = strtol(dArr, NULL, 10);
 800de84:	f107 0320 	add.w	r3, r7, #32
 800de88:	220a      	movs	r2, #10
 800de8a:	2100      	movs	r1, #0
 800de8c:	4618      	mov	r0, r3
 800de8e:	f000 fc4d 	bl	800e72c <strtol>
 800de92:	66f8      	str	r0, [r7, #108]	; 0x6c
				m = strtol(mArr, NULL, 10);
 800de94:	f107 031c 	add.w	r3, r7, #28
 800de98:	220a      	movs	r2, #10
 800de9a:	2100      	movs	r1, #0
 800de9c:	4618      	mov	r0, r3
 800de9e:	f000 fc45 	bl	800e72c <strtol>
 800dea2:	66b8      	str	r0, [r7, #104]	; 0x68
				y = strtol(yArr, NULL, 10);
 800dea4:	f107 0318 	add.w	r3, r7, #24
 800dea8:	220a      	movs	r2, #10
 800deaa:	2100      	movs	r1, #0
 800deac:	4618      	mov	r0, r3
 800deae:	f000 fc3d 	bl	800e72c <strtol>
 800deb2:	6678      	str	r0, [r7, #100]	; 0x64
			}

			date->day = (uint8_t)d;
 800deb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800deb6:	b2da      	uxtb	r2, r3
 800deb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800deba:	701a      	strb	r2, [r3, #0]
			date->month = (uint8_t)m;
 800debc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800debe:	b2da      	uxtb	r2, r3
 800dec0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dec2:	705a      	strb	r2, [r3, #1]
			date->year = (uint8_t)y;
 800dec4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dec6:	b2da      	uxtb	r2, r3
 800dec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800deca:	709a      	strb	r2, [r3, #2]
		} break;
 800decc:	e0b0      	b.n	800e030 <nmea_scan+0x764>

		case 'T': { // Time (int, int, int, int), -1 if empty.
			struct nmea_time *time_ = va_arg(ap, struct nmea_time *);
 800dece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ded0:	1d1a      	adds	r2, r3, #4
 800ded2:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	633b      	str	r3, [r7, #48]	; 0x30

			int h = -1, m = -1, s = -1, u = -1;
 800ded8:	f04f 33ff 	mov.w	r3, #4294967295
 800dedc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800dede:	f04f 33ff 	mov.w	r3, #4294967295
 800dee2:	65bb      	str	r3, [r7, #88]	; 0x58
 800dee4:	f04f 33ff 	mov.w	r3, #4294967295
 800dee8:	657b      	str	r3, [r7, #84]	; 0x54
 800deea:	f04f 33ff 	mov.w	r3, #4294967295
 800deee:	653b      	str	r3, [r7, #80]	; 0x50

			if (field && nmea_isfield(*field)) {
 800def0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800def4:	2b00      	cmp	r3, #0
 800def6:	f000 8089 	beq.w	800e00c <nmea_scan+0x740>
 800defa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800defe:	781b      	ldrb	r3, [r3, #0]
 800df00:	4618      	mov	r0, r3
 800df02:	f7ff fc1d 	bl	800d740 <nmea_isfield>
 800df06:	4603      	mov	r3, r0
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d07f      	beq.n	800e00c <nmea_scan+0x740>
				// Minimum required: integer time.
				for (int f=0; f<6; f++)
 800df0c:	2300      	movs	r3, #0
 800df0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800df10:	e00b      	b.n	800df2a <nmea_scan+0x65e>
					if (!isdigit((unsigned char) field[f]))
 800df12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df14:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800df18:	4413      	add	r3, r2
 800df1a:	781b      	ldrb	r3, [r3, #0]
 800df1c:	3b30      	subs	r3, #48	; 0x30
 800df1e:	2b09      	cmp	r3, #9
 800df20:	f200 80c2 	bhi.w	800e0a8 <nmea_scan+0x7dc>
				for (int f=0; f<6; f++)
 800df24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df26:	3301      	adds	r3, #1
 800df28:	64fb      	str	r3, [r7, #76]	; 0x4c
 800df2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800df2c:	2b05      	cmp	r3, #5
 800df2e:	ddf0      	ble.n	800df12 <nmea_scan+0x646>
						goto parse_error;

				char hArr[] = {field[0], field[1], '\0'};
 800df30:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800df34:	781b      	ldrb	r3, [r3, #0]
 800df36:	753b      	strb	r3, [r7, #20]
 800df38:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800df3c:	785b      	ldrb	r3, [r3, #1]
 800df3e:	757b      	strb	r3, [r7, #21]
 800df40:	2300      	movs	r3, #0
 800df42:	75bb      	strb	r3, [r7, #22]
				char mArr[] = {field[2], field[3], '\0'};
 800df44:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800df48:	789b      	ldrb	r3, [r3, #2]
 800df4a:	743b      	strb	r3, [r7, #16]
 800df4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800df50:	78db      	ldrb	r3, [r3, #3]
 800df52:	747b      	strb	r3, [r7, #17]
 800df54:	2300      	movs	r3, #0
 800df56:	74bb      	strb	r3, [r7, #18]
				char sArr[] = {field[4], field[5], '\0'};
 800df58:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800df5c:	791b      	ldrb	r3, [r3, #4]
 800df5e:	733b      	strb	r3, [r7, #12]
 800df60:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800df64:	795b      	ldrb	r3, [r3, #5]
 800df66:	737b      	strb	r3, [r7, #13]
 800df68:	2300      	movs	r3, #0
 800df6a:	73bb      	strb	r3, [r7, #14]
				h = strtol(hArr, NULL, 10);
 800df6c:	f107 0314 	add.w	r3, r7, #20
 800df70:	220a      	movs	r2, #10
 800df72:	2100      	movs	r1, #0
 800df74:	4618      	mov	r0, r3
 800df76:	f000 fbd9 	bl	800e72c <strtol>
 800df7a:	65f8      	str	r0, [r7, #92]	; 0x5c
				m = strtol(mArr, NULL, 10);
 800df7c:	f107 0310 	add.w	r3, r7, #16
 800df80:	220a      	movs	r2, #10
 800df82:	2100      	movs	r1, #0
 800df84:	4618      	mov	r0, r3
 800df86:	f000 fbd1 	bl	800e72c <strtol>
 800df8a:	65b8      	str	r0, [r7, #88]	; 0x58
				s = strtol(sArr, NULL, 10);
 800df8c:	f107 030c 	add.w	r3, r7, #12
 800df90:	220a      	movs	r2, #10
 800df92:	2100      	movs	r1, #0
 800df94:	4618      	mov	r0, r3
 800df96:	f000 fbc9 	bl	800e72c <strtol>
 800df9a:	6578      	str	r0, [r7, #84]	; 0x54
				field += 6;
 800df9c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dfa0:	3306      	adds	r3, #6
 800dfa2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

				// Extra: fractional time. Saved as milliseconds.
				if (*field++ == '.') {
 800dfa6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dfaa:	1c5a      	adds	r2, r3, #1
 800dfac:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800dfb0:	781b      	ldrb	r3, [r3, #0]
 800dfb2:	2b2e      	cmp	r3, #46	; 0x2e
 800dfb4:	d128      	bne.n	800e008 <nmea_scan+0x73c>
					int value = 0;
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	64bb      	str	r3, [r7, #72]	; 0x48
					//                        int scale = 1000000;  //since microsecs
					int scale = 1000;  //since millisecs
 800dfba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800dfbe:	647b      	str	r3, [r7, #68]	; 0x44
					while (isdigit((unsigned char) *field) && scale > 1) {
 800dfc0:	e016      	b.n	800dff0 <nmea_scan+0x724>
						value = (value * 10) + (*field++ - '0');
 800dfc2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dfc4:	4613      	mov	r3, r2
 800dfc6:	009b      	lsls	r3, r3, #2
 800dfc8:	4413      	add	r3, r2
 800dfca:	005b      	lsls	r3, r3, #1
 800dfcc:	4619      	mov	r1, r3
 800dfce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dfd2:	1c5a      	adds	r2, r3, #1
 800dfd4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800dfd8:	781b      	ldrb	r3, [r3, #0]
 800dfda:	3b30      	subs	r3, #48	; 0x30
 800dfdc:	440b      	add	r3, r1
 800dfde:	64bb      	str	r3, [r7, #72]	; 0x48
						scale /= 10;
 800dfe0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dfe2:	4a36      	ldr	r2, [pc, #216]	; (800e0bc <nmea_scan+0x7f0>)
 800dfe4:	fb82 1203 	smull	r1, r2, r2, r3
 800dfe8:	1092      	asrs	r2, r2, #2
 800dfea:	17db      	asrs	r3, r3, #31
 800dfec:	1ad3      	subs	r3, r2, r3
 800dfee:	647b      	str	r3, [r7, #68]	; 0x44
					while (isdigit((unsigned char) *field) && scale > 1) {
 800dff0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800dff4:	781b      	ldrb	r3, [r3, #0]
 800dff6:	3b30      	subs	r3, #48	; 0x30
 800dff8:	2b09      	cmp	r3, #9
 800dffa:	d802      	bhi.n	800e002 <nmea_scan+0x736>
 800dffc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dffe:	2b01      	cmp	r3, #1
 800e000:	dcdf      	bgt.n	800dfc2 <nmea_scan+0x6f6>
					}
					//                        u = value * scale;
					u = value;
 800e002:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e004:	653b      	str	r3, [r7, #80]	; 0x50
 800e006:	e001      	b.n	800e00c <nmea_scan+0x740>
				} else {
					u = 0;
 800e008:	2300      	movs	r3, #0
 800e00a:	653b      	str	r3, [r7, #80]	; 0x50

			//                time_->hours = h;
			//                time_->minutes = m;
			//                time_->seconds = s;
			//                time_->microseconds = u;
			time_->hours = (uint8_t)h;
 800e00c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e00e:	b2da      	uxtb	r2, r3
 800e010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e012:	701a      	strb	r2, [r3, #0]
			time_->minutes = (uint8_t)m;
 800e014:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e016:	b2da      	uxtb	r2, r3
 800e018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e01a:	705a      	strb	r2, [r3, #1]
			time_->seconds = (uint8_t)s;
 800e01c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e01e:	b2da      	uxtb	r2, r3
 800e020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e022:	709a      	strb	r2, [r3, #2]
			time_->milliseconds = (uint16_t)u;
 800e024:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e026:	b29a      	uxth	r2, r3
 800e028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e02a:	809a      	strh	r2, [r3, #4]
		} break;
 800e02c:	e000      	b.n	800e030 <nmea_scan+0x764>

		case '_': { // Ignore the field.
		} break;
 800e02e:	bf00      	nop
		default: { // Unknown.
			goto parse_error;
		} break;
		}

		next_field();
 800e030:	e002      	b.n	800e038 <nmea_scan+0x76c>
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	3301      	adds	r3, #1
 800e036:	607b      	str	r3, [r7, #4]
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	781b      	ldrb	r3, [r3, #0]
 800e03c:	4618      	mov	r0, r3
 800e03e:	f7ff fb7f 	bl	800d740 <nmea_isfield>
 800e042:	4603      	mov	r3, r0
 800e044:	2b00      	cmp	r3, #0
 800e046:	d1f4      	bne.n	800e032 <nmea_scan+0x766>
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	781b      	ldrb	r3, [r3, #0]
 800e04c:	2b2c      	cmp	r3, #44	; 0x2c
 800e04e:	d106      	bne.n	800e05e <nmea_scan+0x792>
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	3301      	adds	r3, #1
 800e054:	607b      	str	r3, [r7, #4]
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800e05c:	e002      	b.n	800e064 <nmea_scan+0x798>
 800e05e:	2300      	movs	r3, #0
 800e060:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	while (*format) {
 800e064:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800e068:	781b      	ldrb	r3, [r3, #0]
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	f47f ac40 	bne.w	800d8f0 <nmea_scan+0x24>
	}

	result = true;
 800e070:	2301      	movs	r3, #1
 800e072:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800e076:	e018      	b.n	800e0aa <nmea_scan+0x7de>
			goto parse_error;
 800e078:	bf00      	nop
 800e07a:	e016      	b.n	800e0aa <nmea_scan+0x7de>
			goto parse_error;
 800e07c:	bf00      	nop
 800e07e:	e014      	b.n	800e0aa <nmea_scan+0x7de>
				default:	goto parse_error;
 800e080:	bf00      	nop
 800e082:	e012      	b.n	800e0aa <nmea_scan+0x7de>
								goto parse_error;
 800e084:	bf00      	nop
 800e086:	e010      	b.n	800e0aa <nmea_scan+0x7de>
						goto parse_error;
 800e088:	bf00      	nop
 800e08a:	e00e      	b.n	800e0aa <nmea_scan+0x7de>
				goto parse_error;
 800e08c:	bf00      	nop
 800e08e:	e00c      	b.n	800e0aa <nmea_scan+0x7de>
					goto parse_error;
 800e090:	bf00      	nop
 800e092:	e00a      	b.n	800e0aa <nmea_scan+0x7de>
					goto parse_error;
 800e094:	bf00      	nop
 800e096:	e008      	b.n	800e0aa <nmea_scan+0x7de>
				goto parse_error;
 800e098:	bf00      	nop
 800e09a:	e006      	b.n	800e0aa <nmea_scan+0x7de>
				goto parse_error;
 800e09c:	bf00      	nop
 800e09e:	e004      	b.n	800e0aa <nmea_scan+0x7de>
					goto parse_error;
 800e0a0:	bf00      	nop
 800e0a2:	e002      	b.n	800e0aa <nmea_scan+0x7de>
						goto parse_error;
 800e0a4:	bf00      	nop
 800e0a6:	e000      	b.n	800e0aa <nmea_scan+0x7de>
						goto parse_error;
 800e0a8:	bf00      	nop

	parse_error:
	va_end(ap);
	//    printf("Parse Error");
	return result;
 800e0aa:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	379c      	adds	r7, #156	; 0x9c
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e0b8:	b003      	add	sp, #12
 800e0ba:	4770      	bx	lr
 800e0bc:	66666667 	.word	0x66666667

0800e0c0 <nmea_parse_rmc>:




bool nmea_parse_rmc(struct nmea_sentence_rmc *frame, const char *sentence)
{
 800e0c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e0c2:	b093      	sub	sp, #76	; 0x4c
 800e0c4:	af0a      	add	r7, sp, #40	; 0x28
 800e0c6:	60f8      	str	r0, [r7, #12]
 800e0c8:	60b9      	str	r1, [r7, #8]
	int latitude_direction;
	int longitude_direction;
	//    int variation_direction;   -- for magnetic variation direction
	//    if (!nmea_scan(sentence, "tTcfdfdffDfd",  //last 'fd' is for magnetic variation

	if (!nmea_scan(sentence, "tTcfdfdffD__cc",
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	607b      	str	r3, [r7, #4]
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	3306      	adds	r3, #6
 800e0d2:	68fa      	ldr	r2, [r7, #12]
 800e0d4:	3208      	adds	r2, #8
 800e0d6:	603a      	str	r2, [r7, #0]
 800e0d8:	68f9      	ldr	r1, [r7, #12]
 800e0da:	3110      	adds	r1, #16
 800e0dc:	68f8      	ldr	r0, [r7, #12]
 800e0de:	3018      	adds	r0, #24
 800e0e0:	68fc      	ldr	r4, [r7, #12]
 800e0e2:	3420      	adds	r4, #32
 800e0e4:	68fd      	ldr	r5, [r7, #12]
 800e0e6:	3528      	adds	r5, #40	; 0x28
 800e0e8:	68fe      	ldr	r6, [r7, #12]
 800e0ea:	362b      	adds	r6, #43	; 0x2b
 800e0ec:	68fa      	ldr	r2, [r7, #12]
 800e0ee:	322c      	adds	r2, #44	; 0x2c
 800e0f0:	f107 0e18 	add.w	lr, r7, #24
 800e0f4:	9209      	str	r2, [sp, #36]	; 0x24
 800e0f6:	9608      	str	r6, [sp, #32]
 800e0f8:	9507      	str	r5, [sp, #28]
 800e0fa:	9406      	str	r4, [sp, #24]
 800e0fc:	9005      	str	r0, [sp, #20]
 800e0fe:	f107 0010 	add.w	r0, r7, #16
 800e102:	9004      	str	r0, [sp, #16]
 800e104:	9103      	str	r1, [sp, #12]
 800e106:	f107 0114 	add.w	r1, r7, #20
 800e10a:	9102      	str	r1, [sp, #8]
 800e10c:	683a      	ldr	r2, [r7, #0]
 800e10e:	9201      	str	r2, [sp, #4]
 800e110:	9300      	str	r3, [sp, #0]
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	4672      	mov	r2, lr
 800e116:	4918      	ldr	r1, [pc, #96]	; (800e178 <nmea_parse_rmc+0xb8>)
 800e118:	68b8      	ldr	r0, [r7, #8]
 800e11a:	f7ff fbd7 	bl	800d8cc <nmea_scan>
 800e11e:	4603      	mov	r3, r0
 800e120:	f083 0301 	eor.w	r3, r3, #1
 800e124:	b2db      	uxtb	r3, r3
 800e126:	2b00      	cmp	r3, #0
 800e128:	d004      	beq.n	800e134 <nmea_parse_rmc+0x74>
			&frame->date,
			&frame->mode,  //single char field
			&frame->nav_status))  //single char field
		//            &frame->variation, &variation_direction))  magnetic -- NOT SUPPORTED
	{
		printf("Error! RMC not parsed");
 800e12a:	4814      	ldr	r0, [pc, #80]	; (800e17c <nmea_parse_rmc+0xbc>)
 800e12c:	f000 fa02 	bl	800e534 <iprintf>
		return false;
 800e130:	2300      	movs	r3, #0
 800e132:	e01d      	b.n	800e170 <nmea_parse_rmc+0xb0>
	}
	if (strcmp(type+2, "RMC"))
 800e134:	f107 0318 	add.w	r3, r7, #24
 800e138:	3302      	adds	r3, #2
 800e13a:	4911      	ldr	r1, [pc, #68]	; (800e180 <nmea_parse_rmc+0xc0>)
 800e13c:	4618      	mov	r0, r3
 800e13e:	f7f2 f867 	bl	8000210 <strcmp>
 800e142:	4603      	mov	r3, r0
 800e144:	2b00      	cmp	r3, #0
 800e146:	d004      	beq.n	800e152 <nmea_parse_rmc+0x92>
	{
		printf("Not RMC sentence");
 800e148:	480e      	ldr	r0, [pc, #56]	; (800e184 <nmea_parse_rmc+0xc4>)
 800e14a:	f000 f9f3 	bl	800e534 <iprintf>
		return false;
 800e14e:	2300      	movs	r3, #0
 800e150:	e00e      	b.n	800e170 <nmea_parse_rmc+0xb0>
	}

	//    frame->status = (status == 'A');
	frame->latitude.value *= latitude_direction;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	689b      	ldr	r3, [r3, #8]
 800e156:	697a      	ldr	r2, [r7, #20]
 800e158:	fb02 f203 	mul.w	r2, r2, r3
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	609a      	str	r2, [r3, #8]
	frame->longitude.value *= longitude_direction;
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	691b      	ldr	r3, [r3, #16]
 800e164:	693a      	ldr	r2, [r7, #16]
 800e166:	fb02 f203 	mul.w	r2, r2, r3
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	611a      	str	r2, [r3, #16]
	//    frame->variation.value *= variation_direction;
	return true;
 800e16e:	2301      	movs	r3, #1
}
 800e170:	4618      	mov	r0, r3
 800e172:	3724      	adds	r7, #36	; 0x24
 800e174:	46bd      	mov	sp, r7
 800e176:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e178:	0800fa90 	.word	0x0800fa90
 800e17c:	0800faa0 	.word	0x0800faa0
 800e180:	0800fa68 	.word	0x0800fa68
 800e184:	0800fab8 	.word	0x0800fab8

0800e188 <nmea_parse_gsa>:



bool nmea_parse_gsa(struct nmea_sentence_gsa *frame, const char *sentence)
{
 800e188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e18a:	b0a3      	sub	sp, #140	; 0x8c
 800e18c:	af12      	add	r7, sp, #72	; 0x48
 800e18e:	6378      	str	r0, [r7, #52]	; 0x34
 800e190:	6339      	str	r1, [r7, #48]	; 0x30
	// $GPGSA,A,3,04,05,,09,12,,,24,,,,,2.5,1.3,2.1*39
	char type[6];

	//    if (!nmea_scan(sentence, "tciiiiiiiiiiiiifff",
	if (!nmea_scan(sentence, "tciiiiiiiiiiiiifffi",
 800e192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e194:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e198:	1c5e      	adds	r6, r3, #1
 800e19a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e19c:	1c9a      	adds	r2, r3, #2
 800e19e:	62ba      	str	r2, [r7, #40]	; 0x28
 800e1a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1a2:	1cd9      	adds	r1, r3, #3
 800e1a4:	6279      	str	r1, [r7, #36]	; 0x24
 800e1a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1a8:	1d18      	adds	r0, r3, #4
 800e1aa:	6238      	str	r0, [r7, #32]
 800e1ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1ae:	1d5d      	adds	r5, r3, #5
 800e1b0:	61fd      	str	r5, [r7, #28]
 800e1b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1b4:	1d98      	adds	r0, r3, #6
 800e1b6:	61b8      	str	r0, [r7, #24]
 800e1b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1ba:	3307      	adds	r3, #7
 800e1bc:	617b      	str	r3, [r7, #20]
 800e1be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1c0:	f103 0e08 	add.w	lr, r3, #8
 800e1c4:	4672      	mov	r2, lr
 800e1c6:	613a      	str	r2, [r7, #16]
 800e1c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1ca:	f103 0e09 	add.w	lr, r3, #9
 800e1ce:	4671      	mov	r1, lr
 800e1d0:	60f9      	str	r1, [r7, #12]
 800e1d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1d4:	f103 0e0a 	add.w	lr, r3, #10
 800e1d8:	4670      	mov	r0, lr
 800e1da:	60b8      	str	r0, [r7, #8]
 800e1dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1de:	f103 0e0b 	add.w	lr, r3, #11
 800e1e2:	4675      	mov	r5, lr
 800e1e4:	607d      	str	r5, [r7, #4]
 800e1e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1e8:	f103 0e0c 	add.w	lr, r3, #12
 800e1ec:	4670      	mov	r0, lr
 800e1ee:	6038      	str	r0, [r7, #0]
 800e1f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1f2:	f103 050d 	add.w	r5, r3, #13
 800e1f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1f8:	f103 0410 	add.w	r4, r3, #16
 800e1fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e1fe:	f103 0118 	add.w	r1, r3, #24
 800e202:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e204:	f103 0220 	add.w	r2, r3, #32
 800e208:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e20a:	3328      	adds	r3, #40	; 0x28
 800e20c:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800e210:	9310      	str	r3, [sp, #64]	; 0x40
 800e212:	920f      	str	r2, [sp, #60]	; 0x3c
 800e214:	910e      	str	r1, [sp, #56]	; 0x38
 800e216:	940d      	str	r4, [sp, #52]	; 0x34
 800e218:	950c      	str	r5, [sp, #48]	; 0x30
 800e21a:	683c      	ldr	r4, [r7, #0]
 800e21c:	940b      	str	r4, [sp, #44]	; 0x2c
 800e21e:	687d      	ldr	r5, [r7, #4]
 800e220:	950a      	str	r5, [sp, #40]	; 0x28
 800e222:	68bc      	ldr	r4, [r7, #8]
 800e224:	9409      	str	r4, [sp, #36]	; 0x24
 800e226:	68f9      	ldr	r1, [r7, #12]
 800e228:	9108      	str	r1, [sp, #32]
 800e22a:	693a      	ldr	r2, [r7, #16]
 800e22c:	9207      	str	r2, [sp, #28]
 800e22e:	697b      	ldr	r3, [r7, #20]
 800e230:	9306      	str	r3, [sp, #24]
 800e232:	69bc      	ldr	r4, [r7, #24]
 800e234:	9405      	str	r4, [sp, #20]
 800e236:	69fd      	ldr	r5, [r7, #28]
 800e238:	9504      	str	r5, [sp, #16]
 800e23a:	6a3c      	ldr	r4, [r7, #32]
 800e23c:	9403      	str	r4, [sp, #12]
 800e23e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e240:	9102      	str	r1, [sp, #8]
 800e242:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e244:	9201      	str	r2, [sp, #4]
 800e246:	9600      	str	r6, [sp, #0]
 800e248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e24a:	4602      	mov	r2, r0
 800e24c:	4911      	ldr	r1, [pc, #68]	; (800e294 <nmea_parse_gsa+0x10c>)
 800e24e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e250:	f7ff fb3c 	bl	800d8cc <nmea_scan>
 800e254:	4603      	mov	r3, r0
 800e256:	f083 0301 	eor.w	r3, r3, #1
 800e25a:	b2db      	uxtb	r3, r3
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d004      	beq.n	800e26a <nmea_parse_gsa+0xe2>
			&frame->pdop,
			&frame->hdop,
			&frame->vdop,
			&frame->gnss_id))
	{
		printf("Error! GSA not parsed");
 800e260:	480d      	ldr	r0, [pc, #52]	; (800e298 <nmea_parse_gsa+0x110>)
 800e262:	f000 f967 	bl	800e534 <iprintf>
		return false;
 800e266:	2300      	movs	r3, #0
 800e268:	e00f      	b.n	800e28a <nmea_parse_gsa+0x102>
	}
	if (strcmp(type+2, "GSA"))
 800e26a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800e26e:	3302      	adds	r3, #2
 800e270:	490a      	ldr	r1, [pc, #40]	; (800e29c <nmea_parse_gsa+0x114>)
 800e272:	4618      	mov	r0, r3
 800e274:	f7f1 ffcc 	bl	8000210 <strcmp>
 800e278:	4603      	mov	r3, r0
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d004      	beq.n	800e288 <nmea_parse_gsa+0x100>
	{
		printf("Not GSA sentence");
 800e27e:	4808      	ldr	r0, [pc, #32]	; (800e2a0 <nmea_parse_gsa+0x118>)
 800e280:	f000 f958 	bl	800e534 <iprintf>
		return false;
 800e284:	2300      	movs	r3, #0
 800e286:	e000      	b.n	800e28a <nmea_parse_gsa+0x102>
	}

	return true;
 800e288:	2301      	movs	r3, #1
}
 800e28a:	4618      	mov	r0, r3
 800e28c:	3744      	adds	r7, #68	; 0x44
 800e28e:	46bd      	mov	sp, r7
 800e290:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e292:	bf00      	nop
 800e294:	0800facc 	.word	0x0800facc
 800e298:	0800fae0 	.word	0x0800fae0
 800e29c:	0800fa7c 	.word	0x0800fa7c
 800e2a0:	0800faf8 	.word	0x0800faf8

0800e2a4 <nmea_parse_gga>:


bool nmea_parse_gga(struct nmea_sentence_gga *frame, const char *sentence)
{
 800e2a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2a6:	b097      	sub	sp, #92	; 0x5c
 800e2a8:	af0c      	add	r7, sp, #48	; 0x30
 800e2aa:	6178      	str	r0, [r7, #20]
 800e2ac:	6139      	str	r1, [r7, #16]
	char type[6];
	int latitude_direction;
	int longitude_direction;

	//    if (!nmea_scan(sentence, "tTfdfdiiffcfci_",
	if (!nmea_scan(sentence, "tTfdfdiiffcfc",
 800e2ae:	697b      	ldr	r3, [r7, #20]
 800e2b0:	60fb      	str	r3, [r7, #12]
 800e2b2:	697b      	ldr	r3, [r7, #20]
 800e2b4:	3308      	adds	r3, #8
 800e2b6:	697a      	ldr	r2, [r7, #20]
 800e2b8:	3210      	adds	r2, #16
 800e2ba:	60ba      	str	r2, [r7, #8]
 800e2bc:	6979      	ldr	r1, [r7, #20]
 800e2be:	f101 0218 	add.w	r2, r1, #24
 800e2c2:	607a      	str	r2, [r7, #4]
 800e2c4:	6978      	ldr	r0, [r7, #20]
 800e2c6:	3019      	adds	r0, #25
 800e2c8:	697c      	ldr	r4, [r7, #20]
 800e2ca:	341c      	adds	r4, #28
 800e2cc:	697d      	ldr	r5, [r7, #20]
 800e2ce:	3524      	adds	r5, #36	; 0x24
 800e2d0:	697e      	ldr	r6, [r7, #20]
 800e2d2:	362c      	adds	r6, #44	; 0x2c
 800e2d4:	697a      	ldr	r2, [r7, #20]
 800e2d6:	3230      	adds	r2, #48	; 0x30
 800e2d8:	6979      	ldr	r1, [r7, #20]
 800e2da:	3138      	adds	r1, #56	; 0x38
 800e2dc:	f107 0e20 	add.w	lr, r7, #32
 800e2e0:	910a      	str	r1, [sp, #40]	; 0x28
 800e2e2:	9209      	str	r2, [sp, #36]	; 0x24
 800e2e4:	9608      	str	r6, [sp, #32]
 800e2e6:	9507      	str	r5, [sp, #28]
 800e2e8:	9406      	str	r4, [sp, #24]
 800e2ea:	9005      	str	r0, [sp, #20]
 800e2ec:	687a      	ldr	r2, [r7, #4]
 800e2ee:	9204      	str	r2, [sp, #16]
 800e2f0:	f107 0118 	add.w	r1, r7, #24
 800e2f4:	9103      	str	r1, [sp, #12]
 800e2f6:	68ba      	ldr	r2, [r7, #8]
 800e2f8:	9202      	str	r2, [sp, #8]
 800e2fa:	f107 021c 	add.w	r2, r7, #28
 800e2fe:	9201      	str	r2, [sp, #4]
 800e300:	9300      	str	r3, [sp, #0]
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	4672      	mov	r2, lr
 800e306:	4918      	ldr	r1, [pc, #96]	; (800e368 <nmea_parse_gga+0xc4>)
 800e308:	6938      	ldr	r0, [r7, #16]
 800e30a:	f7ff fadf 	bl	800d8cc <nmea_scan>
 800e30e:	4603      	mov	r3, r0
 800e310:	f083 0301 	eor.w	r3, r3, #1
 800e314:	b2db      	uxtb	r3, r3
 800e316:	2b00      	cmp	r3, #0
 800e318:	d004      	beq.n	800e324 <nmea_parse_gga+0x80>
			&frame->hdop,
			&frame->altitude, &frame->altitude_units,
			&frame->height, &frame->height_units))
		//            &frame->dgps_age))
	{
		printf("Error! GGA not parsed");
 800e31a:	4814      	ldr	r0, [pc, #80]	; (800e36c <nmea_parse_gga+0xc8>)
 800e31c:	f000 f90a 	bl	800e534 <iprintf>
		return false;
 800e320:	2300      	movs	r3, #0
 800e322:	e01d      	b.n	800e360 <nmea_parse_gga+0xbc>
	}
	if (strcmp(type+2, "GGA"))
 800e324:	f107 0320 	add.w	r3, r7, #32
 800e328:	3302      	adds	r3, #2
 800e32a:	4911      	ldr	r1, [pc, #68]	; (800e370 <nmea_parse_gga+0xcc>)
 800e32c:	4618      	mov	r0, r3
 800e32e:	f7f1 ff6f 	bl	8000210 <strcmp>
 800e332:	4603      	mov	r3, r0
 800e334:	2b00      	cmp	r3, #0
 800e336:	d004      	beq.n	800e342 <nmea_parse_gga+0x9e>
	{
		printf("Not GGA sentence");
 800e338:	480e      	ldr	r0, [pc, #56]	; (800e374 <nmea_parse_gga+0xd0>)
 800e33a:	f000 f8fb 	bl	800e534 <iprintf>
		return false;
 800e33e:	2300      	movs	r3, #0
 800e340:	e00e      	b.n	800e360 <nmea_parse_gga+0xbc>
	}
	frame->latitude.value *= latitude_direction;
 800e342:	697b      	ldr	r3, [r7, #20]
 800e344:	689b      	ldr	r3, [r3, #8]
 800e346:	69fa      	ldr	r2, [r7, #28]
 800e348:	fb02 f203 	mul.w	r2, r2, r3
 800e34c:	697b      	ldr	r3, [r7, #20]
 800e34e:	609a      	str	r2, [r3, #8]
	frame->longitude.value *= longitude_direction;
 800e350:	697b      	ldr	r3, [r7, #20]
 800e352:	691b      	ldr	r3, [r3, #16]
 800e354:	69ba      	ldr	r2, [r7, #24]
 800e356:	fb02 f203 	mul.w	r2, r2, r3
 800e35a:	697b      	ldr	r3, [r7, #20]
 800e35c:	611a      	str	r2, [r3, #16]

	return true;
 800e35e:	2301      	movs	r3, #1
}
 800e360:	4618      	mov	r0, r3
 800e362:	372c      	adds	r7, #44	; 0x2c
 800e364:	46bd      	mov	sp, r7
 800e366:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e368:	0800fb0c 	.word	0x0800fb0c
 800e36c:	0800fb1c 	.word	0x0800fb1c
 800e370:	0800fa84 	.word	0x0800fa84
 800e374:	0800fb34 	.word	0x0800fb34

0800e378 <nmea_parse_vtg>:



bool nmea_parse_vtg(struct nmea_sentence_vtg *frame, const char *sentence)
{
 800e378:	b590      	push	{r4, r7, lr}
 800e37a:	b08f      	sub	sp, #60	; 0x3c
 800e37c:	af08      	add	r7, sp, #32
 800e37e:	6078      	str	r0, [r7, #4]
 800e380:	6039      	str	r1, [r7, #0]
	//Only the A and D values will correspond to an Active and reliable Sentence.
	char type[6];
	char c_true, c_knots, c_magnetic, c_kph; // c_mode_indicator , ;

	//    if (!nmea_scan(sentence, "tfcfcfcfc;c",
	if (!nmea_scan(sentence, "tfc_cfcfcc",
 800e382:	687c      	ldr	r4, [r7, #4]
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	330c      	adds	r3, #12
 800e388:	687a      	ldr	r2, [r7, #4]
 800e38a:	3214      	adds	r2, #20
 800e38c:	6879      	ldr	r1, [r7, #4]
 800e38e:	311c      	adds	r1, #28
 800e390:	f107 0010 	add.w	r0, r7, #16
 800e394:	9106      	str	r1, [sp, #24]
 800e396:	f107 010c 	add.w	r1, r7, #12
 800e39a:	9105      	str	r1, [sp, #20]
 800e39c:	9204      	str	r2, [sp, #16]
 800e39e:	f107 020e 	add.w	r2, r7, #14
 800e3a2:	9203      	str	r2, [sp, #12]
 800e3a4:	9302      	str	r3, [sp, #8]
 800e3a6:	f107 030d 	add.w	r3, r7, #13
 800e3aa:	9301      	str	r3, [sp, #4]
 800e3ac:	f107 030f 	add.w	r3, r7, #15
 800e3b0:	9300      	str	r3, [sp, #0]
 800e3b2:	4623      	mov	r3, r4
 800e3b4:	4602      	mov	r2, r0
 800e3b6:	4911      	ldr	r1, [pc, #68]	; (800e3fc <nmea_parse_vtg+0x84>)
 800e3b8:	6838      	ldr	r0, [r7, #0]
 800e3ba:	f7ff fa87 	bl	800d8cc <nmea_scan>
 800e3be:	4603      	mov	r3, r0
 800e3c0:	f083 0301 	eor.w	r3, r3, #1
 800e3c4:	b2db      	uxtb	r3, r3
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d004      	beq.n	800e3d4 <nmea_parse_vtg+0x5c>
			&frame->speed_kph,
			&c_kph,
			&frame->mode))
		//					&c_mode_indicator))
	{
		printf("Error! VTG not parsed");
 800e3ca:	480d      	ldr	r0, [pc, #52]	; (800e400 <nmea_parse_vtg+0x88>)
 800e3cc:	f000 f8b2 	bl	800e534 <iprintf>
		return false;
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	e00f      	b.n	800e3f4 <nmea_parse_vtg+0x7c>
	}
	if (strcmp(type+2, "VTG"))
 800e3d4:	f107 0310 	add.w	r3, r7, #16
 800e3d8:	3302      	adds	r3, #2
 800e3da:	490a      	ldr	r1, [pc, #40]	; (800e404 <nmea_parse_vtg+0x8c>)
 800e3dc:	4618      	mov	r0, r3
 800e3de:	f7f1 ff17 	bl	8000210 <strcmp>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d004      	beq.n	800e3f2 <nmea_parse_vtg+0x7a>
	{
		printf("Not VTG sentence");
 800e3e8:	4807      	ldr	r0, [pc, #28]	; (800e408 <nmea_parse_vtg+0x90>)
 800e3ea:	f000 f8a3 	bl	800e534 <iprintf>
		return false;
 800e3ee:	2300      	movs	r3, #0
 800e3f0:	e000      	b.n	800e3f4 <nmea_parse_vtg+0x7c>
	}
	return true;
 800e3f2:	2301      	movs	r3, #1
}
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	371c      	adds	r7, #28
 800e3f8:	46bd      	mov	sp, r7
 800e3fa:	bd90      	pop	{r4, r7, pc}
 800e3fc:	0800fb48 	.word	0x0800fb48
 800e400:	0800fb54 	.word	0x0800fb54
 800e404:	0800fa8c 	.word	0x0800fa8c
 800e408:	0800fb6c 	.word	0x0800fb6c

0800e40c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800e40c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e444 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800e410:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800e412:	e003      	b.n	800e41c <LoopCopyDataInit>

0800e414 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800e414:	4b0c      	ldr	r3, [pc, #48]	; (800e448 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800e416:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800e418:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800e41a:	3104      	adds	r1, #4

0800e41c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800e41c:	480b      	ldr	r0, [pc, #44]	; (800e44c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800e41e:	4b0c      	ldr	r3, [pc, #48]	; (800e450 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800e420:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800e422:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800e424:	d3f6      	bcc.n	800e414 <CopyDataInit>
  ldr  r2, =_sbss
 800e426:	4a0b      	ldr	r2, [pc, #44]	; (800e454 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800e428:	e002      	b.n	800e430 <LoopFillZerobss>

0800e42a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800e42a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800e42c:	f842 3b04 	str.w	r3, [r2], #4

0800e430 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800e430:	4b09      	ldr	r3, [pc, #36]	; (800e458 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800e432:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800e434:	d3f9      	bcc.n	800e42a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800e436:	f7fe fd55 	bl	800cee4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e43a:	f000 f817 	bl	800e46c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e43e:	f7fc fc39 	bl	800acb4 <main>
  bx  lr    
 800e442:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800e444:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800e448:	0800fdec 	.word	0x0800fdec
  ldr  r0, =_sdata
 800e44c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800e450:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 800e454:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 800e458:	20003858 	.word	0x20003858

0800e45c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e45c:	e7fe      	b.n	800e45c <ADC_IRQHandler>
	...

0800e460 <__errno>:
 800e460:	4b01      	ldr	r3, [pc, #4]	; (800e468 <__errno+0x8>)
 800e462:	6818      	ldr	r0, [r3, #0]
 800e464:	4770      	bx	lr
 800e466:	bf00      	nop
 800e468:	20000020 	.word	0x20000020

0800e46c <__libc_init_array>:
 800e46c:	b570      	push	{r4, r5, r6, lr}
 800e46e:	4e0d      	ldr	r6, [pc, #52]	; (800e4a4 <__libc_init_array+0x38>)
 800e470:	4c0d      	ldr	r4, [pc, #52]	; (800e4a8 <__libc_init_array+0x3c>)
 800e472:	1ba4      	subs	r4, r4, r6
 800e474:	10a4      	asrs	r4, r4, #2
 800e476:	2500      	movs	r5, #0
 800e478:	42a5      	cmp	r5, r4
 800e47a:	d109      	bne.n	800e490 <__libc_init_array+0x24>
 800e47c:	4e0b      	ldr	r6, [pc, #44]	; (800e4ac <__libc_init_array+0x40>)
 800e47e:	4c0c      	ldr	r4, [pc, #48]	; (800e4b0 <__libc_init_array+0x44>)
 800e480:	f001 f964 	bl	800f74c <_init>
 800e484:	1ba4      	subs	r4, r4, r6
 800e486:	10a4      	asrs	r4, r4, #2
 800e488:	2500      	movs	r5, #0
 800e48a:	42a5      	cmp	r5, r4
 800e48c:	d105      	bne.n	800e49a <__libc_init_array+0x2e>
 800e48e:	bd70      	pop	{r4, r5, r6, pc}
 800e490:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e494:	4798      	blx	r3
 800e496:	3501      	adds	r5, #1
 800e498:	e7ee      	b.n	800e478 <__libc_init_array+0xc>
 800e49a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e49e:	4798      	blx	r3
 800e4a0:	3501      	adds	r5, #1
 800e4a2:	e7f2      	b.n	800e48a <__libc_init_array+0x1e>
 800e4a4:	0800fde4 	.word	0x0800fde4
 800e4a8:	0800fde4 	.word	0x0800fde4
 800e4ac:	0800fde4 	.word	0x0800fde4
 800e4b0:	0800fde8 	.word	0x0800fde8

0800e4b4 <isprint>:
 800e4b4:	b510      	push	{r4, lr}
 800e4b6:	4604      	mov	r4, r0
 800e4b8:	f000 f808 	bl	800e4cc <__locale_ctype_ptr>
 800e4bc:	4420      	add	r0, r4
 800e4be:	7840      	ldrb	r0, [r0, #1]
 800e4c0:	f000 0097 	and.w	r0, r0, #151	; 0x97
 800e4c4:	bd10      	pop	{r4, pc}

0800e4c6 <__locale_ctype_ptr_l>:
 800e4c6:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800e4ca:	4770      	bx	lr

0800e4cc <__locale_ctype_ptr>:
 800e4cc:	4b04      	ldr	r3, [pc, #16]	; (800e4e0 <__locale_ctype_ptr+0x14>)
 800e4ce:	4a05      	ldr	r2, [pc, #20]	; (800e4e4 <__locale_ctype_ptr+0x18>)
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	6a1b      	ldr	r3, [r3, #32]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	bf08      	it	eq
 800e4d8:	4613      	moveq	r3, r2
 800e4da:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800e4de:	4770      	bx	lr
 800e4e0:	20000020 	.word	0x20000020
 800e4e4:	20000084 	.word	0x20000084

0800e4e8 <__ascii_mbtowc>:
 800e4e8:	b082      	sub	sp, #8
 800e4ea:	b901      	cbnz	r1, 800e4ee <__ascii_mbtowc+0x6>
 800e4ec:	a901      	add	r1, sp, #4
 800e4ee:	b142      	cbz	r2, 800e502 <__ascii_mbtowc+0x1a>
 800e4f0:	b14b      	cbz	r3, 800e506 <__ascii_mbtowc+0x1e>
 800e4f2:	7813      	ldrb	r3, [r2, #0]
 800e4f4:	600b      	str	r3, [r1, #0]
 800e4f6:	7812      	ldrb	r2, [r2, #0]
 800e4f8:	1c10      	adds	r0, r2, #0
 800e4fa:	bf18      	it	ne
 800e4fc:	2001      	movne	r0, #1
 800e4fe:	b002      	add	sp, #8
 800e500:	4770      	bx	lr
 800e502:	4610      	mov	r0, r2
 800e504:	e7fb      	b.n	800e4fe <__ascii_mbtowc+0x16>
 800e506:	f06f 0001 	mvn.w	r0, #1
 800e50a:	e7f8      	b.n	800e4fe <__ascii_mbtowc+0x16>

0800e50c <memcpy>:
 800e50c:	b510      	push	{r4, lr}
 800e50e:	1e43      	subs	r3, r0, #1
 800e510:	440a      	add	r2, r1
 800e512:	4291      	cmp	r1, r2
 800e514:	d100      	bne.n	800e518 <memcpy+0xc>
 800e516:	bd10      	pop	{r4, pc}
 800e518:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e51c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e520:	e7f7      	b.n	800e512 <memcpy+0x6>

0800e522 <memset>:
 800e522:	4402      	add	r2, r0
 800e524:	4603      	mov	r3, r0
 800e526:	4293      	cmp	r3, r2
 800e528:	d100      	bne.n	800e52c <memset+0xa>
 800e52a:	4770      	bx	lr
 800e52c:	f803 1b01 	strb.w	r1, [r3], #1
 800e530:	e7f9      	b.n	800e526 <memset+0x4>
	...

0800e534 <iprintf>:
 800e534:	b40f      	push	{r0, r1, r2, r3}
 800e536:	4b0a      	ldr	r3, [pc, #40]	; (800e560 <iprintf+0x2c>)
 800e538:	b513      	push	{r0, r1, r4, lr}
 800e53a:	681c      	ldr	r4, [r3, #0]
 800e53c:	b124      	cbz	r4, 800e548 <iprintf+0x14>
 800e53e:	69a3      	ldr	r3, [r4, #24]
 800e540:	b913      	cbnz	r3, 800e548 <iprintf+0x14>
 800e542:	4620      	mov	r0, r4
 800e544:	f000 fac8 	bl	800ead8 <__sinit>
 800e548:	ab05      	add	r3, sp, #20
 800e54a:	9a04      	ldr	r2, [sp, #16]
 800e54c:	68a1      	ldr	r1, [r4, #8]
 800e54e:	9301      	str	r3, [sp, #4]
 800e550:	4620      	mov	r0, r4
 800e552:	f000 fc85 	bl	800ee60 <_vfiprintf_r>
 800e556:	b002      	add	sp, #8
 800e558:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e55c:	b004      	add	sp, #16
 800e55e:	4770      	bx	lr
 800e560:	20000020 	.word	0x20000020

0800e564 <_puts_r>:
 800e564:	b570      	push	{r4, r5, r6, lr}
 800e566:	460e      	mov	r6, r1
 800e568:	4605      	mov	r5, r0
 800e56a:	b118      	cbz	r0, 800e574 <_puts_r+0x10>
 800e56c:	6983      	ldr	r3, [r0, #24]
 800e56e:	b90b      	cbnz	r3, 800e574 <_puts_r+0x10>
 800e570:	f000 fab2 	bl	800ead8 <__sinit>
 800e574:	69ab      	ldr	r3, [r5, #24]
 800e576:	68ac      	ldr	r4, [r5, #8]
 800e578:	b913      	cbnz	r3, 800e580 <_puts_r+0x1c>
 800e57a:	4628      	mov	r0, r5
 800e57c:	f000 faac 	bl	800ead8 <__sinit>
 800e580:	4b23      	ldr	r3, [pc, #140]	; (800e610 <_puts_r+0xac>)
 800e582:	429c      	cmp	r4, r3
 800e584:	d117      	bne.n	800e5b6 <_puts_r+0x52>
 800e586:	686c      	ldr	r4, [r5, #4]
 800e588:	89a3      	ldrh	r3, [r4, #12]
 800e58a:	071b      	lsls	r3, r3, #28
 800e58c:	d51d      	bpl.n	800e5ca <_puts_r+0x66>
 800e58e:	6923      	ldr	r3, [r4, #16]
 800e590:	b1db      	cbz	r3, 800e5ca <_puts_r+0x66>
 800e592:	3e01      	subs	r6, #1
 800e594:	68a3      	ldr	r3, [r4, #8]
 800e596:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e59a:	3b01      	subs	r3, #1
 800e59c:	60a3      	str	r3, [r4, #8]
 800e59e:	b9e9      	cbnz	r1, 800e5dc <_puts_r+0x78>
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	da2e      	bge.n	800e602 <_puts_r+0x9e>
 800e5a4:	4622      	mov	r2, r4
 800e5a6:	210a      	movs	r1, #10
 800e5a8:	4628      	mov	r0, r5
 800e5aa:	f000 f8d5 	bl	800e758 <__swbuf_r>
 800e5ae:	3001      	adds	r0, #1
 800e5b0:	d011      	beq.n	800e5d6 <_puts_r+0x72>
 800e5b2:	200a      	movs	r0, #10
 800e5b4:	bd70      	pop	{r4, r5, r6, pc}
 800e5b6:	4b17      	ldr	r3, [pc, #92]	; (800e614 <_puts_r+0xb0>)
 800e5b8:	429c      	cmp	r4, r3
 800e5ba:	d101      	bne.n	800e5c0 <_puts_r+0x5c>
 800e5bc:	68ac      	ldr	r4, [r5, #8]
 800e5be:	e7e3      	b.n	800e588 <_puts_r+0x24>
 800e5c0:	4b15      	ldr	r3, [pc, #84]	; (800e618 <_puts_r+0xb4>)
 800e5c2:	429c      	cmp	r4, r3
 800e5c4:	bf08      	it	eq
 800e5c6:	68ec      	ldreq	r4, [r5, #12]
 800e5c8:	e7de      	b.n	800e588 <_puts_r+0x24>
 800e5ca:	4621      	mov	r1, r4
 800e5cc:	4628      	mov	r0, r5
 800e5ce:	f000 f923 	bl	800e818 <__swsetup_r>
 800e5d2:	2800      	cmp	r0, #0
 800e5d4:	d0dd      	beq.n	800e592 <_puts_r+0x2e>
 800e5d6:	f04f 30ff 	mov.w	r0, #4294967295
 800e5da:	bd70      	pop	{r4, r5, r6, pc}
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	da04      	bge.n	800e5ea <_puts_r+0x86>
 800e5e0:	69a2      	ldr	r2, [r4, #24]
 800e5e2:	4293      	cmp	r3, r2
 800e5e4:	db06      	blt.n	800e5f4 <_puts_r+0x90>
 800e5e6:	290a      	cmp	r1, #10
 800e5e8:	d004      	beq.n	800e5f4 <_puts_r+0x90>
 800e5ea:	6823      	ldr	r3, [r4, #0]
 800e5ec:	1c5a      	adds	r2, r3, #1
 800e5ee:	6022      	str	r2, [r4, #0]
 800e5f0:	7019      	strb	r1, [r3, #0]
 800e5f2:	e7cf      	b.n	800e594 <_puts_r+0x30>
 800e5f4:	4622      	mov	r2, r4
 800e5f6:	4628      	mov	r0, r5
 800e5f8:	f000 f8ae 	bl	800e758 <__swbuf_r>
 800e5fc:	3001      	adds	r0, #1
 800e5fe:	d1c9      	bne.n	800e594 <_puts_r+0x30>
 800e600:	e7e9      	b.n	800e5d6 <_puts_r+0x72>
 800e602:	6823      	ldr	r3, [r4, #0]
 800e604:	200a      	movs	r0, #10
 800e606:	1c5a      	adds	r2, r3, #1
 800e608:	6022      	str	r2, [r4, #0]
 800e60a:	7018      	strb	r0, [r3, #0]
 800e60c:	bd70      	pop	{r4, r5, r6, pc}
 800e60e:	bf00      	nop
 800e610:	0800fd64 	.word	0x0800fd64
 800e614:	0800fd84 	.word	0x0800fd84
 800e618:	0800fd44 	.word	0x0800fd44

0800e61c <puts>:
 800e61c:	4b02      	ldr	r3, [pc, #8]	; (800e628 <puts+0xc>)
 800e61e:	4601      	mov	r1, r0
 800e620:	6818      	ldr	r0, [r3, #0]
 800e622:	f7ff bf9f 	b.w	800e564 <_puts_r>
 800e626:	bf00      	nop
 800e628:	20000020 	.word	0x20000020

0800e62c <_strtol_l.isra.0>:
 800e62c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e630:	4680      	mov	r8, r0
 800e632:	4689      	mov	r9, r1
 800e634:	4692      	mov	sl, r2
 800e636:	461f      	mov	r7, r3
 800e638:	468b      	mov	fp, r1
 800e63a:	465d      	mov	r5, fp
 800e63c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e63e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e642:	f7ff ff40 	bl	800e4c6 <__locale_ctype_ptr_l>
 800e646:	4420      	add	r0, r4
 800e648:	7846      	ldrb	r6, [r0, #1]
 800e64a:	f016 0608 	ands.w	r6, r6, #8
 800e64e:	d10b      	bne.n	800e668 <_strtol_l.isra.0+0x3c>
 800e650:	2c2d      	cmp	r4, #45	; 0x2d
 800e652:	d10b      	bne.n	800e66c <_strtol_l.isra.0+0x40>
 800e654:	782c      	ldrb	r4, [r5, #0]
 800e656:	2601      	movs	r6, #1
 800e658:	f10b 0502 	add.w	r5, fp, #2
 800e65c:	b167      	cbz	r7, 800e678 <_strtol_l.isra.0+0x4c>
 800e65e:	2f10      	cmp	r7, #16
 800e660:	d114      	bne.n	800e68c <_strtol_l.isra.0+0x60>
 800e662:	2c30      	cmp	r4, #48	; 0x30
 800e664:	d00a      	beq.n	800e67c <_strtol_l.isra.0+0x50>
 800e666:	e011      	b.n	800e68c <_strtol_l.isra.0+0x60>
 800e668:	46ab      	mov	fp, r5
 800e66a:	e7e6      	b.n	800e63a <_strtol_l.isra.0+0xe>
 800e66c:	2c2b      	cmp	r4, #43	; 0x2b
 800e66e:	bf04      	itt	eq
 800e670:	782c      	ldrbeq	r4, [r5, #0]
 800e672:	f10b 0502 	addeq.w	r5, fp, #2
 800e676:	e7f1      	b.n	800e65c <_strtol_l.isra.0+0x30>
 800e678:	2c30      	cmp	r4, #48	; 0x30
 800e67a:	d127      	bne.n	800e6cc <_strtol_l.isra.0+0xa0>
 800e67c:	782b      	ldrb	r3, [r5, #0]
 800e67e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e682:	2b58      	cmp	r3, #88	; 0x58
 800e684:	d14b      	bne.n	800e71e <_strtol_l.isra.0+0xf2>
 800e686:	786c      	ldrb	r4, [r5, #1]
 800e688:	2710      	movs	r7, #16
 800e68a:	3502      	adds	r5, #2
 800e68c:	2e00      	cmp	r6, #0
 800e68e:	bf0c      	ite	eq
 800e690:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800e694:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800e698:	2200      	movs	r2, #0
 800e69a:	fbb1 fef7 	udiv	lr, r1, r7
 800e69e:	4610      	mov	r0, r2
 800e6a0:	fb07 1c1e 	mls	ip, r7, lr, r1
 800e6a4:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800e6a8:	2b09      	cmp	r3, #9
 800e6aa:	d811      	bhi.n	800e6d0 <_strtol_l.isra.0+0xa4>
 800e6ac:	461c      	mov	r4, r3
 800e6ae:	42a7      	cmp	r7, r4
 800e6b0:	dd1d      	ble.n	800e6ee <_strtol_l.isra.0+0xc2>
 800e6b2:	1c53      	adds	r3, r2, #1
 800e6b4:	d007      	beq.n	800e6c6 <_strtol_l.isra.0+0x9a>
 800e6b6:	4586      	cmp	lr, r0
 800e6b8:	d316      	bcc.n	800e6e8 <_strtol_l.isra.0+0xbc>
 800e6ba:	d101      	bne.n	800e6c0 <_strtol_l.isra.0+0x94>
 800e6bc:	45a4      	cmp	ip, r4
 800e6be:	db13      	blt.n	800e6e8 <_strtol_l.isra.0+0xbc>
 800e6c0:	fb00 4007 	mla	r0, r0, r7, r4
 800e6c4:	2201      	movs	r2, #1
 800e6c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e6ca:	e7eb      	b.n	800e6a4 <_strtol_l.isra.0+0x78>
 800e6cc:	270a      	movs	r7, #10
 800e6ce:	e7dd      	b.n	800e68c <_strtol_l.isra.0+0x60>
 800e6d0:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800e6d4:	2b19      	cmp	r3, #25
 800e6d6:	d801      	bhi.n	800e6dc <_strtol_l.isra.0+0xb0>
 800e6d8:	3c37      	subs	r4, #55	; 0x37
 800e6da:	e7e8      	b.n	800e6ae <_strtol_l.isra.0+0x82>
 800e6dc:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800e6e0:	2b19      	cmp	r3, #25
 800e6e2:	d804      	bhi.n	800e6ee <_strtol_l.isra.0+0xc2>
 800e6e4:	3c57      	subs	r4, #87	; 0x57
 800e6e6:	e7e2      	b.n	800e6ae <_strtol_l.isra.0+0x82>
 800e6e8:	f04f 32ff 	mov.w	r2, #4294967295
 800e6ec:	e7eb      	b.n	800e6c6 <_strtol_l.isra.0+0x9a>
 800e6ee:	1c53      	adds	r3, r2, #1
 800e6f0:	d108      	bne.n	800e704 <_strtol_l.isra.0+0xd8>
 800e6f2:	2322      	movs	r3, #34	; 0x22
 800e6f4:	f8c8 3000 	str.w	r3, [r8]
 800e6f8:	4608      	mov	r0, r1
 800e6fa:	f1ba 0f00 	cmp.w	sl, #0
 800e6fe:	d107      	bne.n	800e710 <_strtol_l.isra.0+0xe4>
 800e700:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e704:	b106      	cbz	r6, 800e708 <_strtol_l.isra.0+0xdc>
 800e706:	4240      	negs	r0, r0
 800e708:	f1ba 0f00 	cmp.w	sl, #0
 800e70c:	d00c      	beq.n	800e728 <_strtol_l.isra.0+0xfc>
 800e70e:	b122      	cbz	r2, 800e71a <_strtol_l.isra.0+0xee>
 800e710:	3d01      	subs	r5, #1
 800e712:	f8ca 5000 	str.w	r5, [sl]
 800e716:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e71a:	464d      	mov	r5, r9
 800e71c:	e7f9      	b.n	800e712 <_strtol_l.isra.0+0xe6>
 800e71e:	2430      	movs	r4, #48	; 0x30
 800e720:	2f00      	cmp	r7, #0
 800e722:	d1b3      	bne.n	800e68c <_strtol_l.isra.0+0x60>
 800e724:	2708      	movs	r7, #8
 800e726:	e7b1      	b.n	800e68c <_strtol_l.isra.0+0x60>
 800e728:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e72c <strtol>:
 800e72c:	4b08      	ldr	r3, [pc, #32]	; (800e750 <strtol+0x24>)
 800e72e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e730:	681c      	ldr	r4, [r3, #0]
 800e732:	4d08      	ldr	r5, [pc, #32]	; (800e754 <strtol+0x28>)
 800e734:	6a23      	ldr	r3, [r4, #32]
 800e736:	2b00      	cmp	r3, #0
 800e738:	bf08      	it	eq
 800e73a:	462b      	moveq	r3, r5
 800e73c:	9300      	str	r3, [sp, #0]
 800e73e:	4613      	mov	r3, r2
 800e740:	460a      	mov	r2, r1
 800e742:	4601      	mov	r1, r0
 800e744:	4620      	mov	r0, r4
 800e746:	f7ff ff71 	bl	800e62c <_strtol_l.isra.0>
 800e74a:	b003      	add	sp, #12
 800e74c:	bd30      	pop	{r4, r5, pc}
 800e74e:	bf00      	nop
 800e750:	20000020 	.word	0x20000020
 800e754:	20000084 	.word	0x20000084

0800e758 <__swbuf_r>:
 800e758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e75a:	460e      	mov	r6, r1
 800e75c:	4614      	mov	r4, r2
 800e75e:	4605      	mov	r5, r0
 800e760:	b118      	cbz	r0, 800e76a <__swbuf_r+0x12>
 800e762:	6983      	ldr	r3, [r0, #24]
 800e764:	b90b      	cbnz	r3, 800e76a <__swbuf_r+0x12>
 800e766:	f000 f9b7 	bl	800ead8 <__sinit>
 800e76a:	4b21      	ldr	r3, [pc, #132]	; (800e7f0 <__swbuf_r+0x98>)
 800e76c:	429c      	cmp	r4, r3
 800e76e:	d12a      	bne.n	800e7c6 <__swbuf_r+0x6e>
 800e770:	686c      	ldr	r4, [r5, #4]
 800e772:	69a3      	ldr	r3, [r4, #24]
 800e774:	60a3      	str	r3, [r4, #8]
 800e776:	89a3      	ldrh	r3, [r4, #12]
 800e778:	071a      	lsls	r2, r3, #28
 800e77a:	d52e      	bpl.n	800e7da <__swbuf_r+0x82>
 800e77c:	6923      	ldr	r3, [r4, #16]
 800e77e:	b363      	cbz	r3, 800e7da <__swbuf_r+0x82>
 800e780:	6923      	ldr	r3, [r4, #16]
 800e782:	6820      	ldr	r0, [r4, #0]
 800e784:	1ac0      	subs	r0, r0, r3
 800e786:	6963      	ldr	r3, [r4, #20]
 800e788:	b2f6      	uxtb	r6, r6
 800e78a:	4298      	cmp	r0, r3
 800e78c:	4637      	mov	r7, r6
 800e78e:	db04      	blt.n	800e79a <__swbuf_r+0x42>
 800e790:	4621      	mov	r1, r4
 800e792:	4628      	mov	r0, r5
 800e794:	f000 f936 	bl	800ea04 <_fflush_r>
 800e798:	bb28      	cbnz	r0, 800e7e6 <__swbuf_r+0x8e>
 800e79a:	68a3      	ldr	r3, [r4, #8]
 800e79c:	3b01      	subs	r3, #1
 800e79e:	60a3      	str	r3, [r4, #8]
 800e7a0:	6823      	ldr	r3, [r4, #0]
 800e7a2:	1c5a      	adds	r2, r3, #1
 800e7a4:	6022      	str	r2, [r4, #0]
 800e7a6:	701e      	strb	r6, [r3, #0]
 800e7a8:	6963      	ldr	r3, [r4, #20]
 800e7aa:	3001      	adds	r0, #1
 800e7ac:	4298      	cmp	r0, r3
 800e7ae:	d004      	beq.n	800e7ba <__swbuf_r+0x62>
 800e7b0:	89a3      	ldrh	r3, [r4, #12]
 800e7b2:	07db      	lsls	r3, r3, #31
 800e7b4:	d519      	bpl.n	800e7ea <__swbuf_r+0x92>
 800e7b6:	2e0a      	cmp	r6, #10
 800e7b8:	d117      	bne.n	800e7ea <__swbuf_r+0x92>
 800e7ba:	4621      	mov	r1, r4
 800e7bc:	4628      	mov	r0, r5
 800e7be:	f000 f921 	bl	800ea04 <_fflush_r>
 800e7c2:	b190      	cbz	r0, 800e7ea <__swbuf_r+0x92>
 800e7c4:	e00f      	b.n	800e7e6 <__swbuf_r+0x8e>
 800e7c6:	4b0b      	ldr	r3, [pc, #44]	; (800e7f4 <__swbuf_r+0x9c>)
 800e7c8:	429c      	cmp	r4, r3
 800e7ca:	d101      	bne.n	800e7d0 <__swbuf_r+0x78>
 800e7cc:	68ac      	ldr	r4, [r5, #8]
 800e7ce:	e7d0      	b.n	800e772 <__swbuf_r+0x1a>
 800e7d0:	4b09      	ldr	r3, [pc, #36]	; (800e7f8 <__swbuf_r+0xa0>)
 800e7d2:	429c      	cmp	r4, r3
 800e7d4:	bf08      	it	eq
 800e7d6:	68ec      	ldreq	r4, [r5, #12]
 800e7d8:	e7cb      	b.n	800e772 <__swbuf_r+0x1a>
 800e7da:	4621      	mov	r1, r4
 800e7dc:	4628      	mov	r0, r5
 800e7de:	f000 f81b 	bl	800e818 <__swsetup_r>
 800e7e2:	2800      	cmp	r0, #0
 800e7e4:	d0cc      	beq.n	800e780 <__swbuf_r+0x28>
 800e7e6:	f04f 37ff 	mov.w	r7, #4294967295
 800e7ea:	4638      	mov	r0, r7
 800e7ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e7ee:	bf00      	nop
 800e7f0:	0800fd64 	.word	0x0800fd64
 800e7f4:	0800fd84 	.word	0x0800fd84
 800e7f8:	0800fd44 	.word	0x0800fd44

0800e7fc <__ascii_wctomb>:
 800e7fc:	b149      	cbz	r1, 800e812 <__ascii_wctomb+0x16>
 800e7fe:	2aff      	cmp	r2, #255	; 0xff
 800e800:	bf85      	ittet	hi
 800e802:	238a      	movhi	r3, #138	; 0x8a
 800e804:	6003      	strhi	r3, [r0, #0]
 800e806:	700a      	strbls	r2, [r1, #0]
 800e808:	f04f 30ff 	movhi.w	r0, #4294967295
 800e80c:	bf98      	it	ls
 800e80e:	2001      	movls	r0, #1
 800e810:	4770      	bx	lr
 800e812:	4608      	mov	r0, r1
 800e814:	4770      	bx	lr
	...

0800e818 <__swsetup_r>:
 800e818:	4b32      	ldr	r3, [pc, #200]	; (800e8e4 <__swsetup_r+0xcc>)
 800e81a:	b570      	push	{r4, r5, r6, lr}
 800e81c:	681d      	ldr	r5, [r3, #0]
 800e81e:	4606      	mov	r6, r0
 800e820:	460c      	mov	r4, r1
 800e822:	b125      	cbz	r5, 800e82e <__swsetup_r+0x16>
 800e824:	69ab      	ldr	r3, [r5, #24]
 800e826:	b913      	cbnz	r3, 800e82e <__swsetup_r+0x16>
 800e828:	4628      	mov	r0, r5
 800e82a:	f000 f955 	bl	800ead8 <__sinit>
 800e82e:	4b2e      	ldr	r3, [pc, #184]	; (800e8e8 <__swsetup_r+0xd0>)
 800e830:	429c      	cmp	r4, r3
 800e832:	d10f      	bne.n	800e854 <__swsetup_r+0x3c>
 800e834:	686c      	ldr	r4, [r5, #4]
 800e836:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e83a:	b29a      	uxth	r2, r3
 800e83c:	0715      	lsls	r5, r2, #28
 800e83e:	d42c      	bmi.n	800e89a <__swsetup_r+0x82>
 800e840:	06d0      	lsls	r0, r2, #27
 800e842:	d411      	bmi.n	800e868 <__swsetup_r+0x50>
 800e844:	2209      	movs	r2, #9
 800e846:	6032      	str	r2, [r6, #0]
 800e848:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e84c:	81a3      	strh	r3, [r4, #12]
 800e84e:	f04f 30ff 	mov.w	r0, #4294967295
 800e852:	bd70      	pop	{r4, r5, r6, pc}
 800e854:	4b25      	ldr	r3, [pc, #148]	; (800e8ec <__swsetup_r+0xd4>)
 800e856:	429c      	cmp	r4, r3
 800e858:	d101      	bne.n	800e85e <__swsetup_r+0x46>
 800e85a:	68ac      	ldr	r4, [r5, #8]
 800e85c:	e7eb      	b.n	800e836 <__swsetup_r+0x1e>
 800e85e:	4b24      	ldr	r3, [pc, #144]	; (800e8f0 <__swsetup_r+0xd8>)
 800e860:	429c      	cmp	r4, r3
 800e862:	bf08      	it	eq
 800e864:	68ec      	ldreq	r4, [r5, #12]
 800e866:	e7e6      	b.n	800e836 <__swsetup_r+0x1e>
 800e868:	0751      	lsls	r1, r2, #29
 800e86a:	d512      	bpl.n	800e892 <__swsetup_r+0x7a>
 800e86c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e86e:	b141      	cbz	r1, 800e882 <__swsetup_r+0x6a>
 800e870:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e874:	4299      	cmp	r1, r3
 800e876:	d002      	beq.n	800e87e <__swsetup_r+0x66>
 800e878:	4630      	mov	r0, r6
 800e87a:	f000 fa1b 	bl	800ecb4 <_free_r>
 800e87e:	2300      	movs	r3, #0
 800e880:	6363      	str	r3, [r4, #52]	; 0x34
 800e882:	89a3      	ldrh	r3, [r4, #12]
 800e884:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e888:	81a3      	strh	r3, [r4, #12]
 800e88a:	2300      	movs	r3, #0
 800e88c:	6063      	str	r3, [r4, #4]
 800e88e:	6923      	ldr	r3, [r4, #16]
 800e890:	6023      	str	r3, [r4, #0]
 800e892:	89a3      	ldrh	r3, [r4, #12]
 800e894:	f043 0308 	orr.w	r3, r3, #8
 800e898:	81a3      	strh	r3, [r4, #12]
 800e89a:	6923      	ldr	r3, [r4, #16]
 800e89c:	b94b      	cbnz	r3, 800e8b2 <__swsetup_r+0x9a>
 800e89e:	89a3      	ldrh	r3, [r4, #12]
 800e8a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e8a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e8a8:	d003      	beq.n	800e8b2 <__swsetup_r+0x9a>
 800e8aa:	4621      	mov	r1, r4
 800e8ac:	4630      	mov	r0, r6
 800e8ae:	f000 f9c1 	bl	800ec34 <__smakebuf_r>
 800e8b2:	89a2      	ldrh	r2, [r4, #12]
 800e8b4:	f012 0301 	ands.w	r3, r2, #1
 800e8b8:	d00c      	beq.n	800e8d4 <__swsetup_r+0xbc>
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	60a3      	str	r3, [r4, #8]
 800e8be:	6963      	ldr	r3, [r4, #20]
 800e8c0:	425b      	negs	r3, r3
 800e8c2:	61a3      	str	r3, [r4, #24]
 800e8c4:	6923      	ldr	r3, [r4, #16]
 800e8c6:	b953      	cbnz	r3, 800e8de <__swsetup_r+0xc6>
 800e8c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8cc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800e8d0:	d1ba      	bne.n	800e848 <__swsetup_r+0x30>
 800e8d2:	bd70      	pop	{r4, r5, r6, pc}
 800e8d4:	0792      	lsls	r2, r2, #30
 800e8d6:	bf58      	it	pl
 800e8d8:	6963      	ldrpl	r3, [r4, #20]
 800e8da:	60a3      	str	r3, [r4, #8]
 800e8dc:	e7f2      	b.n	800e8c4 <__swsetup_r+0xac>
 800e8de:	2000      	movs	r0, #0
 800e8e0:	e7f7      	b.n	800e8d2 <__swsetup_r+0xba>
 800e8e2:	bf00      	nop
 800e8e4:	20000020 	.word	0x20000020
 800e8e8:	0800fd64 	.word	0x0800fd64
 800e8ec:	0800fd84 	.word	0x0800fd84
 800e8f0:	0800fd44 	.word	0x0800fd44

0800e8f4 <__sflush_r>:
 800e8f4:	898a      	ldrh	r2, [r1, #12]
 800e8f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8fa:	4605      	mov	r5, r0
 800e8fc:	0710      	lsls	r0, r2, #28
 800e8fe:	460c      	mov	r4, r1
 800e900:	d45a      	bmi.n	800e9b8 <__sflush_r+0xc4>
 800e902:	684b      	ldr	r3, [r1, #4]
 800e904:	2b00      	cmp	r3, #0
 800e906:	dc05      	bgt.n	800e914 <__sflush_r+0x20>
 800e908:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	dc02      	bgt.n	800e914 <__sflush_r+0x20>
 800e90e:	2000      	movs	r0, #0
 800e910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e914:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e916:	2e00      	cmp	r6, #0
 800e918:	d0f9      	beq.n	800e90e <__sflush_r+0x1a>
 800e91a:	2300      	movs	r3, #0
 800e91c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e920:	682f      	ldr	r7, [r5, #0]
 800e922:	602b      	str	r3, [r5, #0]
 800e924:	d033      	beq.n	800e98e <__sflush_r+0x9a>
 800e926:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e928:	89a3      	ldrh	r3, [r4, #12]
 800e92a:	075a      	lsls	r2, r3, #29
 800e92c:	d505      	bpl.n	800e93a <__sflush_r+0x46>
 800e92e:	6863      	ldr	r3, [r4, #4]
 800e930:	1ac0      	subs	r0, r0, r3
 800e932:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e934:	b10b      	cbz	r3, 800e93a <__sflush_r+0x46>
 800e936:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e938:	1ac0      	subs	r0, r0, r3
 800e93a:	2300      	movs	r3, #0
 800e93c:	4602      	mov	r2, r0
 800e93e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e940:	6a21      	ldr	r1, [r4, #32]
 800e942:	4628      	mov	r0, r5
 800e944:	47b0      	blx	r6
 800e946:	1c43      	adds	r3, r0, #1
 800e948:	89a3      	ldrh	r3, [r4, #12]
 800e94a:	d106      	bne.n	800e95a <__sflush_r+0x66>
 800e94c:	6829      	ldr	r1, [r5, #0]
 800e94e:	291d      	cmp	r1, #29
 800e950:	d84b      	bhi.n	800e9ea <__sflush_r+0xf6>
 800e952:	4a2b      	ldr	r2, [pc, #172]	; (800ea00 <__sflush_r+0x10c>)
 800e954:	40ca      	lsrs	r2, r1
 800e956:	07d6      	lsls	r6, r2, #31
 800e958:	d547      	bpl.n	800e9ea <__sflush_r+0xf6>
 800e95a:	2200      	movs	r2, #0
 800e95c:	6062      	str	r2, [r4, #4]
 800e95e:	04d9      	lsls	r1, r3, #19
 800e960:	6922      	ldr	r2, [r4, #16]
 800e962:	6022      	str	r2, [r4, #0]
 800e964:	d504      	bpl.n	800e970 <__sflush_r+0x7c>
 800e966:	1c42      	adds	r2, r0, #1
 800e968:	d101      	bne.n	800e96e <__sflush_r+0x7a>
 800e96a:	682b      	ldr	r3, [r5, #0]
 800e96c:	b903      	cbnz	r3, 800e970 <__sflush_r+0x7c>
 800e96e:	6560      	str	r0, [r4, #84]	; 0x54
 800e970:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e972:	602f      	str	r7, [r5, #0]
 800e974:	2900      	cmp	r1, #0
 800e976:	d0ca      	beq.n	800e90e <__sflush_r+0x1a>
 800e978:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e97c:	4299      	cmp	r1, r3
 800e97e:	d002      	beq.n	800e986 <__sflush_r+0x92>
 800e980:	4628      	mov	r0, r5
 800e982:	f000 f997 	bl	800ecb4 <_free_r>
 800e986:	2000      	movs	r0, #0
 800e988:	6360      	str	r0, [r4, #52]	; 0x34
 800e98a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e98e:	6a21      	ldr	r1, [r4, #32]
 800e990:	2301      	movs	r3, #1
 800e992:	4628      	mov	r0, r5
 800e994:	47b0      	blx	r6
 800e996:	1c41      	adds	r1, r0, #1
 800e998:	d1c6      	bne.n	800e928 <__sflush_r+0x34>
 800e99a:	682b      	ldr	r3, [r5, #0]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d0c3      	beq.n	800e928 <__sflush_r+0x34>
 800e9a0:	2b1d      	cmp	r3, #29
 800e9a2:	d001      	beq.n	800e9a8 <__sflush_r+0xb4>
 800e9a4:	2b16      	cmp	r3, #22
 800e9a6:	d101      	bne.n	800e9ac <__sflush_r+0xb8>
 800e9a8:	602f      	str	r7, [r5, #0]
 800e9aa:	e7b0      	b.n	800e90e <__sflush_r+0x1a>
 800e9ac:	89a3      	ldrh	r3, [r4, #12]
 800e9ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e9b2:	81a3      	strh	r3, [r4, #12]
 800e9b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9b8:	690f      	ldr	r7, [r1, #16]
 800e9ba:	2f00      	cmp	r7, #0
 800e9bc:	d0a7      	beq.n	800e90e <__sflush_r+0x1a>
 800e9be:	0793      	lsls	r3, r2, #30
 800e9c0:	680e      	ldr	r6, [r1, #0]
 800e9c2:	bf08      	it	eq
 800e9c4:	694b      	ldreq	r3, [r1, #20]
 800e9c6:	600f      	str	r7, [r1, #0]
 800e9c8:	bf18      	it	ne
 800e9ca:	2300      	movne	r3, #0
 800e9cc:	eba6 0807 	sub.w	r8, r6, r7
 800e9d0:	608b      	str	r3, [r1, #8]
 800e9d2:	f1b8 0f00 	cmp.w	r8, #0
 800e9d6:	dd9a      	ble.n	800e90e <__sflush_r+0x1a>
 800e9d8:	4643      	mov	r3, r8
 800e9da:	463a      	mov	r2, r7
 800e9dc:	6a21      	ldr	r1, [r4, #32]
 800e9de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e9e0:	4628      	mov	r0, r5
 800e9e2:	47b0      	blx	r6
 800e9e4:	2800      	cmp	r0, #0
 800e9e6:	dc07      	bgt.n	800e9f8 <__sflush_r+0x104>
 800e9e8:	89a3      	ldrh	r3, [r4, #12]
 800e9ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e9ee:	81a3      	strh	r3, [r4, #12]
 800e9f0:	f04f 30ff 	mov.w	r0, #4294967295
 800e9f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9f8:	4407      	add	r7, r0
 800e9fa:	eba8 0800 	sub.w	r8, r8, r0
 800e9fe:	e7e8      	b.n	800e9d2 <__sflush_r+0xde>
 800ea00:	20400001 	.word	0x20400001

0800ea04 <_fflush_r>:
 800ea04:	b538      	push	{r3, r4, r5, lr}
 800ea06:	690b      	ldr	r3, [r1, #16]
 800ea08:	4605      	mov	r5, r0
 800ea0a:	460c      	mov	r4, r1
 800ea0c:	b1db      	cbz	r3, 800ea46 <_fflush_r+0x42>
 800ea0e:	b118      	cbz	r0, 800ea18 <_fflush_r+0x14>
 800ea10:	6983      	ldr	r3, [r0, #24]
 800ea12:	b90b      	cbnz	r3, 800ea18 <_fflush_r+0x14>
 800ea14:	f000 f860 	bl	800ead8 <__sinit>
 800ea18:	4b0c      	ldr	r3, [pc, #48]	; (800ea4c <_fflush_r+0x48>)
 800ea1a:	429c      	cmp	r4, r3
 800ea1c:	d109      	bne.n	800ea32 <_fflush_r+0x2e>
 800ea1e:	686c      	ldr	r4, [r5, #4]
 800ea20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea24:	b17b      	cbz	r3, 800ea46 <_fflush_r+0x42>
 800ea26:	4621      	mov	r1, r4
 800ea28:	4628      	mov	r0, r5
 800ea2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea2e:	f7ff bf61 	b.w	800e8f4 <__sflush_r>
 800ea32:	4b07      	ldr	r3, [pc, #28]	; (800ea50 <_fflush_r+0x4c>)
 800ea34:	429c      	cmp	r4, r3
 800ea36:	d101      	bne.n	800ea3c <_fflush_r+0x38>
 800ea38:	68ac      	ldr	r4, [r5, #8]
 800ea3a:	e7f1      	b.n	800ea20 <_fflush_r+0x1c>
 800ea3c:	4b05      	ldr	r3, [pc, #20]	; (800ea54 <_fflush_r+0x50>)
 800ea3e:	429c      	cmp	r4, r3
 800ea40:	bf08      	it	eq
 800ea42:	68ec      	ldreq	r4, [r5, #12]
 800ea44:	e7ec      	b.n	800ea20 <_fflush_r+0x1c>
 800ea46:	2000      	movs	r0, #0
 800ea48:	bd38      	pop	{r3, r4, r5, pc}
 800ea4a:	bf00      	nop
 800ea4c:	0800fd64 	.word	0x0800fd64
 800ea50:	0800fd84 	.word	0x0800fd84
 800ea54:	0800fd44 	.word	0x0800fd44

0800ea58 <_cleanup_r>:
 800ea58:	4901      	ldr	r1, [pc, #4]	; (800ea60 <_cleanup_r+0x8>)
 800ea5a:	f000 b8a9 	b.w	800ebb0 <_fwalk_reent>
 800ea5e:	bf00      	nop
 800ea60:	0800ea05 	.word	0x0800ea05

0800ea64 <std.isra.0>:
 800ea64:	2300      	movs	r3, #0
 800ea66:	b510      	push	{r4, lr}
 800ea68:	4604      	mov	r4, r0
 800ea6a:	6003      	str	r3, [r0, #0]
 800ea6c:	6043      	str	r3, [r0, #4]
 800ea6e:	6083      	str	r3, [r0, #8]
 800ea70:	8181      	strh	r1, [r0, #12]
 800ea72:	6643      	str	r3, [r0, #100]	; 0x64
 800ea74:	81c2      	strh	r2, [r0, #14]
 800ea76:	6103      	str	r3, [r0, #16]
 800ea78:	6143      	str	r3, [r0, #20]
 800ea7a:	6183      	str	r3, [r0, #24]
 800ea7c:	4619      	mov	r1, r3
 800ea7e:	2208      	movs	r2, #8
 800ea80:	305c      	adds	r0, #92	; 0x5c
 800ea82:	f7ff fd4e 	bl	800e522 <memset>
 800ea86:	4b05      	ldr	r3, [pc, #20]	; (800ea9c <std.isra.0+0x38>)
 800ea88:	6263      	str	r3, [r4, #36]	; 0x24
 800ea8a:	4b05      	ldr	r3, [pc, #20]	; (800eaa0 <std.isra.0+0x3c>)
 800ea8c:	62a3      	str	r3, [r4, #40]	; 0x28
 800ea8e:	4b05      	ldr	r3, [pc, #20]	; (800eaa4 <std.isra.0+0x40>)
 800ea90:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ea92:	4b05      	ldr	r3, [pc, #20]	; (800eaa8 <std.isra.0+0x44>)
 800ea94:	6224      	str	r4, [r4, #32]
 800ea96:	6323      	str	r3, [r4, #48]	; 0x30
 800ea98:	bd10      	pop	{r4, pc}
 800ea9a:	bf00      	nop
 800ea9c:	0800f3d9 	.word	0x0800f3d9
 800eaa0:	0800f3fb 	.word	0x0800f3fb
 800eaa4:	0800f433 	.word	0x0800f433
 800eaa8:	0800f457 	.word	0x0800f457

0800eaac <__sfmoreglue>:
 800eaac:	b570      	push	{r4, r5, r6, lr}
 800eaae:	1e4a      	subs	r2, r1, #1
 800eab0:	2568      	movs	r5, #104	; 0x68
 800eab2:	4355      	muls	r5, r2
 800eab4:	460e      	mov	r6, r1
 800eab6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800eaba:	f000 f949 	bl	800ed50 <_malloc_r>
 800eabe:	4604      	mov	r4, r0
 800eac0:	b140      	cbz	r0, 800ead4 <__sfmoreglue+0x28>
 800eac2:	2100      	movs	r1, #0
 800eac4:	e880 0042 	stmia.w	r0, {r1, r6}
 800eac8:	300c      	adds	r0, #12
 800eaca:	60a0      	str	r0, [r4, #8]
 800eacc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ead0:	f7ff fd27 	bl	800e522 <memset>
 800ead4:	4620      	mov	r0, r4
 800ead6:	bd70      	pop	{r4, r5, r6, pc}

0800ead8 <__sinit>:
 800ead8:	6983      	ldr	r3, [r0, #24]
 800eada:	b510      	push	{r4, lr}
 800eadc:	4604      	mov	r4, r0
 800eade:	bb33      	cbnz	r3, 800eb2e <__sinit+0x56>
 800eae0:	6483      	str	r3, [r0, #72]	; 0x48
 800eae2:	64c3      	str	r3, [r0, #76]	; 0x4c
 800eae4:	6503      	str	r3, [r0, #80]	; 0x50
 800eae6:	4b12      	ldr	r3, [pc, #72]	; (800eb30 <__sinit+0x58>)
 800eae8:	4a12      	ldr	r2, [pc, #72]	; (800eb34 <__sinit+0x5c>)
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	6282      	str	r2, [r0, #40]	; 0x28
 800eaee:	4298      	cmp	r0, r3
 800eaf0:	bf04      	itt	eq
 800eaf2:	2301      	moveq	r3, #1
 800eaf4:	6183      	streq	r3, [r0, #24]
 800eaf6:	f000 f81f 	bl	800eb38 <__sfp>
 800eafa:	6060      	str	r0, [r4, #4]
 800eafc:	4620      	mov	r0, r4
 800eafe:	f000 f81b 	bl	800eb38 <__sfp>
 800eb02:	60a0      	str	r0, [r4, #8]
 800eb04:	4620      	mov	r0, r4
 800eb06:	f000 f817 	bl	800eb38 <__sfp>
 800eb0a:	2200      	movs	r2, #0
 800eb0c:	60e0      	str	r0, [r4, #12]
 800eb0e:	2104      	movs	r1, #4
 800eb10:	6860      	ldr	r0, [r4, #4]
 800eb12:	f7ff ffa7 	bl	800ea64 <std.isra.0>
 800eb16:	2201      	movs	r2, #1
 800eb18:	2109      	movs	r1, #9
 800eb1a:	68a0      	ldr	r0, [r4, #8]
 800eb1c:	f7ff ffa2 	bl	800ea64 <std.isra.0>
 800eb20:	2202      	movs	r2, #2
 800eb22:	2112      	movs	r1, #18
 800eb24:	68e0      	ldr	r0, [r4, #12]
 800eb26:	f7ff ff9d 	bl	800ea64 <std.isra.0>
 800eb2a:	2301      	movs	r3, #1
 800eb2c:	61a3      	str	r3, [r4, #24]
 800eb2e:	bd10      	pop	{r4, pc}
 800eb30:	0800fc34 	.word	0x0800fc34
 800eb34:	0800ea59 	.word	0x0800ea59

0800eb38 <__sfp>:
 800eb38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb3a:	4b1c      	ldr	r3, [pc, #112]	; (800ebac <__sfp+0x74>)
 800eb3c:	681e      	ldr	r6, [r3, #0]
 800eb3e:	69b3      	ldr	r3, [r6, #24]
 800eb40:	4607      	mov	r7, r0
 800eb42:	b913      	cbnz	r3, 800eb4a <__sfp+0x12>
 800eb44:	4630      	mov	r0, r6
 800eb46:	f7ff ffc7 	bl	800ead8 <__sinit>
 800eb4a:	3648      	adds	r6, #72	; 0x48
 800eb4c:	68b4      	ldr	r4, [r6, #8]
 800eb4e:	6873      	ldr	r3, [r6, #4]
 800eb50:	3b01      	subs	r3, #1
 800eb52:	d503      	bpl.n	800eb5c <__sfp+0x24>
 800eb54:	6833      	ldr	r3, [r6, #0]
 800eb56:	b133      	cbz	r3, 800eb66 <__sfp+0x2e>
 800eb58:	6836      	ldr	r6, [r6, #0]
 800eb5a:	e7f7      	b.n	800eb4c <__sfp+0x14>
 800eb5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800eb60:	b16d      	cbz	r5, 800eb7e <__sfp+0x46>
 800eb62:	3468      	adds	r4, #104	; 0x68
 800eb64:	e7f4      	b.n	800eb50 <__sfp+0x18>
 800eb66:	2104      	movs	r1, #4
 800eb68:	4638      	mov	r0, r7
 800eb6a:	f7ff ff9f 	bl	800eaac <__sfmoreglue>
 800eb6e:	6030      	str	r0, [r6, #0]
 800eb70:	2800      	cmp	r0, #0
 800eb72:	d1f1      	bne.n	800eb58 <__sfp+0x20>
 800eb74:	230c      	movs	r3, #12
 800eb76:	603b      	str	r3, [r7, #0]
 800eb78:	4604      	mov	r4, r0
 800eb7a:	4620      	mov	r0, r4
 800eb7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800eb82:	81e3      	strh	r3, [r4, #14]
 800eb84:	2301      	movs	r3, #1
 800eb86:	81a3      	strh	r3, [r4, #12]
 800eb88:	6665      	str	r5, [r4, #100]	; 0x64
 800eb8a:	6025      	str	r5, [r4, #0]
 800eb8c:	60a5      	str	r5, [r4, #8]
 800eb8e:	6065      	str	r5, [r4, #4]
 800eb90:	6125      	str	r5, [r4, #16]
 800eb92:	6165      	str	r5, [r4, #20]
 800eb94:	61a5      	str	r5, [r4, #24]
 800eb96:	2208      	movs	r2, #8
 800eb98:	4629      	mov	r1, r5
 800eb9a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800eb9e:	f7ff fcc0 	bl	800e522 <memset>
 800eba2:	6365      	str	r5, [r4, #52]	; 0x34
 800eba4:	63a5      	str	r5, [r4, #56]	; 0x38
 800eba6:	64a5      	str	r5, [r4, #72]	; 0x48
 800eba8:	64e5      	str	r5, [r4, #76]	; 0x4c
 800ebaa:	e7e6      	b.n	800eb7a <__sfp+0x42>
 800ebac:	0800fc34 	.word	0x0800fc34

0800ebb0 <_fwalk_reent>:
 800ebb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ebb4:	4680      	mov	r8, r0
 800ebb6:	4689      	mov	r9, r1
 800ebb8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ebbc:	2600      	movs	r6, #0
 800ebbe:	b914      	cbnz	r4, 800ebc6 <_fwalk_reent+0x16>
 800ebc0:	4630      	mov	r0, r6
 800ebc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ebc6:	68a5      	ldr	r5, [r4, #8]
 800ebc8:	6867      	ldr	r7, [r4, #4]
 800ebca:	3f01      	subs	r7, #1
 800ebcc:	d501      	bpl.n	800ebd2 <_fwalk_reent+0x22>
 800ebce:	6824      	ldr	r4, [r4, #0]
 800ebd0:	e7f5      	b.n	800ebbe <_fwalk_reent+0xe>
 800ebd2:	89ab      	ldrh	r3, [r5, #12]
 800ebd4:	2b01      	cmp	r3, #1
 800ebd6:	d907      	bls.n	800ebe8 <_fwalk_reent+0x38>
 800ebd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ebdc:	3301      	adds	r3, #1
 800ebde:	d003      	beq.n	800ebe8 <_fwalk_reent+0x38>
 800ebe0:	4629      	mov	r1, r5
 800ebe2:	4640      	mov	r0, r8
 800ebe4:	47c8      	blx	r9
 800ebe6:	4306      	orrs	r6, r0
 800ebe8:	3568      	adds	r5, #104	; 0x68
 800ebea:	e7ee      	b.n	800ebca <_fwalk_reent+0x1a>

0800ebec <__swhatbuf_r>:
 800ebec:	b570      	push	{r4, r5, r6, lr}
 800ebee:	460e      	mov	r6, r1
 800ebf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebf4:	2900      	cmp	r1, #0
 800ebf6:	b090      	sub	sp, #64	; 0x40
 800ebf8:	4614      	mov	r4, r2
 800ebfa:	461d      	mov	r5, r3
 800ebfc:	da07      	bge.n	800ec0e <__swhatbuf_r+0x22>
 800ebfe:	2300      	movs	r3, #0
 800ec00:	602b      	str	r3, [r5, #0]
 800ec02:	89b3      	ldrh	r3, [r6, #12]
 800ec04:	061a      	lsls	r2, r3, #24
 800ec06:	d410      	bmi.n	800ec2a <__swhatbuf_r+0x3e>
 800ec08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ec0c:	e00e      	b.n	800ec2c <__swhatbuf_r+0x40>
 800ec0e:	aa01      	add	r2, sp, #4
 800ec10:	f000 fc48 	bl	800f4a4 <_fstat_r>
 800ec14:	2800      	cmp	r0, #0
 800ec16:	dbf2      	blt.n	800ebfe <__swhatbuf_r+0x12>
 800ec18:	9a02      	ldr	r2, [sp, #8]
 800ec1a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ec1e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ec22:	425a      	negs	r2, r3
 800ec24:	415a      	adcs	r2, r3
 800ec26:	602a      	str	r2, [r5, #0]
 800ec28:	e7ee      	b.n	800ec08 <__swhatbuf_r+0x1c>
 800ec2a:	2340      	movs	r3, #64	; 0x40
 800ec2c:	2000      	movs	r0, #0
 800ec2e:	6023      	str	r3, [r4, #0]
 800ec30:	b010      	add	sp, #64	; 0x40
 800ec32:	bd70      	pop	{r4, r5, r6, pc}

0800ec34 <__smakebuf_r>:
 800ec34:	898b      	ldrh	r3, [r1, #12]
 800ec36:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ec38:	079d      	lsls	r5, r3, #30
 800ec3a:	4606      	mov	r6, r0
 800ec3c:	460c      	mov	r4, r1
 800ec3e:	d507      	bpl.n	800ec50 <__smakebuf_r+0x1c>
 800ec40:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ec44:	6023      	str	r3, [r4, #0]
 800ec46:	6123      	str	r3, [r4, #16]
 800ec48:	2301      	movs	r3, #1
 800ec4a:	6163      	str	r3, [r4, #20]
 800ec4c:	b002      	add	sp, #8
 800ec4e:	bd70      	pop	{r4, r5, r6, pc}
 800ec50:	ab01      	add	r3, sp, #4
 800ec52:	466a      	mov	r2, sp
 800ec54:	f7ff ffca 	bl	800ebec <__swhatbuf_r>
 800ec58:	9900      	ldr	r1, [sp, #0]
 800ec5a:	4605      	mov	r5, r0
 800ec5c:	4630      	mov	r0, r6
 800ec5e:	f000 f877 	bl	800ed50 <_malloc_r>
 800ec62:	b948      	cbnz	r0, 800ec78 <__smakebuf_r+0x44>
 800ec64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec68:	059a      	lsls	r2, r3, #22
 800ec6a:	d4ef      	bmi.n	800ec4c <__smakebuf_r+0x18>
 800ec6c:	f023 0303 	bic.w	r3, r3, #3
 800ec70:	f043 0302 	orr.w	r3, r3, #2
 800ec74:	81a3      	strh	r3, [r4, #12]
 800ec76:	e7e3      	b.n	800ec40 <__smakebuf_r+0xc>
 800ec78:	4b0d      	ldr	r3, [pc, #52]	; (800ecb0 <__smakebuf_r+0x7c>)
 800ec7a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ec7c:	89a3      	ldrh	r3, [r4, #12]
 800ec7e:	6020      	str	r0, [r4, #0]
 800ec80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec84:	81a3      	strh	r3, [r4, #12]
 800ec86:	9b00      	ldr	r3, [sp, #0]
 800ec88:	6163      	str	r3, [r4, #20]
 800ec8a:	9b01      	ldr	r3, [sp, #4]
 800ec8c:	6120      	str	r0, [r4, #16]
 800ec8e:	b15b      	cbz	r3, 800eca8 <__smakebuf_r+0x74>
 800ec90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec94:	4630      	mov	r0, r6
 800ec96:	f000 fc17 	bl	800f4c8 <_isatty_r>
 800ec9a:	b128      	cbz	r0, 800eca8 <__smakebuf_r+0x74>
 800ec9c:	89a3      	ldrh	r3, [r4, #12]
 800ec9e:	f023 0303 	bic.w	r3, r3, #3
 800eca2:	f043 0301 	orr.w	r3, r3, #1
 800eca6:	81a3      	strh	r3, [r4, #12]
 800eca8:	89a3      	ldrh	r3, [r4, #12]
 800ecaa:	431d      	orrs	r5, r3
 800ecac:	81a5      	strh	r5, [r4, #12]
 800ecae:	e7cd      	b.n	800ec4c <__smakebuf_r+0x18>
 800ecb0:	0800ea59 	.word	0x0800ea59

0800ecb4 <_free_r>:
 800ecb4:	b538      	push	{r3, r4, r5, lr}
 800ecb6:	4605      	mov	r5, r0
 800ecb8:	2900      	cmp	r1, #0
 800ecba:	d045      	beq.n	800ed48 <_free_r+0x94>
 800ecbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecc0:	1f0c      	subs	r4, r1, #4
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	bfb8      	it	lt
 800ecc6:	18e4      	addlt	r4, r4, r3
 800ecc8:	f000 fc20 	bl	800f50c <__malloc_lock>
 800eccc:	4a1f      	ldr	r2, [pc, #124]	; (800ed4c <_free_r+0x98>)
 800ecce:	6813      	ldr	r3, [r2, #0]
 800ecd0:	4610      	mov	r0, r2
 800ecd2:	b933      	cbnz	r3, 800ece2 <_free_r+0x2e>
 800ecd4:	6063      	str	r3, [r4, #4]
 800ecd6:	6014      	str	r4, [r2, #0]
 800ecd8:	4628      	mov	r0, r5
 800ecda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ecde:	f000 bc16 	b.w	800f50e <__malloc_unlock>
 800ece2:	42a3      	cmp	r3, r4
 800ece4:	d90c      	bls.n	800ed00 <_free_r+0x4c>
 800ece6:	6821      	ldr	r1, [r4, #0]
 800ece8:	1862      	adds	r2, r4, r1
 800ecea:	4293      	cmp	r3, r2
 800ecec:	bf04      	itt	eq
 800ecee:	681a      	ldreq	r2, [r3, #0]
 800ecf0:	685b      	ldreq	r3, [r3, #4]
 800ecf2:	6063      	str	r3, [r4, #4]
 800ecf4:	bf04      	itt	eq
 800ecf6:	1852      	addeq	r2, r2, r1
 800ecf8:	6022      	streq	r2, [r4, #0]
 800ecfa:	6004      	str	r4, [r0, #0]
 800ecfc:	e7ec      	b.n	800ecd8 <_free_r+0x24>
 800ecfe:	4613      	mov	r3, r2
 800ed00:	685a      	ldr	r2, [r3, #4]
 800ed02:	b10a      	cbz	r2, 800ed08 <_free_r+0x54>
 800ed04:	42a2      	cmp	r2, r4
 800ed06:	d9fa      	bls.n	800ecfe <_free_r+0x4a>
 800ed08:	6819      	ldr	r1, [r3, #0]
 800ed0a:	1858      	adds	r0, r3, r1
 800ed0c:	42a0      	cmp	r0, r4
 800ed0e:	d10b      	bne.n	800ed28 <_free_r+0x74>
 800ed10:	6820      	ldr	r0, [r4, #0]
 800ed12:	4401      	add	r1, r0
 800ed14:	1858      	adds	r0, r3, r1
 800ed16:	4282      	cmp	r2, r0
 800ed18:	6019      	str	r1, [r3, #0]
 800ed1a:	d1dd      	bne.n	800ecd8 <_free_r+0x24>
 800ed1c:	6810      	ldr	r0, [r2, #0]
 800ed1e:	6852      	ldr	r2, [r2, #4]
 800ed20:	605a      	str	r2, [r3, #4]
 800ed22:	4401      	add	r1, r0
 800ed24:	6019      	str	r1, [r3, #0]
 800ed26:	e7d7      	b.n	800ecd8 <_free_r+0x24>
 800ed28:	d902      	bls.n	800ed30 <_free_r+0x7c>
 800ed2a:	230c      	movs	r3, #12
 800ed2c:	602b      	str	r3, [r5, #0]
 800ed2e:	e7d3      	b.n	800ecd8 <_free_r+0x24>
 800ed30:	6820      	ldr	r0, [r4, #0]
 800ed32:	1821      	adds	r1, r4, r0
 800ed34:	428a      	cmp	r2, r1
 800ed36:	bf04      	itt	eq
 800ed38:	6811      	ldreq	r1, [r2, #0]
 800ed3a:	6852      	ldreq	r2, [r2, #4]
 800ed3c:	6062      	str	r2, [r4, #4]
 800ed3e:	bf04      	itt	eq
 800ed40:	1809      	addeq	r1, r1, r0
 800ed42:	6021      	streq	r1, [r4, #0]
 800ed44:	605c      	str	r4, [r3, #4]
 800ed46:	e7c7      	b.n	800ecd8 <_free_r+0x24>
 800ed48:	bd38      	pop	{r3, r4, r5, pc}
 800ed4a:	bf00      	nop
 800ed4c:	2000100c 	.word	0x2000100c

0800ed50 <_malloc_r>:
 800ed50:	b570      	push	{r4, r5, r6, lr}
 800ed52:	1ccd      	adds	r5, r1, #3
 800ed54:	f025 0503 	bic.w	r5, r5, #3
 800ed58:	3508      	adds	r5, #8
 800ed5a:	2d0c      	cmp	r5, #12
 800ed5c:	bf38      	it	cc
 800ed5e:	250c      	movcc	r5, #12
 800ed60:	2d00      	cmp	r5, #0
 800ed62:	4606      	mov	r6, r0
 800ed64:	db01      	blt.n	800ed6a <_malloc_r+0x1a>
 800ed66:	42a9      	cmp	r1, r5
 800ed68:	d903      	bls.n	800ed72 <_malloc_r+0x22>
 800ed6a:	230c      	movs	r3, #12
 800ed6c:	6033      	str	r3, [r6, #0]
 800ed6e:	2000      	movs	r0, #0
 800ed70:	bd70      	pop	{r4, r5, r6, pc}
 800ed72:	f000 fbcb 	bl	800f50c <__malloc_lock>
 800ed76:	4a23      	ldr	r2, [pc, #140]	; (800ee04 <_malloc_r+0xb4>)
 800ed78:	6814      	ldr	r4, [r2, #0]
 800ed7a:	4621      	mov	r1, r4
 800ed7c:	b991      	cbnz	r1, 800eda4 <_malloc_r+0x54>
 800ed7e:	4c22      	ldr	r4, [pc, #136]	; (800ee08 <_malloc_r+0xb8>)
 800ed80:	6823      	ldr	r3, [r4, #0]
 800ed82:	b91b      	cbnz	r3, 800ed8c <_malloc_r+0x3c>
 800ed84:	4630      	mov	r0, r6
 800ed86:	f000 fb17 	bl	800f3b8 <_sbrk_r>
 800ed8a:	6020      	str	r0, [r4, #0]
 800ed8c:	4629      	mov	r1, r5
 800ed8e:	4630      	mov	r0, r6
 800ed90:	f000 fb12 	bl	800f3b8 <_sbrk_r>
 800ed94:	1c43      	adds	r3, r0, #1
 800ed96:	d126      	bne.n	800ede6 <_malloc_r+0x96>
 800ed98:	230c      	movs	r3, #12
 800ed9a:	6033      	str	r3, [r6, #0]
 800ed9c:	4630      	mov	r0, r6
 800ed9e:	f000 fbb6 	bl	800f50e <__malloc_unlock>
 800eda2:	e7e4      	b.n	800ed6e <_malloc_r+0x1e>
 800eda4:	680b      	ldr	r3, [r1, #0]
 800eda6:	1b5b      	subs	r3, r3, r5
 800eda8:	d41a      	bmi.n	800ede0 <_malloc_r+0x90>
 800edaa:	2b0b      	cmp	r3, #11
 800edac:	d90f      	bls.n	800edce <_malloc_r+0x7e>
 800edae:	600b      	str	r3, [r1, #0]
 800edb0:	50cd      	str	r5, [r1, r3]
 800edb2:	18cc      	adds	r4, r1, r3
 800edb4:	4630      	mov	r0, r6
 800edb6:	f000 fbaa 	bl	800f50e <__malloc_unlock>
 800edba:	f104 000b 	add.w	r0, r4, #11
 800edbe:	1d23      	adds	r3, r4, #4
 800edc0:	f020 0007 	bic.w	r0, r0, #7
 800edc4:	1ac3      	subs	r3, r0, r3
 800edc6:	d01b      	beq.n	800ee00 <_malloc_r+0xb0>
 800edc8:	425a      	negs	r2, r3
 800edca:	50e2      	str	r2, [r4, r3]
 800edcc:	bd70      	pop	{r4, r5, r6, pc}
 800edce:	428c      	cmp	r4, r1
 800edd0:	bf0d      	iteet	eq
 800edd2:	6863      	ldreq	r3, [r4, #4]
 800edd4:	684b      	ldrne	r3, [r1, #4]
 800edd6:	6063      	strne	r3, [r4, #4]
 800edd8:	6013      	streq	r3, [r2, #0]
 800edda:	bf18      	it	ne
 800eddc:	460c      	movne	r4, r1
 800edde:	e7e9      	b.n	800edb4 <_malloc_r+0x64>
 800ede0:	460c      	mov	r4, r1
 800ede2:	6849      	ldr	r1, [r1, #4]
 800ede4:	e7ca      	b.n	800ed7c <_malloc_r+0x2c>
 800ede6:	1cc4      	adds	r4, r0, #3
 800ede8:	f024 0403 	bic.w	r4, r4, #3
 800edec:	42a0      	cmp	r0, r4
 800edee:	d005      	beq.n	800edfc <_malloc_r+0xac>
 800edf0:	1a21      	subs	r1, r4, r0
 800edf2:	4630      	mov	r0, r6
 800edf4:	f000 fae0 	bl	800f3b8 <_sbrk_r>
 800edf8:	3001      	adds	r0, #1
 800edfa:	d0cd      	beq.n	800ed98 <_malloc_r+0x48>
 800edfc:	6025      	str	r5, [r4, #0]
 800edfe:	e7d9      	b.n	800edb4 <_malloc_r+0x64>
 800ee00:	bd70      	pop	{r4, r5, r6, pc}
 800ee02:	bf00      	nop
 800ee04:	2000100c 	.word	0x2000100c
 800ee08:	20001010 	.word	0x20001010

0800ee0c <__sfputc_r>:
 800ee0c:	6893      	ldr	r3, [r2, #8]
 800ee0e:	3b01      	subs	r3, #1
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	b410      	push	{r4}
 800ee14:	6093      	str	r3, [r2, #8]
 800ee16:	da09      	bge.n	800ee2c <__sfputc_r+0x20>
 800ee18:	6994      	ldr	r4, [r2, #24]
 800ee1a:	42a3      	cmp	r3, r4
 800ee1c:	db02      	blt.n	800ee24 <__sfputc_r+0x18>
 800ee1e:	b2cb      	uxtb	r3, r1
 800ee20:	2b0a      	cmp	r3, #10
 800ee22:	d103      	bne.n	800ee2c <__sfputc_r+0x20>
 800ee24:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee28:	f7ff bc96 	b.w	800e758 <__swbuf_r>
 800ee2c:	6813      	ldr	r3, [r2, #0]
 800ee2e:	1c58      	adds	r0, r3, #1
 800ee30:	6010      	str	r0, [r2, #0]
 800ee32:	7019      	strb	r1, [r3, #0]
 800ee34:	b2c8      	uxtb	r0, r1
 800ee36:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee3a:	4770      	bx	lr

0800ee3c <__sfputs_r>:
 800ee3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee3e:	4606      	mov	r6, r0
 800ee40:	460f      	mov	r7, r1
 800ee42:	4614      	mov	r4, r2
 800ee44:	18d5      	adds	r5, r2, r3
 800ee46:	42ac      	cmp	r4, r5
 800ee48:	d101      	bne.n	800ee4e <__sfputs_r+0x12>
 800ee4a:	2000      	movs	r0, #0
 800ee4c:	e007      	b.n	800ee5e <__sfputs_r+0x22>
 800ee4e:	463a      	mov	r2, r7
 800ee50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee54:	4630      	mov	r0, r6
 800ee56:	f7ff ffd9 	bl	800ee0c <__sfputc_r>
 800ee5a:	1c43      	adds	r3, r0, #1
 800ee5c:	d1f3      	bne.n	800ee46 <__sfputs_r+0xa>
 800ee5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ee60 <_vfiprintf_r>:
 800ee60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee64:	b09d      	sub	sp, #116	; 0x74
 800ee66:	460c      	mov	r4, r1
 800ee68:	4617      	mov	r7, r2
 800ee6a:	9303      	str	r3, [sp, #12]
 800ee6c:	4606      	mov	r6, r0
 800ee6e:	b118      	cbz	r0, 800ee78 <_vfiprintf_r+0x18>
 800ee70:	6983      	ldr	r3, [r0, #24]
 800ee72:	b90b      	cbnz	r3, 800ee78 <_vfiprintf_r+0x18>
 800ee74:	f7ff fe30 	bl	800ead8 <__sinit>
 800ee78:	4b7c      	ldr	r3, [pc, #496]	; (800f06c <_vfiprintf_r+0x20c>)
 800ee7a:	429c      	cmp	r4, r3
 800ee7c:	d157      	bne.n	800ef2e <_vfiprintf_r+0xce>
 800ee7e:	6874      	ldr	r4, [r6, #4]
 800ee80:	89a3      	ldrh	r3, [r4, #12]
 800ee82:	0718      	lsls	r0, r3, #28
 800ee84:	d55d      	bpl.n	800ef42 <_vfiprintf_r+0xe2>
 800ee86:	6923      	ldr	r3, [r4, #16]
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d05a      	beq.n	800ef42 <_vfiprintf_r+0xe2>
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	9309      	str	r3, [sp, #36]	; 0x24
 800ee90:	2320      	movs	r3, #32
 800ee92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ee96:	2330      	movs	r3, #48	; 0x30
 800ee98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ee9c:	f04f 0b01 	mov.w	fp, #1
 800eea0:	46b8      	mov	r8, r7
 800eea2:	4645      	mov	r5, r8
 800eea4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d155      	bne.n	800ef58 <_vfiprintf_r+0xf8>
 800eeac:	ebb8 0a07 	subs.w	sl, r8, r7
 800eeb0:	d00b      	beq.n	800eeca <_vfiprintf_r+0x6a>
 800eeb2:	4653      	mov	r3, sl
 800eeb4:	463a      	mov	r2, r7
 800eeb6:	4621      	mov	r1, r4
 800eeb8:	4630      	mov	r0, r6
 800eeba:	f7ff ffbf 	bl	800ee3c <__sfputs_r>
 800eebe:	3001      	adds	r0, #1
 800eec0:	f000 80c4 	beq.w	800f04c <_vfiprintf_r+0x1ec>
 800eec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eec6:	4453      	add	r3, sl
 800eec8:	9309      	str	r3, [sp, #36]	; 0x24
 800eeca:	f898 3000 	ldrb.w	r3, [r8]
 800eece:	2b00      	cmp	r3, #0
 800eed0:	f000 80bc 	beq.w	800f04c <_vfiprintf_r+0x1ec>
 800eed4:	2300      	movs	r3, #0
 800eed6:	f04f 32ff 	mov.w	r2, #4294967295
 800eeda:	9304      	str	r3, [sp, #16]
 800eedc:	9307      	str	r3, [sp, #28]
 800eede:	9205      	str	r2, [sp, #20]
 800eee0:	9306      	str	r3, [sp, #24]
 800eee2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eee6:	931a      	str	r3, [sp, #104]	; 0x68
 800eee8:	2205      	movs	r2, #5
 800eeea:	7829      	ldrb	r1, [r5, #0]
 800eeec:	4860      	ldr	r0, [pc, #384]	; (800f070 <_vfiprintf_r+0x210>)
 800eeee:	f7f1 f99f 	bl	8000230 <memchr>
 800eef2:	f105 0801 	add.w	r8, r5, #1
 800eef6:	9b04      	ldr	r3, [sp, #16]
 800eef8:	2800      	cmp	r0, #0
 800eefa:	d131      	bne.n	800ef60 <_vfiprintf_r+0x100>
 800eefc:	06d9      	lsls	r1, r3, #27
 800eefe:	bf44      	itt	mi
 800ef00:	2220      	movmi	r2, #32
 800ef02:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ef06:	071a      	lsls	r2, r3, #28
 800ef08:	bf44      	itt	mi
 800ef0a:	222b      	movmi	r2, #43	; 0x2b
 800ef0c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ef10:	782a      	ldrb	r2, [r5, #0]
 800ef12:	2a2a      	cmp	r2, #42	; 0x2a
 800ef14:	d02c      	beq.n	800ef70 <_vfiprintf_r+0x110>
 800ef16:	9a07      	ldr	r2, [sp, #28]
 800ef18:	2100      	movs	r1, #0
 800ef1a:	200a      	movs	r0, #10
 800ef1c:	46a8      	mov	r8, r5
 800ef1e:	3501      	adds	r5, #1
 800ef20:	f898 3000 	ldrb.w	r3, [r8]
 800ef24:	3b30      	subs	r3, #48	; 0x30
 800ef26:	2b09      	cmp	r3, #9
 800ef28:	d96d      	bls.n	800f006 <_vfiprintf_r+0x1a6>
 800ef2a:	b371      	cbz	r1, 800ef8a <_vfiprintf_r+0x12a>
 800ef2c:	e026      	b.n	800ef7c <_vfiprintf_r+0x11c>
 800ef2e:	4b51      	ldr	r3, [pc, #324]	; (800f074 <_vfiprintf_r+0x214>)
 800ef30:	429c      	cmp	r4, r3
 800ef32:	d101      	bne.n	800ef38 <_vfiprintf_r+0xd8>
 800ef34:	68b4      	ldr	r4, [r6, #8]
 800ef36:	e7a3      	b.n	800ee80 <_vfiprintf_r+0x20>
 800ef38:	4b4f      	ldr	r3, [pc, #316]	; (800f078 <_vfiprintf_r+0x218>)
 800ef3a:	429c      	cmp	r4, r3
 800ef3c:	bf08      	it	eq
 800ef3e:	68f4      	ldreq	r4, [r6, #12]
 800ef40:	e79e      	b.n	800ee80 <_vfiprintf_r+0x20>
 800ef42:	4621      	mov	r1, r4
 800ef44:	4630      	mov	r0, r6
 800ef46:	f7ff fc67 	bl	800e818 <__swsetup_r>
 800ef4a:	2800      	cmp	r0, #0
 800ef4c:	d09e      	beq.n	800ee8c <_vfiprintf_r+0x2c>
 800ef4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ef52:	b01d      	add	sp, #116	; 0x74
 800ef54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef58:	2b25      	cmp	r3, #37	; 0x25
 800ef5a:	d0a7      	beq.n	800eeac <_vfiprintf_r+0x4c>
 800ef5c:	46a8      	mov	r8, r5
 800ef5e:	e7a0      	b.n	800eea2 <_vfiprintf_r+0x42>
 800ef60:	4a43      	ldr	r2, [pc, #268]	; (800f070 <_vfiprintf_r+0x210>)
 800ef62:	1a80      	subs	r0, r0, r2
 800ef64:	fa0b f000 	lsl.w	r0, fp, r0
 800ef68:	4318      	orrs	r0, r3
 800ef6a:	9004      	str	r0, [sp, #16]
 800ef6c:	4645      	mov	r5, r8
 800ef6e:	e7bb      	b.n	800eee8 <_vfiprintf_r+0x88>
 800ef70:	9a03      	ldr	r2, [sp, #12]
 800ef72:	1d11      	adds	r1, r2, #4
 800ef74:	6812      	ldr	r2, [r2, #0]
 800ef76:	9103      	str	r1, [sp, #12]
 800ef78:	2a00      	cmp	r2, #0
 800ef7a:	db01      	blt.n	800ef80 <_vfiprintf_r+0x120>
 800ef7c:	9207      	str	r2, [sp, #28]
 800ef7e:	e004      	b.n	800ef8a <_vfiprintf_r+0x12a>
 800ef80:	4252      	negs	r2, r2
 800ef82:	f043 0302 	orr.w	r3, r3, #2
 800ef86:	9207      	str	r2, [sp, #28]
 800ef88:	9304      	str	r3, [sp, #16]
 800ef8a:	f898 3000 	ldrb.w	r3, [r8]
 800ef8e:	2b2e      	cmp	r3, #46	; 0x2e
 800ef90:	d110      	bne.n	800efb4 <_vfiprintf_r+0x154>
 800ef92:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ef96:	2b2a      	cmp	r3, #42	; 0x2a
 800ef98:	f108 0101 	add.w	r1, r8, #1
 800ef9c:	d137      	bne.n	800f00e <_vfiprintf_r+0x1ae>
 800ef9e:	9b03      	ldr	r3, [sp, #12]
 800efa0:	1d1a      	adds	r2, r3, #4
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	9203      	str	r2, [sp, #12]
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	bfb8      	it	lt
 800efaa:	f04f 33ff 	movlt.w	r3, #4294967295
 800efae:	f108 0802 	add.w	r8, r8, #2
 800efb2:	9305      	str	r3, [sp, #20]
 800efb4:	4d31      	ldr	r5, [pc, #196]	; (800f07c <_vfiprintf_r+0x21c>)
 800efb6:	f898 1000 	ldrb.w	r1, [r8]
 800efba:	2203      	movs	r2, #3
 800efbc:	4628      	mov	r0, r5
 800efbe:	f7f1 f937 	bl	8000230 <memchr>
 800efc2:	b140      	cbz	r0, 800efd6 <_vfiprintf_r+0x176>
 800efc4:	2340      	movs	r3, #64	; 0x40
 800efc6:	1b40      	subs	r0, r0, r5
 800efc8:	fa03 f000 	lsl.w	r0, r3, r0
 800efcc:	9b04      	ldr	r3, [sp, #16]
 800efce:	4303      	orrs	r3, r0
 800efd0:	9304      	str	r3, [sp, #16]
 800efd2:	f108 0801 	add.w	r8, r8, #1
 800efd6:	f898 1000 	ldrb.w	r1, [r8]
 800efda:	4829      	ldr	r0, [pc, #164]	; (800f080 <_vfiprintf_r+0x220>)
 800efdc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800efe0:	2206      	movs	r2, #6
 800efe2:	f108 0701 	add.w	r7, r8, #1
 800efe6:	f7f1 f923 	bl	8000230 <memchr>
 800efea:	2800      	cmp	r0, #0
 800efec:	d034      	beq.n	800f058 <_vfiprintf_r+0x1f8>
 800efee:	4b25      	ldr	r3, [pc, #148]	; (800f084 <_vfiprintf_r+0x224>)
 800eff0:	bb03      	cbnz	r3, 800f034 <_vfiprintf_r+0x1d4>
 800eff2:	9b03      	ldr	r3, [sp, #12]
 800eff4:	3307      	adds	r3, #7
 800eff6:	f023 0307 	bic.w	r3, r3, #7
 800effa:	3308      	adds	r3, #8
 800effc:	9303      	str	r3, [sp, #12]
 800effe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f000:	444b      	add	r3, r9
 800f002:	9309      	str	r3, [sp, #36]	; 0x24
 800f004:	e74c      	b.n	800eea0 <_vfiprintf_r+0x40>
 800f006:	fb00 3202 	mla	r2, r0, r2, r3
 800f00a:	2101      	movs	r1, #1
 800f00c:	e786      	b.n	800ef1c <_vfiprintf_r+0xbc>
 800f00e:	2300      	movs	r3, #0
 800f010:	9305      	str	r3, [sp, #20]
 800f012:	4618      	mov	r0, r3
 800f014:	250a      	movs	r5, #10
 800f016:	4688      	mov	r8, r1
 800f018:	3101      	adds	r1, #1
 800f01a:	f898 2000 	ldrb.w	r2, [r8]
 800f01e:	3a30      	subs	r2, #48	; 0x30
 800f020:	2a09      	cmp	r2, #9
 800f022:	d903      	bls.n	800f02c <_vfiprintf_r+0x1cc>
 800f024:	2b00      	cmp	r3, #0
 800f026:	d0c5      	beq.n	800efb4 <_vfiprintf_r+0x154>
 800f028:	9005      	str	r0, [sp, #20]
 800f02a:	e7c3      	b.n	800efb4 <_vfiprintf_r+0x154>
 800f02c:	fb05 2000 	mla	r0, r5, r0, r2
 800f030:	2301      	movs	r3, #1
 800f032:	e7f0      	b.n	800f016 <_vfiprintf_r+0x1b6>
 800f034:	ab03      	add	r3, sp, #12
 800f036:	9300      	str	r3, [sp, #0]
 800f038:	4622      	mov	r2, r4
 800f03a:	4b13      	ldr	r3, [pc, #76]	; (800f088 <_vfiprintf_r+0x228>)
 800f03c:	a904      	add	r1, sp, #16
 800f03e:	4630      	mov	r0, r6
 800f040:	f3af 8000 	nop.w
 800f044:	f1b0 3fff 	cmp.w	r0, #4294967295
 800f048:	4681      	mov	r9, r0
 800f04a:	d1d8      	bne.n	800effe <_vfiprintf_r+0x19e>
 800f04c:	89a3      	ldrh	r3, [r4, #12]
 800f04e:	065b      	lsls	r3, r3, #25
 800f050:	f53f af7d 	bmi.w	800ef4e <_vfiprintf_r+0xee>
 800f054:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f056:	e77c      	b.n	800ef52 <_vfiprintf_r+0xf2>
 800f058:	ab03      	add	r3, sp, #12
 800f05a:	9300      	str	r3, [sp, #0]
 800f05c:	4622      	mov	r2, r4
 800f05e:	4b0a      	ldr	r3, [pc, #40]	; (800f088 <_vfiprintf_r+0x228>)
 800f060:	a904      	add	r1, sp, #16
 800f062:	4630      	mov	r0, r6
 800f064:	f000 f888 	bl	800f178 <_printf_i>
 800f068:	e7ec      	b.n	800f044 <_vfiprintf_r+0x1e4>
 800f06a:	bf00      	nop
 800f06c:	0800fd64 	.word	0x0800fd64
 800f070:	0800fda4 	.word	0x0800fda4
 800f074:	0800fd84 	.word	0x0800fd84
 800f078:	0800fd44 	.word	0x0800fd44
 800f07c:	0800fdaa 	.word	0x0800fdaa
 800f080:	0800fdae 	.word	0x0800fdae
 800f084:	00000000 	.word	0x00000000
 800f088:	0800ee3d 	.word	0x0800ee3d

0800f08c <_printf_common>:
 800f08c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f090:	4691      	mov	r9, r2
 800f092:	461f      	mov	r7, r3
 800f094:	688a      	ldr	r2, [r1, #8]
 800f096:	690b      	ldr	r3, [r1, #16]
 800f098:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f09c:	4293      	cmp	r3, r2
 800f09e:	bfb8      	it	lt
 800f0a0:	4613      	movlt	r3, r2
 800f0a2:	f8c9 3000 	str.w	r3, [r9]
 800f0a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f0aa:	4606      	mov	r6, r0
 800f0ac:	460c      	mov	r4, r1
 800f0ae:	b112      	cbz	r2, 800f0b6 <_printf_common+0x2a>
 800f0b0:	3301      	adds	r3, #1
 800f0b2:	f8c9 3000 	str.w	r3, [r9]
 800f0b6:	6823      	ldr	r3, [r4, #0]
 800f0b8:	0699      	lsls	r1, r3, #26
 800f0ba:	bf42      	ittt	mi
 800f0bc:	f8d9 3000 	ldrmi.w	r3, [r9]
 800f0c0:	3302      	addmi	r3, #2
 800f0c2:	f8c9 3000 	strmi.w	r3, [r9]
 800f0c6:	6825      	ldr	r5, [r4, #0]
 800f0c8:	f015 0506 	ands.w	r5, r5, #6
 800f0cc:	d107      	bne.n	800f0de <_printf_common+0x52>
 800f0ce:	f104 0a19 	add.w	sl, r4, #25
 800f0d2:	68e3      	ldr	r3, [r4, #12]
 800f0d4:	f8d9 2000 	ldr.w	r2, [r9]
 800f0d8:	1a9b      	subs	r3, r3, r2
 800f0da:	429d      	cmp	r5, r3
 800f0dc:	db29      	blt.n	800f132 <_printf_common+0xa6>
 800f0de:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800f0e2:	6822      	ldr	r2, [r4, #0]
 800f0e4:	3300      	adds	r3, #0
 800f0e6:	bf18      	it	ne
 800f0e8:	2301      	movne	r3, #1
 800f0ea:	0692      	lsls	r2, r2, #26
 800f0ec:	d42e      	bmi.n	800f14c <_printf_common+0xc0>
 800f0ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f0f2:	4639      	mov	r1, r7
 800f0f4:	4630      	mov	r0, r6
 800f0f6:	47c0      	blx	r8
 800f0f8:	3001      	adds	r0, #1
 800f0fa:	d021      	beq.n	800f140 <_printf_common+0xb4>
 800f0fc:	6823      	ldr	r3, [r4, #0]
 800f0fe:	68e5      	ldr	r5, [r4, #12]
 800f100:	f8d9 2000 	ldr.w	r2, [r9]
 800f104:	f003 0306 	and.w	r3, r3, #6
 800f108:	2b04      	cmp	r3, #4
 800f10a:	bf08      	it	eq
 800f10c:	1aad      	subeq	r5, r5, r2
 800f10e:	68a3      	ldr	r3, [r4, #8]
 800f110:	6922      	ldr	r2, [r4, #16]
 800f112:	bf0c      	ite	eq
 800f114:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f118:	2500      	movne	r5, #0
 800f11a:	4293      	cmp	r3, r2
 800f11c:	bfc4      	itt	gt
 800f11e:	1a9b      	subgt	r3, r3, r2
 800f120:	18ed      	addgt	r5, r5, r3
 800f122:	f04f 0900 	mov.w	r9, #0
 800f126:	341a      	adds	r4, #26
 800f128:	454d      	cmp	r5, r9
 800f12a:	d11b      	bne.n	800f164 <_printf_common+0xd8>
 800f12c:	2000      	movs	r0, #0
 800f12e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f132:	2301      	movs	r3, #1
 800f134:	4652      	mov	r2, sl
 800f136:	4639      	mov	r1, r7
 800f138:	4630      	mov	r0, r6
 800f13a:	47c0      	blx	r8
 800f13c:	3001      	adds	r0, #1
 800f13e:	d103      	bne.n	800f148 <_printf_common+0xbc>
 800f140:	f04f 30ff 	mov.w	r0, #4294967295
 800f144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f148:	3501      	adds	r5, #1
 800f14a:	e7c2      	b.n	800f0d2 <_printf_common+0x46>
 800f14c:	18e1      	adds	r1, r4, r3
 800f14e:	1c5a      	adds	r2, r3, #1
 800f150:	2030      	movs	r0, #48	; 0x30
 800f152:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f156:	4422      	add	r2, r4
 800f158:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f15c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f160:	3302      	adds	r3, #2
 800f162:	e7c4      	b.n	800f0ee <_printf_common+0x62>
 800f164:	2301      	movs	r3, #1
 800f166:	4622      	mov	r2, r4
 800f168:	4639      	mov	r1, r7
 800f16a:	4630      	mov	r0, r6
 800f16c:	47c0      	blx	r8
 800f16e:	3001      	adds	r0, #1
 800f170:	d0e6      	beq.n	800f140 <_printf_common+0xb4>
 800f172:	f109 0901 	add.w	r9, r9, #1
 800f176:	e7d7      	b.n	800f128 <_printf_common+0x9c>

0800f178 <_printf_i>:
 800f178:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f17c:	4617      	mov	r7, r2
 800f17e:	7e0a      	ldrb	r2, [r1, #24]
 800f180:	b085      	sub	sp, #20
 800f182:	2a6e      	cmp	r2, #110	; 0x6e
 800f184:	4698      	mov	r8, r3
 800f186:	4606      	mov	r6, r0
 800f188:	460c      	mov	r4, r1
 800f18a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f18c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800f190:	f000 80bc 	beq.w	800f30c <_printf_i+0x194>
 800f194:	d81a      	bhi.n	800f1cc <_printf_i+0x54>
 800f196:	2a63      	cmp	r2, #99	; 0x63
 800f198:	d02e      	beq.n	800f1f8 <_printf_i+0x80>
 800f19a:	d80a      	bhi.n	800f1b2 <_printf_i+0x3a>
 800f19c:	2a00      	cmp	r2, #0
 800f19e:	f000 80c8 	beq.w	800f332 <_printf_i+0x1ba>
 800f1a2:	2a58      	cmp	r2, #88	; 0x58
 800f1a4:	f000 808a 	beq.w	800f2bc <_printf_i+0x144>
 800f1a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f1ac:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800f1b0:	e02a      	b.n	800f208 <_printf_i+0x90>
 800f1b2:	2a64      	cmp	r2, #100	; 0x64
 800f1b4:	d001      	beq.n	800f1ba <_printf_i+0x42>
 800f1b6:	2a69      	cmp	r2, #105	; 0x69
 800f1b8:	d1f6      	bne.n	800f1a8 <_printf_i+0x30>
 800f1ba:	6821      	ldr	r1, [r4, #0]
 800f1bc:	681a      	ldr	r2, [r3, #0]
 800f1be:	f011 0f80 	tst.w	r1, #128	; 0x80
 800f1c2:	d023      	beq.n	800f20c <_printf_i+0x94>
 800f1c4:	1d11      	adds	r1, r2, #4
 800f1c6:	6019      	str	r1, [r3, #0]
 800f1c8:	6813      	ldr	r3, [r2, #0]
 800f1ca:	e027      	b.n	800f21c <_printf_i+0xa4>
 800f1cc:	2a73      	cmp	r2, #115	; 0x73
 800f1ce:	f000 80b4 	beq.w	800f33a <_printf_i+0x1c2>
 800f1d2:	d808      	bhi.n	800f1e6 <_printf_i+0x6e>
 800f1d4:	2a6f      	cmp	r2, #111	; 0x6f
 800f1d6:	d02a      	beq.n	800f22e <_printf_i+0xb6>
 800f1d8:	2a70      	cmp	r2, #112	; 0x70
 800f1da:	d1e5      	bne.n	800f1a8 <_printf_i+0x30>
 800f1dc:	680a      	ldr	r2, [r1, #0]
 800f1de:	f042 0220 	orr.w	r2, r2, #32
 800f1e2:	600a      	str	r2, [r1, #0]
 800f1e4:	e003      	b.n	800f1ee <_printf_i+0x76>
 800f1e6:	2a75      	cmp	r2, #117	; 0x75
 800f1e8:	d021      	beq.n	800f22e <_printf_i+0xb6>
 800f1ea:	2a78      	cmp	r2, #120	; 0x78
 800f1ec:	d1dc      	bne.n	800f1a8 <_printf_i+0x30>
 800f1ee:	2278      	movs	r2, #120	; 0x78
 800f1f0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800f1f4:	496e      	ldr	r1, [pc, #440]	; (800f3b0 <_printf_i+0x238>)
 800f1f6:	e064      	b.n	800f2c2 <_printf_i+0x14a>
 800f1f8:	681a      	ldr	r2, [r3, #0]
 800f1fa:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800f1fe:	1d11      	adds	r1, r2, #4
 800f200:	6019      	str	r1, [r3, #0]
 800f202:	6813      	ldr	r3, [r2, #0]
 800f204:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f208:	2301      	movs	r3, #1
 800f20a:	e0a3      	b.n	800f354 <_printf_i+0x1dc>
 800f20c:	f011 0f40 	tst.w	r1, #64	; 0x40
 800f210:	f102 0104 	add.w	r1, r2, #4
 800f214:	6019      	str	r1, [r3, #0]
 800f216:	d0d7      	beq.n	800f1c8 <_printf_i+0x50>
 800f218:	f9b2 3000 	ldrsh.w	r3, [r2]
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	da03      	bge.n	800f228 <_printf_i+0xb0>
 800f220:	222d      	movs	r2, #45	; 0x2d
 800f222:	425b      	negs	r3, r3
 800f224:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800f228:	4962      	ldr	r1, [pc, #392]	; (800f3b4 <_printf_i+0x23c>)
 800f22a:	220a      	movs	r2, #10
 800f22c:	e017      	b.n	800f25e <_printf_i+0xe6>
 800f22e:	6820      	ldr	r0, [r4, #0]
 800f230:	6819      	ldr	r1, [r3, #0]
 800f232:	f010 0f80 	tst.w	r0, #128	; 0x80
 800f236:	d003      	beq.n	800f240 <_printf_i+0xc8>
 800f238:	1d08      	adds	r0, r1, #4
 800f23a:	6018      	str	r0, [r3, #0]
 800f23c:	680b      	ldr	r3, [r1, #0]
 800f23e:	e006      	b.n	800f24e <_printf_i+0xd6>
 800f240:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f244:	f101 0004 	add.w	r0, r1, #4
 800f248:	6018      	str	r0, [r3, #0]
 800f24a:	d0f7      	beq.n	800f23c <_printf_i+0xc4>
 800f24c:	880b      	ldrh	r3, [r1, #0]
 800f24e:	4959      	ldr	r1, [pc, #356]	; (800f3b4 <_printf_i+0x23c>)
 800f250:	2a6f      	cmp	r2, #111	; 0x6f
 800f252:	bf14      	ite	ne
 800f254:	220a      	movne	r2, #10
 800f256:	2208      	moveq	r2, #8
 800f258:	2000      	movs	r0, #0
 800f25a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800f25e:	6865      	ldr	r5, [r4, #4]
 800f260:	60a5      	str	r5, [r4, #8]
 800f262:	2d00      	cmp	r5, #0
 800f264:	f2c0 809c 	blt.w	800f3a0 <_printf_i+0x228>
 800f268:	6820      	ldr	r0, [r4, #0]
 800f26a:	f020 0004 	bic.w	r0, r0, #4
 800f26e:	6020      	str	r0, [r4, #0]
 800f270:	2b00      	cmp	r3, #0
 800f272:	d13f      	bne.n	800f2f4 <_printf_i+0x17c>
 800f274:	2d00      	cmp	r5, #0
 800f276:	f040 8095 	bne.w	800f3a4 <_printf_i+0x22c>
 800f27a:	4675      	mov	r5, lr
 800f27c:	2a08      	cmp	r2, #8
 800f27e:	d10b      	bne.n	800f298 <_printf_i+0x120>
 800f280:	6823      	ldr	r3, [r4, #0]
 800f282:	07da      	lsls	r2, r3, #31
 800f284:	d508      	bpl.n	800f298 <_printf_i+0x120>
 800f286:	6923      	ldr	r3, [r4, #16]
 800f288:	6862      	ldr	r2, [r4, #4]
 800f28a:	429a      	cmp	r2, r3
 800f28c:	bfde      	ittt	le
 800f28e:	2330      	movle	r3, #48	; 0x30
 800f290:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f294:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f298:	ebae 0305 	sub.w	r3, lr, r5
 800f29c:	6123      	str	r3, [r4, #16]
 800f29e:	f8cd 8000 	str.w	r8, [sp]
 800f2a2:	463b      	mov	r3, r7
 800f2a4:	aa03      	add	r2, sp, #12
 800f2a6:	4621      	mov	r1, r4
 800f2a8:	4630      	mov	r0, r6
 800f2aa:	f7ff feef 	bl	800f08c <_printf_common>
 800f2ae:	3001      	adds	r0, #1
 800f2b0:	d155      	bne.n	800f35e <_printf_i+0x1e6>
 800f2b2:	f04f 30ff 	mov.w	r0, #4294967295
 800f2b6:	b005      	add	sp, #20
 800f2b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f2bc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800f2c0:	493c      	ldr	r1, [pc, #240]	; (800f3b4 <_printf_i+0x23c>)
 800f2c2:	6822      	ldr	r2, [r4, #0]
 800f2c4:	6818      	ldr	r0, [r3, #0]
 800f2c6:	f012 0f80 	tst.w	r2, #128	; 0x80
 800f2ca:	f100 0504 	add.w	r5, r0, #4
 800f2ce:	601d      	str	r5, [r3, #0]
 800f2d0:	d001      	beq.n	800f2d6 <_printf_i+0x15e>
 800f2d2:	6803      	ldr	r3, [r0, #0]
 800f2d4:	e002      	b.n	800f2dc <_printf_i+0x164>
 800f2d6:	0655      	lsls	r5, r2, #25
 800f2d8:	d5fb      	bpl.n	800f2d2 <_printf_i+0x15a>
 800f2da:	8803      	ldrh	r3, [r0, #0]
 800f2dc:	07d0      	lsls	r0, r2, #31
 800f2de:	bf44      	itt	mi
 800f2e0:	f042 0220 	orrmi.w	r2, r2, #32
 800f2e4:	6022      	strmi	r2, [r4, #0]
 800f2e6:	b91b      	cbnz	r3, 800f2f0 <_printf_i+0x178>
 800f2e8:	6822      	ldr	r2, [r4, #0]
 800f2ea:	f022 0220 	bic.w	r2, r2, #32
 800f2ee:	6022      	str	r2, [r4, #0]
 800f2f0:	2210      	movs	r2, #16
 800f2f2:	e7b1      	b.n	800f258 <_printf_i+0xe0>
 800f2f4:	4675      	mov	r5, lr
 800f2f6:	fbb3 f0f2 	udiv	r0, r3, r2
 800f2fa:	fb02 3310 	mls	r3, r2, r0, r3
 800f2fe:	5ccb      	ldrb	r3, [r1, r3]
 800f300:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800f304:	4603      	mov	r3, r0
 800f306:	2800      	cmp	r0, #0
 800f308:	d1f5      	bne.n	800f2f6 <_printf_i+0x17e>
 800f30a:	e7b7      	b.n	800f27c <_printf_i+0x104>
 800f30c:	6808      	ldr	r0, [r1, #0]
 800f30e:	681a      	ldr	r2, [r3, #0]
 800f310:	6949      	ldr	r1, [r1, #20]
 800f312:	f010 0f80 	tst.w	r0, #128	; 0x80
 800f316:	d004      	beq.n	800f322 <_printf_i+0x1aa>
 800f318:	1d10      	adds	r0, r2, #4
 800f31a:	6018      	str	r0, [r3, #0]
 800f31c:	6813      	ldr	r3, [r2, #0]
 800f31e:	6019      	str	r1, [r3, #0]
 800f320:	e007      	b.n	800f332 <_printf_i+0x1ba>
 800f322:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f326:	f102 0004 	add.w	r0, r2, #4
 800f32a:	6018      	str	r0, [r3, #0]
 800f32c:	6813      	ldr	r3, [r2, #0]
 800f32e:	d0f6      	beq.n	800f31e <_printf_i+0x1a6>
 800f330:	8019      	strh	r1, [r3, #0]
 800f332:	2300      	movs	r3, #0
 800f334:	6123      	str	r3, [r4, #16]
 800f336:	4675      	mov	r5, lr
 800f338:	e7b1      	b.n	800f29e <_printf_i+0x126>
 800f33a:	681a      	ldr	r2, [r3, #0]
 800f33c:	1d11      	adds	r1, r2, #4
 800f33e:	6019      	str	r1, [r3, #0]
 800f340:	6815      	ldr	r5, [r2, #0]
 800f342:	6862      	ldr	r2, [r4, #4]
 800f344:	2100      	movs	r1, #0
 800f346:	4628      	mov	r0, r5
 800f348:	f7f0 ff72 	bl	8000230 <memchr>
 800f34c:	b108      	cbz	r0, 800f352 <_printf_i+0x1da>
 800f34e:	1b40      	subs	r0, r0, r5
 800f350:	6060      	str	r0, [r4, #4]
 800f352:	6863      	ldr	r3, [r4, #4]
 800f354:	6123      	str	r3, [r4, #16]
 800f356:	2300      	movs	r3, #0
 800f358:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f35c:	e79f      	b.n	800f29e <_printf_i+0x126>
 800f35e:	6923      	ldr	r3, [r4, #16]
 800f360:	462a      	mov	r2, r5
 800f362:	4639      	mov	r1, r7
 800f364:	4630      	mov	r0, r6
 800f366:	47c0      	blx	r8
 800f368:	3001      	adds	r0, #1
 800f36a:	d0a2      	beq.n	800f2b2 <_printf_i+0x13a>
 800f36c:	6823      	ldr	r3, [r4, #0]
 800f36e:	079b      	lsls	r3, r3, #30
 800f370:	d507      	bpl.n	800f382 <_printf_i+0x20a>
 800f372:	2500      	movs	r5, #0
 800f374:	f104 0919 	add.w	r9, r4, #25
 800f378:	68e3      	ldr	r3, [r4, #12]
 800f37a:	9a03      	ldr	r2, [sp, #12]
 800f37c:	1a9b      	subs	r3, r3, r2
 800f37e:	429d      	cmp	r5, r3
 800f380:	db05      	blt.n	800f38e <_printf_i+0x216>
 800f382:	68e0      	ldr	r0, [r4, #12]
 800f384:	9b03      	ldr	r3, [sp, #12]
 800f386:	4298      	cmp	r0, r3
 800f388:	bfb8      	it	lt
 800f38a:	4618      	movlt	r0, r3
 800f38c:	e793      	b.n	800f2b6 <_printf_i+0x13e>
 800f38e:	2301      	movs	r3, #1
 800f390:	464a      	mov	r2, r9
 800f392:	4639      	mov	r1, r7
 800f394:	4630      	mov	r0, r6
 800f396:	47c0      	blx	r8
 800f398:	3001      	adds	r0, #1
 800f39a:	d08a      	beq.n	800f2b2 <_printf_i+0x13a>
 800f39c:	3501      	adds	r5, #1
 800f39e:	e7eb      	b.n	800f378 <_printf_i+0x200>
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d1a7      	bne.n	800f2f4 <_printf_i+0x17c>
 800f3a4:	780b      	ldrb	r3, [r1, #0]
 800f3a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f3aa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f3ae:	e765      	b.n	800f27c <_printf_i+0x104>
 800f3b0:	0800fdc6 	.word	0x0800fdc6
 800f3b4:	0800fdb5 	.word	0x0800fdb5

0800f3b8 <_sbrk_r>:
 800f3b8:	b538      	push	{r3, r4, r5, lr}
 800f3ba:	4c06      	ldr	r4, [pc, #24]	; (800f3d4 <_sbrk_r+0x1c>)
 800f3bc:	2300      	movs	r3, #0
 800f3be:	4605      	mov	r5, r0
 800f3c0:	4608      	mov	r0, r1
 800f3c2:	6023      	str	r3, [r4, #0]
 800f3c4:	f7fd fd2e 	bl	800ce24 <_sbrk>
 800f3c8:	1c43      	adds	r3, r0, #1
 800f3ca:	d102      	bne.n	800f3d2 <_sbrk_r+0x1a>
 800f3cc:	6823      	ldr	r3, [r4, #0]
 800f3ce:	b103      	cbz	r3, 800f3d2 <_sbrk_r+0x1a>
 800f3d0:	602b      	str	r3, [r5, #0]
 800f3d2:	bd38      	pop	{r3, r4, r5, pc}
 800f3d4:	20003854 	.word	0x20003854

0800f3d8 <__sread>:
 800f3d8:	b510      	push	{r4, lr}
 800f3da:	460c      	mov	r4, r1
 800f3dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f3e0:	f000 f896 	bl	800f510 <_read_r>
 800f3e4:	2800      	cmp	r0, #0
 800f3e6:	bfab      	itete	ge
 800f3e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f3ea:	89a3      	ldrhlt	r3, [r4, #12]
 800f3ec:	181b      	addge	r3, r3, r0
 800f3ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f3f2:	bfac      	ite	ge
 800f3f4:	6563      	strge	r3, [r4, #84]	; 0x54
 800f3f6:	81a3      	strhlt	r3, [r4, #12]
 800f3f8:	bd10      	pop	{r4, pc}

0800f3fa <__swrite>:
 800f3fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3fe:	461f      	mov	r7, r3
 800f400:	898b      	ldrh	r3, [r1, #12]
 800f402:	05db      	lsls	r3, r3, #23
 800f404:	4605      	mov	r5, r0
 800f406:	460c      	mov	r4, r1
 800f408:	4616      	mov	r6, r2
 800f40a:	d505      	bpl.n	800f418 <__swrite+0x1e>
 800f40c:	2302      	movs	r3, #2
 800f40e:	2200      	movs	r2, #0
 800f410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f414:	f000 f868 	bl	800f4e8 <_lseek_r>
 800f418:	89a3      	ldrh	r3, [r4, #12]
 800f41a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f41e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f422:	81a3      	strh	r3, [r4, #12]
 800f424:	4632      	mov	r2, r6
 800f426:	463b      	mov	r3, r7
 800f428:	4628      	mov	r0, r5
 800f42a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f42e:	f000 b817 	b.w	800f460 <_write_r>

0800f432 <__sseek>:
 800f432:	b510      	push	{r4, lr}
 800f434:	460c      	mov	r4, r1
 800f436:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f43a:	f000 f855 	bl	800f4e8 <_lseek_r>
 800f43e:	1c43      	adds	r3, r0, #1
 800f440:	89a3      	ldrh	r3, [r4, #12]
 800f442:	bf15      	itete	ne
 800f444:	6560      	strne	r0, [r4, #84]	; 0x54
 800f446:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f44a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f44e:	81a3      	strheq	r3, [r4, #12]
 800f450:	bf18      	it	ne
 800f452:	81a3      	strhne	r3, [r4, #12]
 800f454:	bd10      	pop	{r4, pc}

0800f456 <__sclose>:
 800f456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f45a:	f000 b813 	b.w	800f484 <_close_r>
	...

0800f460 <_write_r>:
 800f460:	b538      	push	{r3, r4, r5, lr}
 800f462:	4c07      	ldr	r4, [pc, #28]	; (800f480 <_write_r+0x20>)
 800f464:	4605      	mov	r5, r0
 800f466:	4608      	mov	r0, r1
 800f468:	4611      	mov	r1, r2
 800f46a:	2200      	movs	r2, #0
 800f46c:	6022      	str	r2, [r4, #0]
 800f46e:	461a      	mov	r2, r3
 800f470:	f7fd fcbb 	bl	800cdea <_write>
 800f474:	1c43      	adds	r3, r0, #1
 800f476:	d102      	bne.n	800f47e <_write_r+0x1e>
 800f478:	6823      	ldr	r3, [r4, #0]
 800f47a:	b103      	cbz	r3, 800f47e <_write_r+0x1e>
 800f47c:	602b      	str	r3, [r5, #0]
 800f47e:	bd38      	pop	{r3, r4, r5, pc}
 800f480:	20003854 	.word	0x20003854

0800f484 <_close_r>:
 800f484:	b538      	push	{r3, r4, r5, lr}
 800f486:	4c06      	ldr	r4, [pc, #24]	; (800f4a0 <_close_r+0x1c>)
 800f488:	2300      	movs	r3, #0
 800f48a:	4605      	mov	r5, r0
 800f48c:	4608      	mov	r0, r1
 800f48e:	6023      	str	r3, [r4, #0]
 800f490:	f7fd fcf4 	bl	800ce7c <_close>
 800f494:	1c43      	adds	r3, r0, #1
 800f496:	d102      	bne.n	800f49e <_close_r+0x1a>
 800f498:	6823      	ldr	r3, [r4, #0]
 800f49a:	b103      	cbz	r3, 800f49e <_close_r+0x1a>
 800f49c:	602b      	str	r3, [r5, #0]
 800f49e:	bd38      	pop	{r3, r4, r5, pc}
 800f4a0:	20003854 	.word	0x20003854

0800f4a4 <_fstat_r>:
 800f4a4:	b538      	push	{r3, r4, r5, lr}
 800f4a6:	4c07      	ldr	r4, [pc, #28]	; (800f4c4 <_fstat_r+0x20>)
 800f4a8:	2300      	movs	r3, #0
 800f4aa:	4605      	mov	r5, r0
 800f4ac:	4608      	mov	r0, r1
 800f4ae:	4611      	mov	r1, r2
 800f4b0:	6023      	str	r3, [r4, #0]
 800f4b2:	f7fd fcef 	bl	800ce94 <_fstat>
 800f4b6:	1c43      	adds	r3, r0, #1
 800f4b8:	d102      	bne.n	800f4c0 <_fstat_r+0x1c>
 800f4ba:	6823      	ldr	r3, [r4, #0]
 800f4bc:	b103      	cbz	r3, 800f4c0 <_fstat_r+0x1c>
 800f4be:	602b      	str	r3, [r5, #0]
 800f4c0:	bd38      	pop	{r3, r4, r5, pc}
 800f4c2:	bf00      	nop
 800f4c4:	20003854 	.word	0x20003854

0800f4c8 <_isatty_r>:
 800f4c8:	b538      	push	{r3, r4, r5, lr}
 800f4ca:	4c06      	ldr	r4, [pc, #24]	; (800f4e4 <_isatty_r+0x1c>)
 800f4cc:	2300      	movs	r3, #0
 800f4ce:	4605      	mov	r5, r0
 800f4d0:	4608      	mov	r0, r1
 800f4d2:	6023      	str	r3, [r4, #0]
 800f4d4:	f7fd fcee 	bl	800ceb4 <_isatty>
 800f4d8:	1c43      	adds	r3, r0, #1
 800f4da:	d102      	bne.n	800f4e2 <_isatty_r+0x1a>
 800f4dc:	6823      	ldr	r3, [r4, #0]
 800f4de:	b103      	cbz	r3, 800f4e2 <_isatty_r+0x1a>
 800f4e0:	602b      	str	r3, [r5, #0]
 800f4e2:	bd38      	pop	{r3, r4, r5, pc}
 800f4e4:	20003854 	.word	0x20003854

0800f4e8 <_lseek_r>:
 800f4e8:	b538      	push	{r3, r4, r5, lr}
 800f4ea:	4c07      	ldr	r4, [pc, #28]	; (800f508 <_lseek_r+0x20>)
 800f4ec:	4605      	mov	r5, r0
 800f4ee:	4608      	mov	r0, r1
 800f4f0:	4611      	mov	r1, r2
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	6022      	str	r2, [r4, #0]
 800f4f6:	461a      	mov	r2, r3
 800f4f8:	f7fd fce7 	bl	800ceca <_lseek>
 800f4fc:	1c43      	adds	r3, r0, #1
 800f4fe:	d102      	bne.n	800f506 <_lseek_r+0x1e>
 800f500:	6823      	ldr	r3, [r4, #0]
 800f502:	b103      	cbz	r3, 800f506 <_lseek_r+0x1e>
 800f504:	602b      	str	r3, [r5, #0]
 800f506:	bd38      	pop	{r3, r4, r5, pc}
 800f508:	20003854 	.word	0x20003854

0800f50c <__malloc_lock>:
 800f50c:	4770      	bx	lr

0800f50e <__malloc_unlock>:
 800f50e:	4770      	bx	lr

0800f510 <_read_r>:
 800f510:	b538      	push	{r3, r4, r5, lr}
 800f512:	4c07      	ldr	r4, [pc, #28]	; (800f530 <_read_r+0x20>)
 800f514:	4605      	mov	r5, r0
 800f516:	4608      	mov	r0, r1
 800f518:	4611      	mov	r1, r2
 800f51a:	2200      	movs	r2, #0
 800f51c:	6022      	str	r2, [r4, #0]
 800f51e:	461a      	mov	r2, r3
 800f520:	f7fd fc46 	bl	800cdb0 <_read>
 800f524:	1c43      	adds	r3, r0, #1
 800f526:	d102      	bne.n	800f52e <_read_r+0x1e>
 800f528:	6823      	ldr	r3, [r4, #0]
 800f52a:	b103      	cbz	r3, 800f52e <_read_r+0x1e>
 800f52c:	602b      	str	r3, [r5, #0]
 800f52e:	bd38      	pop	{r3, r4, r5, pc}
 800f530:	20003854 	.word	0x20003854

0800f534 <sqrt>:
 800f534:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f538:	ed2d 8b02 	vpush	{d8}
 800f53c:	b08b      	sub	sp, #44	; 0x2c
 800f53e:	ec55 4b10 	vmov	r4, r5, d0
 800f542:	f000 f851 	bl	800f5e8 <__ieee754_sqrt>
 800f546:	4b26      	ldr	r3, [pc, #152]	; (800f5e0 <sqrt+0xac>)
 800f548:	eeb0 8a40 	vmov.f32	s16, s0
 800f54c:	eef0 8a60 	vmov.f32	s17, s1
 800f550:	f993 6000 	ldrsb.w	r6, [r3]
 800f554:	1c73      	adds	r3, r6, #1
 800f556:	d02a      	beq.n	800f5ae <sqrt+0x7a>
 800f558:	4622      	mov	r2, r4
 800f55a:	462b      	mov	r3, r5
 800f55c:	4620      	mov	r0, r4
 800f55e:	4629      	mov	r1, r5
 800f560:	f7f1 fb08 	bl	8000b74 <__aeabi_dcmpun>
 800f564:	4607      	mov	r7, r0
 800f566:	bb10      	cbnz	r0, 800f5ae <sqrt+0x7a>
 800f568:	f04f 0800 	mov.w	r8, #0
 800f56c:	f04f 0900 	mov.w	r9, #0
 800f570:	4642      	mov	r2, r8
 800f572:	464b      	mov	r3, r9
 800f574:	4620      	mov	r0, r4
 800f576:	4629      	mov	r1, r5
 800f578:	f7f1 fad4 	bl	8000b24 <__aeabi_dcmplt>
 800f57c:	b1b8      	cbz	r0, 800f5ae <sqrt+0x7a>
 800f57e:	2301      	movs	r3, #1
 800f580:	9300      	str	r3, [sp, #0]
 800f582:	4b18      	ldr	r3, [pc, #96]	; (800f5e4 <sqrt+0xb0>)
 800f584:	9301      	str	r3, [sp, #4]
 800f586:	9708      	str	r7, [sp, #32]
 800f588:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800f58c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f590:	b9b6      	cbnz	r6, 800f5c0 <sqrt+0x8c>
 800f592:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800f596:	4668      	mov	r0, sp
 800f598:	f000 f8d6 	bl	800f748 <matherr>
 800f59c:	b1d0      	cbz	r0, 800f5d4 <sqrt+0xa0>
 800f59e:	9b08      	ldr	r3, [sp, #32]
 800f5a0:	b11b      	cbz	r3, 800f5aa <sqrt+0x76>
 800f5a2:	f7fe ff5d 	bl	800e460 <__errno>
 800f5a6:	9b08      	ldr	r3, [sp, #32]
 800f5a8:	6003      	str	r3, [r0, #0]
 800f5aa:	ed9d 8b06 	vldr	d8, [sp, #24]
 800f5ae:	eeb0 0a48 	vmov.f32	s0, s16
 800f5b2:	eef0 0a68 	vmov.f32	s1, s17
 800f5b6:	b00b      	add	sp, #44	; 0x2c
 800f5b8:	ecbd 8b02 	vpop	{d8}
 800f5bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f5c0:	4642      	mov	r2, r8
 800f5c2:	464b      	mov	r3, r9
 800f5c4:	4640      	mov	r0, r8
 800f5c6:	4649      	mov	r1, r9
 800f5c8:	f7f1 f964 	bl	8000894 <__aeabi_ddiv>
 800f5cc:	2e02      	cmp	r6, #2
 800f5ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f5d2:	d1e0      	bne.n	800f596 <sqrt+0x62>
 800f5d4:	f7fe ff44 	bl	800e460 <__errno>
 800f5d8:	2321      	movs	r3, #33	; 0x21
 800f5da:	6003      	str	r3, [r0, #0]
 800f5dc:	e7df      	b.n	800f59e <sqrt+0x6a>
 800f5de:	bf00      	nop
 800f5e0:	200001f0 	.word	0x200001f0
 800f5e4:	0800fdd7 	.word	0x0800fdd7

0800f5e8 <__ieee754_sqrt>:
 800f5e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5ec:	ec55 4b10 	vmov	r4, r5, d0
 800f5f0:	4e54      	ldr	r6, [pc, #336]	; (800f744 <__ieee754_sqrt+0x15c>)
 800f5f2:	43ae      	bics	r6, r5
 800f5f4:	ee10 0a10 	vmov	r0, s0
 800f5f8:	462b      	mov	r3, r5
 800f5fa:	462a      	mov	r2, r5
 800f5fc:	4621      	mov	r1, r4
 800f5fe:	d113      	bne.n	800f628 <__ieee754_sqrt+0x40>
 800f600:	ee10 2a10 	vmov	r2, s0
 800f604:	462b      	mov	r3, r5
 800f606:	ee10 0a10 	vmov	r0, s0
 800f60a:	4629      	mov	r1, r5
 800f60c:	f7f1 f818 	bl	8000640 <__aeabi_dmul>
 800f610:	4602      	mov	r2, r0
 800f612:	460b      	mov	r3, r1
 800f614:	4620      	mov	r0, r4
 800f616:	4629      	mov	r1, r5
 800f618:	f7f0 fe60 	bl	80002dc <__adddf3>
 800f61c:	4604      	mov	r4, r0
 800f61e:	460d      	mov	r5, r1
 800f620:	ec45 4b10 	vmov	d0, r4, r5
 800f624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f628:	2d00      	cmp	r5, #0
 800f62a:	dc10      	bgt.n	800f64e <__ieee754_sqrt+0x66>
 800f62c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f630:	4330      	orrs	r0, r6
 800f632:	d0f5      	beq.n	800f620 <__ieee754_sqrt+0x38>
 800f634:	b15d      	cbz	r5, 800f64e <__ieee754_sqrt+0x66>
 800f636:	ee10 2a10 	vmov	r2, s0
 800f63a:	462b      	mov	r3, r5
 800f63c:	4620      	mov	r0, r4
 800f63e:	4629      	mov	r1, r5
 800f640:	f7f0 fe4a 	bl	80002d8 <__aeabi_dsub>
 800f644:	4602      	mov	r2, r0
 800f646:	460b      	mov	r3, r1
 800f648:	f7f1 f924 	bl	8000894 <__aeabi_ddiv>
 800f64c:	e7e6      	b.n	800f61c <__ieee754_sqrt+0x34>
 800f64e:	151b      	asrs	r3, r3, #20
 800f650:	d10c      	bne.n	800f66c <__ieee754_sqrt+0x84>
 800f652:	2a00      	cmp	r2, #0
 800f654:	d06d      	beq.n	800f732 <__ieee754_sqrt+0x14a>
 800f656:	2000      	movs	r0, #0
 800f658:	02d6      	lsls	r6, r2, #11
 800f65a:	d56e      	bpl.n	800f73a <__ieee754_sqrt+0x152>
 800f65c:	1e44      	subs	r4, r0, #1
 800f65e:	1b1b      	subs	r3, r3, r4
 800f660:	f1c0 0420 	rsb	r4, r0, #32
 800f664:	fa21 f404 	lsr.w	r4, r1, r4
 800f668:	4322      	orrs	r2, r4
 800f66a:	4081      	lsls	r1, r0
 800f66c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f670:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800f674:	07dd      	lsls	r5, r3, #31
 800f676:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800f67a:	bf42      	ittt	mi
 800f67c:	0052      	lslmi	r2, r2, #1
 800f67e:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800f682:	0049      	lslmi	r1, r1, #1
 800f684:	1058      	asrs	r0, r3, #1
 800f686:	2500      	movs	r5, #0
 800f688:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800f68c:	441a      	add	r2, r3
 800f68e:	0049      	lsls	r1, r1, #1
 800f690:	2316      	movs	r3, #22
 800f692:	462c      	mov	r4, r5
 800f694:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800f698:	19a7      	adds	r7, r4, r6
 800f69a:	4297      	cmp	r7, r2
 800f69c:	bfde      	ittt	le
 800f69e:	1bd2      	suble	r2, r2, r7
 800f6a0:	19bc      	addle	r4, r7, r6
 800f6a2:	19ad      	addle	r5, r5, r6
 800f6a4:	0052      	lsls	r2, r2, #1
 800f6a6:	3b01      	subs	r3, #1
 800f6a8:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800f6ac:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800f6b0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f6b4:	d1f0      	bne.n	800f698 <__ieee754_sqrt+0xb0>
 800f6b6:	f04f 0e20 	mov.w	lr, #32
 800f6ba:	469c      	mov	ip, r3
 800f6bc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800f6c0:	42a2      	cmp	r2, r4
 800f6c2:	eb06 070c 	add.w	r7, r6, ip
 800f6c6:	dc02      	bgt.n	800f6ce <__ieee754_sqrt+0xe6>
 800f6c8:	d112      	bne.n	800f6f0 <__ieee754_sqrt+0x108>
 800f6ca:	428f      	cmp	r7, r1
 800f6cc:	d810      	bhi.n	800f6f0 <__ieee754_sqrt+0x108>
 800f6ce:	2f00      	cmp	r7, #0
 800f6d0:	eb07 0c06 	add.w	ip, r7, r6
 800f6d4:	da34      	bge.n	800f740 <__ieee754_sqrt+0x158>
 800f6d6:	f1bc 0f00 	cmp.w	ip, #0
 800f6da:	db31      	blt.n	800f740 <__ieee754_sqrt+0x158>
 800f6dc:	f104 0801 	add.w	r8, r4, #1
 800f6e0:	1b12      	subs	r2, r2, r4
 800f6e2:	428f      	cmp	r7, r1
 800f6e4:	bf88      	it	hi
 800f6e6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800f6ea:	1bc9      	subs	r1, r1, r7
 800f6ec:	4433      	add	r3, r6
 800f6ee:	4644      	mov	r4, r8
 800f6f0:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800f6f4:	f1be 0e01 	subs.w	lr, lr, #1
 800f6f8:	443a      	add	r2, r7
 800f6fa:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f6fe:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800f702:	d1dd      	bne.n	800f6c0 <__ieee754_sqrt+0xd8>
 800f704:	430a      	orrs	r2, r1
 800f706:	d006      	beq.n	800f716 <__ieee754_sqrt+0x12e>
 800f708:	1c5c      	adds	r4, r3, #1
 800f70a:	bf13      	iteet	ne
 800f70c:	3301      	addne	r3, #1
 800f70e:	3501      	addeq	r5, #1
 800f710:	4673      	moveq	r3, lr
 800f712:	f023 0301 	bicne.w	r3, r3, #1
 800f716:	106a      	asrs	r2, r5, #1
 800f718:	085b      	lsrs	r3, r3, #1
 800f71a:	07e9      	lsls	r1, r5, #31
 800f71c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800f720:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800f724:	bf48      	it	mi
 800f726:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800f72a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800f72e:	461c      	mov	r4, r3
 800f730:	e776      	b.n	800f620 <__ieee754_sqrt+0x38>
 800f732:	0aca      	lsrs	r2, r1, #11
 800f734:	3b15      	subs	r3, #21
 800f736:	0549      	lsls	r1, r1, #21
 800f738:	e78b      	b.n	800f652 <__ieee754_sqrt+0x6a>
 800f73a:	0052      	lsls	r2, r2, #1
 800f73c:	3001      	adds	r0, #1
 800f73e:	e78b      	b.n	800f658 <__ieee754_sqrt+0x70>
 800f740:	46a0      	mov	r8, r4
 800f742:	e7cd      	b.n	800f6e0 <__ieee754_sqrt+0xf8>
 800f744:	7ff00000 	.word	0x7ff00000

0800f748 <matherr>:
 800f748:	2000      	movs	r0, #0
 800f74a:	4770      	bx	lr

0800f74c <_init>:
 800f74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f74e:	bf00      	nop
 800f750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f752:	bc08      	pop	{r3}
 800f754:	469e      	mov	lr, r3
 800f756:	4770      	bx	lr

0800f758 <_fini>:
 800f758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f75a:	bf00      	nop
 800f75c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f75e:	bc08      	pop	{r3}
 800f760:	469e      	mov	lr, r3
 800f762:	4770      	bx	lr
