// Seed: 3462907681
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_5 = 1;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd97,
    parameter id_1 = 32'd53
) (
    input wor _id_0,
    input supply1 _id_1
);
  wire [id_1 : id_0] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_5
  );
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  xor primCall (id_7, id_4, id_13, id_12, id_6, id_2);
  wire id_14;
  ;
endmodule
