Running: G:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addierer/Vier_Bit_Addierer_isim_beh.exe -prj G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addierer/Vier_Bit_Addierer_beh.prj work.Vier_Bit_Addierer 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addierer/Addierer.vhd" into library work
Parsing VHDL file "G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addierer/Vier_Bit_Addierer.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture addierer_arch of entity Addierer [addierer_default]
Compiling architecture vier_bit_addierer_arch of entity vier_bit_addierer
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable G:/Dropbox/Hobby/Programme/FPGA/Vier_Bit_Addierer/Vier_Bit_Addierer_isim_beh.exe
Fuse Memory Usage: 33092 KB
Fuse CPU Usage: 655 ms
