// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE22F17C6,
// with speed grade 6, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "DE0_NANO")
  (DATE "07/20/2018 20:17:59")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE GPIO_0_D\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3610:3610:3610) (3787:3787:3787))
        (IOPATH i o (2535:2535:2535) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE GPIO_0_D\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1720:1720:1720) (1755:1755:1755))
        (IOPATH i o (2535:2535:2535) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE GPIO_0_D\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1545:1545:1545) (1533:1533:1533))
        (IOPATH i o (2535:2535:2535) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE GPIO_0_D\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1965:1965:1965) (2075:2075:2075))
        (IOPATH i o (2535:2535:2535) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE GPIO_0_D\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1549:1549:1549) (1581:1581:1581))
        (IOPATH i o (2535:2535:2535) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE GPIO_0_D\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2119:2119:2119) (2189:2189:2189))
        (IOPATH i o (2535:2535:2535) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE GPIO_0_D\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1663:1663:1663) (1717:1717:1717))
        (IOPATH i o (4557:4557:4557) (4190:4190:4190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE GPIO_0_D\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1982:1982:1982) (2061:2061:2061))
        (IOPATH i o (2535:2535:2535) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE GPIO_0_D\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1350:1350:1350) (1404:1404:1404))
        (IOPATH i o (2535:2535:2535) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE GPIO_0_D\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1639:1639:1639) (1688:1688:1688))
        (IOPATH i o (2535:2535:2535) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE GPIO_0_D\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1498:1498:1498) (1503:1503:1503))
        (IOPATH i o (2535:2535:2535) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (479:479:479) (732:732:732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CLOCK_25\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (353:353:353) (369:369:369))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE CLOCK_25)
    (DELAY
      (ABSOLUTE
        (PORT clk (1117:1117:1117) (1142:1142:1142))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_25\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (724:724:724) (760:760:760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|line_count\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (249:249:249) (335:335:335))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (481:481:481) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|line_count\[8\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (348:348:348))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|line_count\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (365:365:365))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|pixel_count\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (249:249:249) (334:334:334))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|pixel_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1528:1528:1528))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (694:694:694) (756:756:756))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|pixel_count\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (342:342:342))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|pixel_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1528:1528:1528))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (694:694:694) (756:756:756))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|pixel_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|pixel_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1528:1528:1528))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (694:694:694) (756:756:756))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|pixel_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (353:353:353))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|pixel_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1528:1528:1528))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (694:694:694) (756:756:756))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|pixel_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (358:358:358))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|pixel_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1528:1528:1528))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (694:694:694) (756:756:756))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|pixel_count\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (349:349:349))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|pixel_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1528:1528:1528))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (694:694:694) (756:756:756))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|pixel_count\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (346:346:346))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|pixel_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1528:1528:1528))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (694:694:694) (756:756:756))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|pixel_count\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (358:358:358))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|pixel_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1528:1528:1528))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (694:694:694) (756:756:756))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|pixel_count\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (361:361:361))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|pixel_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1528:1528:1528))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (694:694:694) (756:756:756))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|pixel_count\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (366:366:366))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|pixel_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1528:1528:1528))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (694:694:694) (756:756:756))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (347:347:347))
        (PORT datab (254:254:254) (339:339:339))
        (PORT datac (239:239:239) (325:325:325))
        (PORT datad (242:242:242) (319:319:319))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (354:354:354))
        (PORT datab (268:268:268) (359:359:359))
        (PORT datac (232:232:232) (313:313:313))
        (PORT datad (233:233:233) (309:309:309))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (500:500:500))
        (PORT datad (373:373:373) (426:426:426))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|line_count\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3688:3688:3688) (4032:4032:4032))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (323:323:323) (343:343:343))
        (PORT datad (337:337:337) (357:357:357))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|line_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1527:1527:1527))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (1234:1234:1234) (1215:1215:1215))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (340:340:340))
        (PORT datac (244:244:244) (325:325:325))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (491:491:491))
        (PORT datab (260:260:260) (347:347:347))
        (PORT datac (233:233:233) (316:316:316))
        (PORT datad (233:233:233) (306:306:306))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (356:356:356))
        (PORT datab (408:408:408) (476:476:476))
        (PORT datac (232:232:232) (314:314:314))
        (PORT datad (232:232:232) (308:308:308))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|line_count\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3690:3690:3690) (4043:4043:4043))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (177:177:177) (204:204:204))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|line_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1527:1527:1527))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (1234:1234:1234) (1215:1215:1215))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|line_count\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (350:350:350))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|line_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1527:1527:1527))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (1234:1234:1234) (1215:1215:1215))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|line_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (346:346:346))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|line_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1527:1527:1527))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (1234:1234:1234) (1215:1215:1215))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|line_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (477:477:477))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|line_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1527:1527:1527))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (1234:1234:1234) (1215:1215:1215))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|line_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (358:358:358))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|line_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1527:1527:1527))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (1234:1234:1234) (1215:1215:1215))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|line_count\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (349:349:349))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|line_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1527:1527:1527))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (1234:1234:1234) (1215:1215:1215))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|line_count\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (346:346:346))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|line_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1527:1527:1527))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (1234:1234:1234) (1215:1215:1215))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|line_count\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (350:350:350))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|line_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1527:1527:1527))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (1234:1234:1234) (1215:1215:1215))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE driver\|line_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1527:1527:1527))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (1234:1234:1234) (1215:1215:1215))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|V_SYNC_NEG\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (492:492:492))
        (PORT datab (260:260:260) (348:348:348))
        (PORT datac (231:231:231) (312:312:312))
        (PORT datad (232:232:232) (307:307:307))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|V_SYNC_NEG\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (353:353:353))
        (PORT datab (406:406:406) (474:474:474))
        (PORT datac (229:229:229) (312:312:312))
        (PORT datad (231:231:231) (307:307:307))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|V_SYNC_NEG\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (387:387:387))
        (PORT datab (438:438:438) (504:504:504))
        (PORT datad (336:336:336) (356:356:356))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|H_SYNC_NEG\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (354:354:354))
        (PORT datac (237:237:237) (323:323:323))
        (PORT datad (238:238:238) (316:316:316))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|H_SYNC_NEG\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (356:356:356))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datac (231:231:231) (314:314:314))
        (PORT datad (232:232:232) (305:305:305))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (526:526:526))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~28)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (692:692:692))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[238\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (281:281:281))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[238\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (974:974:974) (1008:1008:1008))
        (PORT datac (617:617:617) (636:636:636))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[237\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (889:889:889) (922:922:922))
        (PORT datac (368:368:368) (388:388:388))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (247:247:247) (319:319:319))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (1029:1029:1029))
        (PORT datab (202:202:202) (242:242:242))
        (PORT datad (4162:4162:4162) (4550:4550:4550))
        (IOPATH dataa combout (301:301:301) (308:308:308))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1541:1541:1541))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (484:484:484))
        (PORT datab (439:439:439) (502:502:502))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[224\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (888:888:888) (921:921:921))
        (PORT datac (348:348:348) (371:371:371))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[224\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (891:891:891) (924:924:924))
        (PORT datac (349:349:349) (372:372:372))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (247:247:247))
        (PORT datab (705:705:705) (735:735:735))
        (PORT datac (348:348:348) (371:371:371))
        (PORT datad (4162:4162:4162) (4550:4550:4550))
        (IOPATH dataa combout (301:301:301) (307:307:307))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1541:1541:1541))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (481:481:481))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[225\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (858:858:858) (888:888:888))
        (PORT datad (346:346:346) (365:365:365))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[225\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (862:862:862) (892:892:892))
        (PORT datad (349:349:349) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (246:246:246))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (417:417:417))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (941:941:941) (987:987:987))
        (PORT datad (4158:4158:4158) (4547:4547:4547))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1541:1541:1541))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (462:462:462))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[226\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (902:902:902) (945:945:945))
        (PORT datad (360:360:360) (386:386:386))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[226\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (894:894:894) (935:935:935))
        (PORT datad (357:357:357) (382:382:382))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (236:236:236))
        (PORT datad (175:175:175) (202:202:202))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (434:434:434))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (1019:1019:1019) (1054:1054:1054))
        (PORT datad (3928:3928:3928) (4326:4326:4326))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1541:1541:1541))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (485:485:485))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[227\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (905:905:905) (947:947:947))
        (PORT datad (339:339:339) (365:365:365))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[227\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (905:905:905) (947:947:947))
        (PORT datad (339:339:339) (366:366:366))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (240:240:240))
        (PORT datac (174:174:174) (208:208:208))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (406:406:406))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (1019:1019:1019) (1057:1057:1057))
        (PORT datad (3927:3927:3927) (4327:4327:4327))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1541:1541:1541))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (488:488:488))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[228\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (940:940:940) (980:980:980))
        (PORT datac (364:364:364) (395:395:395))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[228\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (933:933:933) (973:973:973))
        (PORT datac (360:360:360) (391:391:391))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datac (171:171:171) (205:205:205))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (395:395:395) (428:428:428))
        (PORT datac (1019:1019:1019) (1054:1054:1054))
        (PORT datad (3927:3927:3927) (4326:4326:4326))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1541:1541:1541))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (464:464:464))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[229\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (936:936:936) (976:976:976))
        (PORT datac (334:334:334) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[229\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (932:932:932) (971:971:971))
        (PORT datac (334:334:334) (365:365:365))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (237:237:237))
        (PORT datac (173:173:173) (206:206:206))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (364:364:364) (399:399:399))
        (PORT datac (1021:1021:1021) (1054:1054:1054))
        (PORT datad (3929:3929:3929) (4324:4324:4324))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1541:1541:1541))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (690:690:690) (757:757:757))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[230\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (958:958:958) (993:993:993))
        (PORT datac (611:611:611) (642:642:642))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[230\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (972:972:972) (1007:1007:1007))
        (PORT datac (609:609:609) (639:639:639))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (391:391:391))
        (PORT datab (563:563:563) (577:577:577))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[247\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (681:681:681))
        (PORT datac (344:344:344) (369:369:369))
        (PORT datad (598:598:598) (613:613:613))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1542:1542:1542))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (4257:4257:4257) (3954:3954:3954))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (912:912:912) (992:992:992))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (683:683:683))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (674:674:674))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (639:639:639) (667:667:667))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[10\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (645:645:645))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (633:633:633))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[12\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (641:641:641) (669:669:669))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[236\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (235:235:235) (283:283:283))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[235\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (641:641:641))
        (PORT datac (936:936:936) (968:968:968))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[235\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (971:971:971) (1009:1009:1009))
        (PORT datac (627:627:627) (650:650:650))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[234\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (228:228:228) (275:275:275))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[233\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (643:643:643) (670:670:670))
        (PORT datac (228:228:228) (275:275:275))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[232\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (646:646:646) (667:667:667))
        (PORT datac (928:928:928) (960:960:960))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[232\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (926:926:926) (958:958:958))
        (PORT datad (650:650:650) (670:670:670))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[231\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (682:682:682))
        (PORT datac (232:232:232) (282:282:282))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[231\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (609:609:609) (631:631:631))
        (PORT datad (625:625:625) (638:638:638))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (811:811:811))
        (PORT datab (206:206:206) (247:247:247))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (365:365:365))
        (PORT datab (337:337:337) (360:360:360))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[10\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (668:668:668))
        (PORT datab (557:557:557) (576:576:576))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (556:556:556))
        (PORT datab (839:839:839) (850:850:850))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[12\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (395:395:395))
        (PORT datab (366:366:366) (387:387:387))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[13\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (379:379:379))
        (PORT datab (855:855:855) (859:859:859))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (673:673:673))
        (PORT datab (815:815:815) (838:838:838))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[15\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (817:817:817))
        (PORT datab (327:327:327) (355:355:355))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[16\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[248\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (303:303:303))
        (PORT datab (816:816:816) (838:838:838))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (181:181:181) (211:211:211))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1541:1541:1541))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (4239:4239:4239) (3952:3952:3952))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (696:696:696) (756:756:756))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (649:649:649) (671:671:671))
        (PORT datac (923:923:923) (954:954:954))
        (PORT datad (650:650:650) (671:671:671))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (405:405:405))
        (PORT datab (635:635:635) (654:654:654))
        (PORT datac (3423:3423:3423) (3773:3773:3773))
        (PORT datad (314:314:314) (334:334:334))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1542:1542:1542))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (698:698:698) (766:766:766))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[233\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (233:233:233) (281:281:281))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[250\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (668:668:668))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (218:218:218) (266:266:266))
        (PORT datad (530:530:530) (542:542:542))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1541:1541:1541))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (4239:4239:4239) (3952:3952:3952))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1255:1255:1255) (1338:1338:1338))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[234\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (934:934:934) (967:967:967))
        (PORT datad (620:620:620) (639:639:639))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[251\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (557:557:557))
        (PORT datab (837:837:837) (848:848:848))
        (PORT datac (218:218:218) (265:265:265))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1541:1541:1541))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (4239:4239:4239) (3952:3952:3952))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (746:746:746))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (969:969:969) (1006:1006:1006))
        (PORT datac (627:627:627) (650:650:650))
        (PORT datad (589:589:589) (608:608:608))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (385:385:385))
        (PORT datab (636:636:636) (654:654:654))
        (PORT datac (3423:3423:3423) (3773:3773:3773))
        (PORT datad (339:339:339) (359:359:359))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1542:1542:1542))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (689:689:689) (768:768:768))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[13\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (711:711:711))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[15\]\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[236\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (968:968:968) (1003:1003:1003))
        (PORT datac (615:615:615) (647:647:647))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[253\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (381:381:381))
        (PORT datab (861:861:861) (865:865:865))
        (PORT datac (220:220:220) (267:267:267))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1541:1541:1541))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (4239:4239:4239) (3952:3952:3952))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Mod0\|auto_generated\|divider\|divider\|StageOut\[237\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (657:657:657) (675:675:675))
        (PORT datac (862:862:862) (892:892:892))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (428:428:428))
        (PORT datab (658:658:658) (676:676:676))
        (PORT datac (860:860:860) (890:890:890))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (668:668:668))
        (PORT datab (701:701:701) (730:730:730))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (4156:4156:4156) (4545:4545:4545))
        (IOPATH dataa combout (301:301:301) (307:307:307))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE READ_ADDRESS\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1541:1541:1541))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|address_reg_b\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (658:658:658) (709:709:709))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1542:1542:1542))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (357:357:357))
        (PORT datac (240:240:240) (327:327:327))
        (PORT datad (241:241:241) (320:320:320))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (154:154:154) (138:138:138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode264w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (528:528:528))
        (PORT datac (663:663:663) (741:741:741))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE GPIO_1_D\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (479:479:479) (732:732:732))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE WRITE_ADDRESS\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (2099:2099:2099))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (243:243:243) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\[1\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (239:239:239) (307:307:307))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\[2\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (625:625:625) (683:683:683))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\[3\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (550:550:550) (603:603:603))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\[4\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (546:546:546) (597:597:597))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\[5\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (848:848:848) (939:939:939))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\[6\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (422:422:422) (491:491:491))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\[9\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (304:304:304))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE READ_ADDRESS\[12\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (641:641:641) (692:692:692))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (3454:3454:3454) (3664:3664:3664))
        (PORT d[8] (3454:3454:3454) (3664:3664:3664))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (3454:3454:3454) (3664:3664:3664))
        (PORT d[11] (3454:3454:3454) (3664:3664:3664))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1846:1846:1846) (1872:1872:1872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1873:1873:1873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1548:1548:1548))
        (PORT d[1] (1482:1482:1482) (1562:1562:1562))
        (PORT d[2] (1464:1464:1464) (1540:1540:1540))
        (PORT d[3] (1671:1671:1671) (1739:1739:1739))
        (PORT d[4] (1480:1480:1480) (1555:1555:1555))
        (PORT d[5] (1249:1249:1249) (1274:1274:1274))
        (PORT d[6] (1562:1562:1562) (1687:1687:1687))
        (PORT d[7] (2442:2442:2442) (2613:2613:2613))
        (PORT d[8] (2716:2716:2716) (2879:2879:2879))
        (PORT d[9] (2399:2399:2399) (2485:2485:2485))
        (PORT d[10] (2727:2727:2727) (2894:2894:2894))
        (PORT d[11] (1473:1473:1473) (1570:1570:1570))
        (PORT d[12] (2614:2614:2614) (2740:2740:2740))
        (PORT clk (1807:1807:1807) (1800:1800:1800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1800:1800:1800))
        (PORT d[0] (1375:1375:1375) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode255w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (989:989:989))
        (PORT datad (655:655:655) (703:703:703))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (2805:2805:2805) (2981:2981:2981))
        (PORT d[8] (2805:2805:2805) (2981:2981:2981))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (2805:2805:2805) (2981:2981:2981))
        (PORT d[11] (2805:2805:2805) (2981:2981:2981))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1843:1843:1843) (1871:1871:1871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1871:1871:1871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1872:1872:1872))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1872:1872:1872))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1872:1872:1872))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1761:1761:1761))
        (PORT d[1] (1783:1783:1783) (1853:1853:1853))
        (PORT d[2] (2640:2640:2640) (2796:2796:2796))
        (PORT d[3] (2226:2226:2226) (2285:2285:2285))
        (PORT d[4] (2013:2013:2013) (2090:2090:2090))
        (PORT d[5] (1792:1792:1792) (1877:1877:1877))
        (PORT d[6] (1010:1010:1010) (1081:1081:1081))
        (PORT d[7] (1827:1827:1827) (1957:1957:1957))
        (PORT d[8] (1831:1831:1831) (1969:1969:1969))
        (PORT d[9] (1535:1535:1535) (1628:1628:1628))
        (PORT d[10] (1799:1799:1799) (1954:1954:1954))
        (PORT d[11] (1535:1535:1535) (1657:1657:1657))
        (PORT d[12] (1742:1742:1742) (1819:1819:1819))
        (PORT clk (1804:1804:1804) (1799:1799:1799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1799:1799:1799))
        (PORT d[0] (2037:2037:2037) (2047:2047:2047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode241w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (345:345:345))
        (PORT datac (682:682:682) (750:750:750))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (3130:3130:3130) (3371:3371:3371))
        (PORT d[8] (3130:3130:3130) (3371:3371:3371))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (3130:3130:3130) (3371:3371:3371))
        (PORT d[11] (3130:3130:3130) (3371:3371:3371))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1558:1558:1558))
        (PORT d[1] (2325:2325:2325) (2410:2410:2410))
        (PORT d[2] (2093:2093:2093) (2192:2192:2192))
        (PORT d[3] (2295:2295:2295) (2372:2372:2372))
        (PORT d[4] (1765:1765:1765) (1859:1859:1859))
        (PORT d[5] (926:926:926) (951:951:951))
        (PORT d[6] (1863:1863:1863) (1983:1983:1983))
        (PORT d[7] (2153:2153:2153) (2308:2308:2308))
        (PORT d[8] (2723:2723:2723) (2881:2881:2881))
        (PORT d[9] (2708:2708:2708) (2818:2818:2818))
        (PORT d[10] (2446:2446:2446) (2637:2637:2637))
        (PORT d[11] (1765:1765:1765) (1885:1885:1885))
        (PORT d[12] (2338:2338:2338) (2458:2458:2458))
        (PORT clk (1809:1809:1809) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1802:1802:1802))
        (PORT d[0] (1642:1642:1642) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1542:1542:1542))
        (PORT asdata (1026:1026:1026) (1084:1084:1084))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (937:937:937))
        (PORT datab (946:946:946) (984:984:984))
        (PORT datac (624:624:624) (640:640:640))
        (PORT datad (929:929:929) (997:997:997))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (932:932:932))
        (PORT datab (1000:1000:1000) (1030:1030:1030))
        (PORT datac (1126:1126:1126) (1137:1137:1137))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (1883:1883:1883) (2018:2018:2018))
        (PORT d[8] (1883:1883:1883) (2018:2018:2018))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (1883:1883:1883) (2018:2018:2018))
        (PORT d[11] (1883:1883:1883) (2018:2018:2018))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1854:1854:1854) (1880:1880:1880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1881:1881:1881))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1881:1881:1881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1881:1881:1881))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1881:1881:1881))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1018:1018:1018))
        (PORT d[1] (1492:1492:1492) (1520:1520:1520))
        (PORT d[2] (1706:1706:1706) (1767:1767:1767))
        (PORT d[3] (1262:1262:1262) (1306:1306:1306))
        (PORT d[4] (1481:1481:1481) (1533:1533:1533))
        (PORT d[5] (2022:2022:2022) (2121:2121:2121))
        (PORT d[6] (1272:1272:1272) (1318:1318:1318))
        (PORT d[7] (1774:1774:1774) (1886:1886:1886))
        (PORT d[8] (2039:2039:2039) (2159:2159:2159))
        (PORT d[9] (1492:1492:1492) (1554:1554:1554))
        (PORT d[10] (1729:1729:1729) (1827:1827:1827))
        (PORT d[11] (2153:2153:2153) (2263:2263:2263))
        (PORT d[12] (1672:1672:1672) (1694:1694:1694))
        (PORT clk (1814:1814:1814) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1807:1807:1807))
        (PORT d[0] (971:971:971) (953:953:953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (1576:1576:1576) (1701:1701:1701))
        (PORT d[8] (1576:1576:1576) (1701:1701:1701))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (1576:1576:1576) (1701:1701:1701))
        (PORT d[11] (1576:1576:1576) (1701:1701:1701))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1857:1857:1857) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (988:988:988) (1043:1043:1043))
        (PORT d[1] (989:989:989) (1037:1037:1037))
        (PORT d[2] (1684:1684:1684) (1758:1758:1758))
        (PORT d[3] (990:990:990) (1013:1013:1013))
        (PORT d[4] (1547:1547:1547) (1612:1612:1612))
        (PORT d[5] (2968:2968:2968) (3099:3099:3099))
        (PORT d[6] (1332:1332:1332) (1403:1403:1403))
        (PORT d[7] (909:909:909) (962:962:962))
        (PORT d[8] (697:697:697) (766:766:766))
        (PORT d[9] (1512:1512:1512) (1557:1557:1557))
        (PORT d[10] (1497:1497:1497) (1592:1592:1592))
        (PORT d[11] (2436:2436:2436) (2535:2535:2535))
        (PORT d[12] (1994:1994:1994) (2022:2022:2022))
        (PORT clk (1818:1818:1818) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1811:1811:1811))
        (PORT d[0] (547:547:547) (522:522:522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (937:937:937))
        (PORT datab (1432:1432:1432) (1451:1451:1451))
        (PORT datac (1339:1339:1339) (1347:1347:1347))
        (PORT datad (928:928:928) (996:996:996))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (1870:1870:1870) (2015:2015:2015))
        (PORT d[8] (1870:1870:1870) (2015:2015:2015))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (1870:1870:1870) (2015:2015:2015))
        (PORT d[11] (1870:1870:1870) (2015:2015:2015))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1856:1856:1856) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1336:1336:1336))
        (PORT d[1] (1265:1265:1265) (1308:1308:1308))
        (PORT d[2] (1513:1513:1513) (1548:1548:1548))
        (PORT d[3] (1476:1476:1476) (1526:1526:1526))
        (PORT d[4] (1269:1269:1269) (1311:1311:1311))
        (PORT d[5] (2628:2628:2628) (2758:2758:2758))
        (PORT d[6] (1594:1594:1594) (1647:1647:1647))
        (PORT d[7] (1273:1273:1273) (1328:1328:1328))
        (PORT d[8] (2616:2616:2616) (2755:2755:2755))
        (PORT d[9] (1806:1806:1806) (1871:1871:1871))
        (PORT d[10] (1214:1214:1214) (1294:1294:1294))
        (PORT d[11] (1250:1250:1250) (1347:1347:1347))
        (PORT d[12] (1418:1418:1418) (1456:1456:1456))
        (PORT clk (1816:1816:1816) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1810:1810:1810))
        (PORT d[0] (1037:1037:1037) (1047:1047:1047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (927:927:927))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (1634:1634:1634) (1675:1675:1675))
        (PORT datad (965:965:965) (989:989:989))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (2807:2807:2807) (2974:2974:2974))
        (PORT d[8] (2807:2807:2807) (2974:2974:2974))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (2807:2807:2807) (2974:2974:2974))
        (PORT d[11] (2807:2807:2807) (2974:2974:2974))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1845:1845:1845) (1872:1872:1872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1873:1873:1873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1484:1484:1484))
        (PORT d[1] (2116:2116:2116) (2208:2208:2208))
        (PORT d[2] (2407:2407:2407) (2549:2549:2549))
        (PORT d[3] (2217:2217:2217) (2252:2252:2252))
        (PORT d[4] (1961:1961:1961) (2038:2038:2038))
        (PORT d[5] (1770:1770:1770) (1856:1856:1856))
        (PORT d[6] (982:982:982) (1048:1048:1048))
        (PORT d[7] (1837:1837:1837) (1984:1984:1984))
        (PORT d[8] (1843:1843:1843) (1964:1964:1964))
        (PORT d[9] (1499:1499:1499) (1569:1569:1569))
        (PORT d[10] (1834:1834:1834) (1975:1975:1975))
        (PORT d[11] (2339:2339:2339) (2484:2484:2484))
        (PORT d[12] (1747:1747:1747) (1830:1830:1830))
        (PORT clk (1805:1805:1805) (1799:1799:1799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1799:1799:1799))
        (PORT d[0] (2328:2328:2328) (2331:2331:2331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (2770:2770:2770) (2976:2976:2976))
        (PORT d[8] (2770:2770:2770) (2976:2976:2976))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (2770:2770:2770) (2976:2976:2976))
        (PORT d[11] (2770:2770:2770) (2976:2976:2976))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1218:1218:1218))
        (PORT d[1] (2074:2074:2074) (2165:2165:2165))
        (PORT d[2] (2130:2130:2130) (2254:2254:2254))
        (PORT d[3] (2276:2276:2276) (2357:2357:2357))
        (PORT d[4] (2042:2042:2042) (2120:2120:2120))
        (PORT d[5] (1249:1249:1249) (1307:1307:1307))
        (PORT d[6] (703:703:703) (747:747:747))
        (PORT d[7] (1278:1278:1278) (1372:1372:1372))
        (PORT d[8] (2140:2140:2140) (2279:2279:2279))
        (PORT d[9] (2062:2062:2062) (2153:2153:2153))
        (PORT d[10] (2121:2121:2121) (2279:2279:2279))
        (PORT d[11] (2071:2071:2071) (2217:2217:2217))
        (PORT d[12] (2043:2043:2043) (2144:2144:2144))
        (PORT clk (1809:1809:1809) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1802:1802:1802))
        (PORT d[0] (1355:1355:1355) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (925:925:925))
        (PORT datab (1140:1140:1140) (1148:1148:1148))
        (PORT datac (627:627:627) (640:640:640))
        (PORT datad (923:923:923) (989:989:989))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (1835:1835:1835) (1960:1960:1960))
        (PORT d[8] (1835:1835:1835) (1960:1960:1960))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (1835:1835:1835) (1960:1960:1960))
        (PORT d[11] (1835:1835:1835) (1960:1960:1960))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (1006:1006:1006))
        (PORT d[1] (1167:1167:1167) (1211:1211:1211))
        (PORT d[2] (1208:1208:1208) (1285:1285:1285))
        (PORT d[3] (1291:1291:1291) (1343:1343:1343))
        (PORT d[4] (1563:1563:1563) (1630:1630:1630))
        (PORT d[5] (2928:2928:2928) (3078:3078:3078))
        (PORT d[6] (1297:1297:1297) (1341:1341:1341))
        (PORT d[7] (1235:1235:1235) (1313:1313:1313))
        (PORT d[8] (2613:2613:2613) (2732:2732:2732))
        (PORT d[9] (1774:1774:1774) (1819:1819:1819))
        (PORT d[10] (1518:1518:1518) (1614:1614:1614))
        (PORT d[11] (1043:1043:1043) (1138:1138:1138))
        (PORT d[12] (1983:1983:1983) (2020:2020:2020))
        (PORT clk (1817:1817:1817) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1811:1811:1811))
        (PORT d[0] (1024:1024:1024) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (925:925:925))
        (PORT datab (197:197:197) (235:235:235))
        (PORT datac (1394:1394:1394) (1436:1436:1436))
        (PORT datad (965:965:965) (990:990:990))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (3141:3141:3141) (3359:3359:3359))
        (PORT d[8] (3141:3141:3141) (3359:3359:3359))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (3141:3141:3141) (3359:3359:3359))
        (PORT d[11] (3141:3141:3141) (3359:3359:3359))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1559:1559:1559))
        (PORT d[1] (2023:2023:2023) (2101:2101:2101))
        (PORT d[2] (2058:2058:2058) (2145:2145:2145))
        (PORT d[3] (1952:1952:1952) (2012:2012:2012))
        (PORT d[4] (2038:2038:2038) (2126:2126:2126))
        (PORT d[5] (932:932:932) (954:954:954))
        (PORT d[6] (1172:1172:1172) (1275:1275:1275))
        (PORT d[7] (2431:2431:2431) (2584:2584:2584))
        (PORT d[8] (2447:2447:2447) (2616:2616:2616))
        (PORT d[9] (2707:2707:2707) (2817:2817:2817))
        (PORT d[10] (2482:2482:2482) (2658:2658:2658))
        (PORT d[11] (1764:1764:1764) (1884:1884:1884))
        (PORT d[12] (2620:2620:2620) (2750:2750:2750))
        (PORT clk (1809:1809:1809) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1802:1802:1802))
        (PORT d[0] (1641:1641:1641) (1658:1658:1658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (1300:1300:1300) (1396:1396:1396))
        (PORT d[8] (1300:1300:1300) (1396:1396:1396))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (1300:1300:1300) (1396:1396:1396))
        (PORT d[11] (1300:1300:1300) (1396:1396:1396))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1856:1856:1856) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (948:948:948) (960:960:960))
        (PORT d[1] (1302:1302:1302) (1349:1349:1349))
        (PORT d[2] (584:584:584) (602:602:602))
        (PORT d[3] (1285:1285:1285) (1326:1326:1326))
        (PORT d[4] (1486:1486:1486) (1542:1542:1542))
        (PORT d[5] (2307:2307:2307) (2421:2421:2421))
        (PORT d[6] (1481:1481:1481) (1508:1508:1508))
        (PORT d[7] (1805:1805:1805) (1925:1925:1925))
        (PORT d[8] (2016:2016:2016) (2135:2135:2135))
        (PORT d[9] (1165:1165:1165) (1202:1202:1202))
        (PORT d[10] (1825:1825:1825) (1927:1927:1927))
        (PORT d[11] (1849:1849:1849) (1945:1945:1945))
        (PORT d[12] (1677:1677:1677) (1705:1705:1705))
        (PORT clk (1817:1817:1817) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1810:1810:1810))
        (PORT d[0] (838:838:838) (829:829:829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (2485:2485:2485) (2653:2653:2653))
        (PORT d[8] (2485:2485:2485) (2653:2653:2653))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (2485:2485:2485) (2653:2653:2653))
        (PORT d[11] (2485:2485:2485) (2653:2653:2653))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1841:1841:1841) (1869:1869:1869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1869:1869:1869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1870:1870:1870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1820:1820:1820))
        (PORT d[1] (1785:1785:1785) (1856:1856:1856))
        (PORT d[2] (2929:2929:2929) (3077:3077:3077))
        (PORT d[3] (2225:2225:2225) (2276:2276:2276))
        (PORT d[4] (1984:1984:1984) (2049:2049:2049))
        (PORT d[5] (1529:1529:1529) (1600:1600:1600))
        (PORT d[6] (1260:1260:1260) (1321:1321:1321))
        (PORT d[7] (1547:1547:1547) (1670:1670:1670))
        (PORT d[8] (1822:1822:1822) (1943:1943:1943))
        (PORT d[9] (2084:2084:2084) (2150:2150:2150))
        (PORT d[10] (1817:1817:1817) (1960:1960:1960))
        (PORT d[11] (1545:1545:1545) (1648:1648:1648))
        (PORT d[12] (1729:1729:1729) (1791:1791:1791))
        (PORT clk (1802:1802:1802) (1796:1796:1796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1796:1796:1796))
        (PORT d[0] (1539:1539:1539) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1797:1797:1797))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1797:1797:1797))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1797:1797:1797))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (935:935:935))
        (PORT datab (1444:1444:1444) (1457:1457:1457))
        (PORT datac (928:928:928) (976:976:976))
        (PORT datad (929:929:929) (997:997:997))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (937:937:937))
        (PORT datab (1000:1000:1000) (1024:1024:1024))
        (PORT datac (799:799:799) (837:837:837))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (3409:3409:3409) (3618:3618:3618))
        (PORT d[8] (3409:3409:3409) (3618:3618:3618))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (3409:3409:3409) (3618:3618:3618))
        (PORT d[11] (3409:3409:3409) (3618:3618:3618))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1464:1464:1464) (1528:1528:1528))
        (PORT d[1] (2037:2037:2037) (2127:2127:2127))
        (PORT d[2] (1768:1768:1768) (1877:1877:1877))
        (PORT d[3] (2021:2021:2021) (2109:2109:2109))
        (PORT d[4] (1482:1482:1482) (1556:1556:1556))
        (PORT d[5] (1212:1212:1212) (1256:1256:1256))
        (PORT d[6] (1540:1540:1540) (1641:1641:1641))
        (PORT d[7] (2439:2439:2439) (2593:2593:2593))
        (PORT d[8] (2450:2450:2450) (2621:2621:2621))
        (PORT d[9] (2361:2361:2361) (2450:2450:2450))
        (PORT d[10] (2510:2510:2510) (2690:2690:2690))
        (PORT d[11] (1759:1759:1759) (1872:1872:1872))
        (PORT d[12] (2355:2355:2355) (2493:2493:2493))
        (PORT clk (1808:1808:1808) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1802:1802:1802))
        (PORT d[0] (1348:1348:1348) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (1549:1549:1549) (1665:1665:1665))
        (PORT d[8] (1549:1549:1549) (1665:1665:1665))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (1549:1549:1549) (1665:1665:1665))
        (PORT d[11] (1549:1549:1549) (1665:1665:1665))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1857:1857:1857) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (965:965:965))
        (PORT d[1] (1023:1023:1023) (1056:1056:1056))
        (PORT d[2] (2003:2003:2003) (2065:2065:2065))
        (PORT d[3] (981:981:981) (1002:1002:1002))
        (PORT d[4] (1765:1765:1765) (1840:1840:1840))
        (PORT d[5] (2339:2339:2339) (2460:2460:2460))
        (PORT d[6] (1273:1273:1273) (1316:1316:1316))
        (PORT d[7] (1236:1236:1236) (1287:1287:1287))
        (PORT d[8] (2320:2320:2320) (2443:2443:2443))
        (PORT d[9] (1501:1501:1501) (1566:1566:1566))
        (PORT d[10] (2094:2094:2094) (2243:2243:2243))
        (PORT d[11] (2454:2454:2454) (2554:2554:2554))
        (PORT d[12] (1994:1994:1994) (2022:2022:2022))
        (PORT clk (1818:1818:1818) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1811:1811:1811))
        (PORT d[0] (821:821:821) (791:791:791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (1568:1568:1568) (1679:1679:1679))
        (PORT d[8] (1568:1568:1568) (1679:1679:1679))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (1568:1568:1568) (1679:1679:1679))
        (PORT d[11] (1568:1568:1568) (1679:1679:1679))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1852:1852:1852) (1879:1879:1879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1880:1880:1880))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (1019:1019:1019))
        (PORT d[1] (940:940:940) (993:993:993))
        (PORT d[2] (1698:1698:1698) (1742:1742:1742))
        (PORT d[3] (935:935:935) (990:990:990))
        (PORT d[4] (1450:1450:1450) (1486:1486:1486))
        (PORT d[5] (1992:1992:1992) (2060:2060:2060))
        (PORT d[6] (1300:1300:1300) (1349:1349:1349))
        (PORT d[7] (1766:1766:1766) (1865:1865:1865))
        (PORT d[8] (1313:1313:1313) (1428:1428:1428))
        (PORT d[9] (1499:1499:1499) (1539:1539:1539))
        (PORT d[10] (1825:1825:1825) (1943:1943:1943))
        (PORT d[11] (1830:1830:1830) (1929:1929:1929))
        (PORT d[12] (1349:1349:1349) (1353:1353:1353))
        (PORT clk (1812:1812:1812) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1807:1807:1807))
        (PORT d[0] (1280:1280:1280) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (1043:1043:1043))
        (PORT datab (1064:1064:1064) (1093:1093:1093))
        (PORT datac (1607:1607:1607) (1623:1623:1623))
        (PORT datad (780:780:780) (882:882:882))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (935:935:935))
        (PORT datab (1001:1001:1001) (1021:1021:1021))
        (PORT datac (625:625:625) (662:662:662))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (3092:3092:3092) (3304:3304:3304))
        (PORT d[8] (3092:3092:3092) (3304:3304:3304))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (3092:3092:3092) (3304:3304:3304))
        (PORT d[11] (3092:3092:3092) (3304:3304:3304))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1849:1849:1849) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1568:1568:1568))
        (PORT d[1] (2090:2090:2090) (2195:2195:2195))
        (PORT d[2] (2081:2081:2081) (2196:2196:2196))
        (PORT d[3] (2571:2571:2571) (2683:2683:2683))
        (PORT d[4] (2056:2056:2056) (2130:2130:2130))
        (PORT d[5] (1210:1210:1210) (1249:1249:1249))
        (PORT d[6] (1458:1458:1458) (1582:1582:1582))
        (PORT d[7] (2149:2149:2149) (2303:2303:2303))
        (PORT d[8] (2172:2172:2172) (2322:2322:2322))
        (PORT d[9] (2349:2349:2349) (2416:2416:2416))
        (PORT d[10] (2177:2177:2177) (2349:2349:2349))
        (PORT d[11] (2060:2060:2060) (2194:2194:2194))
        (PORT d[12] (2022:2022:2022) (2124:2124:2124))
        (PORT clk (1809:1809:1809) (1803:1803:1803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1803:1803:1803))
        (PORT d[0] (1655:1655:1655) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (1598:1598:1598) (1734:1734:1734))
        (PORT d[8] (1598:1598:1598) (1734:1734:1734))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (1598:1598:1598) (1734:1734:1734))
        (PORT d[11] (1598:1598:1598) (1734:1734:1734))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1850:1850:1850) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1877:1877:1877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1878:1878:1878))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1256:1256:1256))
        (PORT d[1] (1257:1257:1257) (1295:1295:1295))
        (PORT d[2] (1160:1160:1160) (1196:1196:1196))
        (PORT d[3] (1240:1240:1240) (1296:1296:1296))
        (PORT d[4] (1209:1209:1209) (1257:1257:1257))
        (PORT d[5] (1463:1463:1463) (1542:1542:1542))
        (PORT d[6] (1578:1578:1578) (1627:1627:1627))
        (PORT d[7] (1480:1480:1480) (1584:1584:1584))
        (PORT d[8] (1755:1755:1755) (1857:1857:1857))
        (PORT d[9] (1527:1527:1527) (1571:1571:1571))
        (PORT d[10] (1473:1473:1473) (1578:1578:1578))
        (PORT d[11] (1548:1548:1548) (1650:1650:1650))
        (PORT d[12] (1377:1377:1377) (1385:1385:1385))
        (PORT clk (1810:1810:1810) (1804:1804:1804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (PORT d[0] (1314:1314:1314) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (2762:2762:2762) (2954:2954:2954))
        (PORT d[8] (2762:2762:2762) (2954:2954:2954))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (2762:2762:2762) (2954:2954:2954))
        (PORT d[11] (2762:2762:2762) (2954:2954:2954))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1847:1847:1847) (1874:1874:1874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1875:1875:1875))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1875:1875:1875))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1875:1875:1875))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1480:1480:1480))
        (PORT d[1] (2104:2104:2104) (2176:2176:2176))
        (PORT d[2] (2124:2124:2124) (2249:2249:2249))
        (PORT d[3] (2482:2482:2482) (2546:2546:2546))
        (PORT d[4] (2336:2336:2336) (2393:2393:2393))
        (PORT d[5] (1249:1249:1249) (1308:1308:1308))
        (PORT d[6] (968:968:968) (1014:1014:1014))
        (PORT d[7] (1850:1850:1850) (1978:1978:1978))
        (PORT d[8] (2131:2131:2131) (2258:2258:2258))
        (PORT d[9] (1813:1813:1813) (1879:1879:1879))
        (PORT d[10] (2139:2139:2139) (2289:2289:2289))
        (PORT d[11] (1216:1216:1216) (1313:1313:1313))
        (PORT d[12] (2030:2030:2030) (2116:2116:2116))
        (PORT clk (1808:1808:1808) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1802:1802:1802))
        (PORT d[0] (1347:1347:1347) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (924:924:924))
        (PORT datab (1813:1813:1813) (1896:1896:1896))
        (PORT datac (650:650:650) (672:672:672))
        (PORT datad (924:924:924) (989:989:989))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (681:681:681))
        (PORT datab (1001:1001:1001) (1030:1030:1030))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (781:781:781) (882:882:882))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (2500:2500:2500) (2688:2688:2688))
        (PORT d[8] (2500:2500:2500) (2688:2688:2688))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (2500:2500:2500) (2688:2688:2688))
        (PORT d[11] (2500:2500:2500) (2688:2688:2688))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1846:1846:1846) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1873:1873:1873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1518:1518:1518))
        (PORT d[1] (1799:1799:1799) (1888:1888:1888))
        (PORT d[2] (2349:2349:2349) (2467:2467:2467))
        (PORT d[3] (2293:2293:2293) (2337:2337:2337))
        (PORT d[4] (1983:1983:1983) (2063:2063:2063))
        (PORT d[5] (1776:1776:1776) (1865:1865:1865))
        (PORT d[6] (999:999:999) (1060:1060:1060))
        (PORT d[7] (1849:1849:1849) (1978:1978:1978))
        (PORT d[8] (1871:1871:1871) (1996:1996:1996))
        (PORT d[9] (1757:1757:1757) (1825:1825:1825))
        (PORT d[10] (1862:1862:1862) (2008:2008:2008))
        (PORT d[11] (1230:1230:1230) (1335:1335:1335))
        (PORT d[12] (1721:1721:1721) (1800:1800:1800))
        (PORT clk (1807:1807:1807) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1801:1801:1801))
        (PORT d[0] (1064:1064:1064) (1097:1097:1097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (2257:2257:2257) (2437:2437:2437))
        (PORT d[8] (2257:2257:2257) (2437:2437:2437))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (2257:2257:2257) (2437:2437:2437))
        (PORT d[11] (2257:2257:2257) (2437:2437:2437))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1846:1846:1846) (1873:1873:1873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1873:1873:1873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1874:1874:1874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1732:1732:1732) (1809:1809:1809))
        (PORT d[1] (1460:1460:1460) (1528:1528:1528))
        (PORT d[2] (2689:2689:2689) (2851:2851:2851))
        (PORT d[3] (1671:1671:1671) (1710:1710:1710))
        (PORT d[4] (1429:1429:1429) (1484:1484:1484))
        (PORT d[5] (1498:1498:1498) (1560:1560:1560))
        (PORT d[6] (1290:1290:1290) (1355:1355:1355))
        (PORT d[7] (1579:1579:1579) (1715:1715:1715))
        (PORT d[8] (1514:1514:1514) (1634:1634:1634))
        (PORT d[9] (1518:1518:1518) (1585:1585:1585))
        (PORT d[10] (1524:1524:1524) (1655:1655:1655))
        (PORT d[11] (1546:1546:1546) (1648:1648:1648))
        (PORT d[12] (1481:1481:1481) (1528:1528:1528))
        (PORT clk (1806:1806:1806) (1800:1800:1800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1800:1800:1800))
        (PORT d[0] (1548:1548:1548) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (929:929:929))
        (PORT datab (874:874:874) (886:886:886))
        (PORT datac (1351:1351:1351) (1393:1393:1393))
        (PORT datad (925:925:925) (990:990:990))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (1556:1556:1556) (1679:1679:1679))
        (PORT d[8] (1556:1556:1556) (1679:1679:1679))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (1556:1556:1556) (1679:1679:1679))
        (PORT d[11] (1556:1556:1556) (1679:1679:1679))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1028:1028:1028) (1085:1085:1085))
        (PORT d[1] (1104:1104:1104) (1150:1150:1150))
        (PORT d[2] (1705:1705:1705) (1767:1767:1767))
        (PORT d[3] (1541:1541:1541) (1602:1602:1602))
        (PORT d[4] (1543:1543:1543) (1607:1607:1607))
        (PORT d[5] (2937:2937:2937) (3064:3064:3064))
        (PORT d[6] (1324:1324:1324) (1372:1372:1372))
        (PORT d[7] (1250:1250:1250) (1314:1314:1314))
        (PORT d[8] (2607:2607:2607) (2730:2730:2730))
        (PORT d[9] (1517:1517:1517) (1563:1563:1563))
        (PORT d[10] (1520:1520:1520) (1619:1619:1619))
        (PORT d[11] (1014:1014:1014) (1103:1103:1103))
        (PORT d[12] (2017:2017:2017) (2050:2050:2050))
        (PORT clk (1817:1817:1817) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1811:1811:1811))
        (PORT d[0] (770:770:770) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (937:937:937))
        (PORT datab (1001:1001:1001) (1028:1028:1028))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (1361:1361:1361) (1373:1373:1373))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (2800:2800:2800) (3013:3013:3013))
        (PORT d[8] (2800:2800:2800) (3013:3013:3013))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (2800:2800:2800) (3013:3013:3013))
        (PORT d[11] (2800:2800:2800) (3013:3013:3013))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1849:1849:1849) (1875:1875:1875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1876:1876:1876))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1563:1563:1563))
        (PORT d[1] (2330:2330:2330) (2432:2432:2432))
        (PORT d[2] (2076:2076:2076) (2192:2192:2192))
        (PORT d[3] (2253:2253:2253) (2331:2331:2331))
        (PORT d[4] (1823:1823:1823) (1903:1903:1903))
        (PORT d[5] (2085:2085:2085) (2170:2170:2170))
        (PORT d[6] (1440:1440:1440) (1564:1564:1564))
        (PORT d[7] (1524:1524:1524) (1623:1623:1623))
        (PORT d[8] (2145:2145:2145) (2289:2289:2289))
        (PORT d[9] (2099:2099:2099) (2175:2175:2175))
        (PORT d[10] (2150:2150:2150) (2317:2317:2317))
        (PORT d[11] (2067:2067:2067) (2211:2211:2211))
        (PORT d[12] (2048:2048:2048) (2155:2155:2155))
        (PORT clk (1809:1809:1809) (1803:1803:1803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1803:1803:1803))
        (PORT d[0] (1678:1678:1678) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (1541:1541:1541) (1640:1640:1640))
        (PORT d[8] (1541:1541:1541) (1640:1640:1640))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (1541:1541:1541) (1640:1640:1640))
        (PORT d[11] (1541:1541:1541) (1640:1640:1640))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1883:1883:1883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1884:1884:1884))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (678:678:678) (694:694:694))
        (PORT d[1] (1313:1313:1313) (1386:1386:1386))
        (PORT d[2] (1994:1994:1994) (2050:2050:2050))
        (PORT d[3] (1264:1264:1264) (1303:1303:1303))
        (PORT d[4] (1741:1741:1741) (1794:1794:1794))
        (PORT d[5] (2311:2311:2311) (2428:2428:2428))
        (PORT d[6] (993:993:993) (1023:1023:1023))
        (PORT d[7] (1243:1243:1243) (1300:1300:1300))
        (PORT d[8] (1031:1031:1031) (1126:1126:1126))
        (PORT d[9] (1128:1128:1128) (1166:1166:1166))
        (PORT d[10] (2094:2094:2094) (2242:2242:2242))
        (PORT d[11] (2175:2175:2175) (2272:2272:2272))
        (PORT d[12] (1983:1983:1983) (2030:2030:2030))
        (PORT clk (1817:1817:1817) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1811:1811:1811))
        (PORT d[0] (964:964:964) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (61:61:61) (76:76:76))
        (PORT d[1] (61:61:61) (76:76:76))
        (PORT d[2] (61:61:61) (76:76:76))
        (PORT d[3] (61:61:61) (76:76:76))
        (PORT d[4] (61:61:61) (76:76:76))
        (PORT d[5] (61:61:61) (76:76:76))
        (PORT d[6] (61:61:61) (76:76:76))
        (PORT d[7] (1884:1884:1884) (2019:2019:2019))
        (PORT d[8] (1884:1884:1884) (2019:2019:2019))
        (PORT d[9] (61:61:61) (76:76:76))
        (PORT d[10] (1884:1884:1884) (2019:2019:2019))
        (PORT d[11] (1884:1884:1884) (2019:2019:2019))
        (PORT d[12] (61:61:61) (76:76:76))
        (PORT clk (1855:1855:1855) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1883:1883:1883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1883:1883:1883))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1008:1008:1008))
        (PORT d[1] (959:959:959) (1002:1002:1002))
        (PORT d[2] (892:892:892) (903:903:903))
        (PORT d[3] (1228:1228:1228) (1285:1285:1285))
        (PORT d[4] (1485:1485:1485) (1541:1541:1541))
        (PORT d[5] (2020:2020:2020) (2102:2102:2102))
        (PORT d[6] (1547:1547:1547) (1609:1609:1609))
        (PORT d[7] (1777:1777:1777) (1892:1892:1892))
        (PORT d[8] (1015:1015:1015) (1114:1114:1114))
        (PORT d[9] (1478:1478:1478) (1520:1520:1520))
        (PORT d[10] (1825:1825:1825) (1926:1926:1926))
        (PORT d[11] (1043:1043:1043) (1146:1146:1146))
        (PORT d[12] (1677:1677:1677) (1704:1704:1704))
        (PORT clk (1816:1816:1816) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1809:1809:1809))
        (PORT d[0] (801:801:801) (798:798:798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1810:1810:1810))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1810:1810:1810))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mem\|mem_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1810:1810:1810))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1210:1210:1210))
        (PORT datab (428:428:428) (515:515:515))
        (PORT datac (1091:1091:1091) (1107:1107:1107))
        (PORT datad (1163:1163:1163) (1204:1204:1204))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE driver\|PIXEL_COLOR_OUT\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (931:931:931))
        (PORT datab (624:624:624) (631:631:631))
        (PORT datac (575:575:575) (599:599:599))
        (PORT datad (962:962:962) (989:989:989))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
)
