[
  {
    "name": "高得畬",
    "email": "kao_deyu@yahoo.com",
    "latestUpdate": "2021-12-29 17:40:55",
    "objective": "*Memories\n    -Sequential Machines\n    -Memory devices: Latch &amp; FF\n    -RAM &amp; ROM\n    -DFT, MEM BIST\n    -State assignment\n*Packaging\n*ALU design\n    -Adders\n    -Multiplier\n*Backend Design\n    -APR\n    -Special Net\n    -Misc.\n*Architecture\n*Examples",
    "schedule": "Week / Date / Topics\n01. 02/25/22 Chapter 5 (Memory types, Set-up &amp; hold time)\n02. 03/04/22 Chapter 5 (Memory devices: Latch, FF, &amp; ROM)\n03. 03/11/22 Chapter 5 (Memory devices: RAM , Clock skew) \n04. 03/18/22 Chapter 5 (Memory timing and clock, Testing)\n05. 03/25/22 (QZ1) Chapter 5 (Sequential machine, State graph)  \n06. 04/01/22 Packaging (Packaging flow)\n07. 04/08/22 Packaging (Relibility)\n08. 04/15/22 Midterm Examination \n09. 04/22/22 Exam review , Chapter 6 (ALU, adder)\n10. 04/29/22 Chapter 6 (Multiplier)\n11. 05/06/22 Chapter 7 (Placement)\n12. 05/13/22 Chapter 7 (Routing, Special nets)\n13. 05/20/22 Chapter 8 (Architecture)\n14. 05/27/22 (QZ2) Chapter 8 (Architecture)\n15. 06/03/22 端午節\n16. 06/19/22 Chapter 9  (Example)\n17. 06/17/22 Final Examination\n18. 06/24/22 Exam review, What’s Next?",
    "scorePolicy": "Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%",
    "materials": "Textbook: \nModern VLSI Design \nSystem-on-Chip Design, \nThird edition, Prentice Hall, \nby: Wayne Wolf\n\nReferences:\nEmbedded Systems Design: A Unified Hardware / Software Introduction, \n Vahid / Givargis \n\nRabaey’s Digital Integrated Circuits, J. Rabaey et al.]\n\nClass Notes:\nhttps://myweb.ntut.edu.tw/~dkao/",
    "foreignLanguageTextbooks": true
  }
]
