LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY execute is 
PORT( 
	op1 : IN std_logic_vector (31 DOWNTO 0);
	op2 : IN std_logic_vector (31 DOWNTO 0); 
	opCode : IN std_logic_vector (5 DOWNTO 0); 
	res : OUT std_logic_vector (31 DOWNTO 0)
); 
END execute; 

ARCHITECTURE archExecute OF execute IS 
signal CCR : std_logic_vector(2 downto 0); --c n z 
signal temp_res : std_logic_vector (31 DOWNTO 0);
BEGIN 

process (opCode,temp_res,op1)
begin
  if opCode="000001" then
    temp_res <=not op1;
    res<= temp_res;
    if temp_res = X"00000000"then
	CCR(0) <='1';
    else CCR(0) <='0';
    end if;
    if temp_res < X"00000000" then
	CCR(1) <='1';
    else CCR(1) <='0';
    end if;
  end if;

end process;
 
END archExecute; 
