<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\impl\gwsynthesis\audio_loopback.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Asus\Desktop\git_file\gowin_fpga\echo_test\src\audio_loopback.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324C2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov  7 22:43:35 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8868</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8646</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>57</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>16</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>9</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>I2S_BCLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>I2S_BCLK_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>I2S_DACLRC</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>I2S_DACLRC_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>5</td>
<td>dacfifo_write_d_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dacfifo_write_s2/Q </td>
</tr>
<tr>
<td>6</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">44.406(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I2S_BCLK</td>
<td>100.000(MHz)</td>
<td>132.145(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>100.992(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>dacfifo_write_d_2</td>
<td>100.000(MHz)</td>
<td>144.274(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I2S_DACLRC!</h4>
<h4>No timing paths to get frequency of Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-35.850</td>
<td>16</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>-0.719</td>
<td>1</td>
</tr>
<tr>
<td>I2S_BCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_BCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_DACLRC</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_DACLRC</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dacfifo_write_d_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dacfifo_write_d_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.519</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[4]</td>
<td>lowp_0/output_register_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>22.467</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.510</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[3]</td>
<td>lowp_0/output_register_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.006</td>
<td>22.465</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.439</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[6]</td>
<td>lowp_0/output_register_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>22.387</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.437</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[5]</td>
<td>lowp_0/output_register_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>22.385</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.359</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[8]</td>
<td>lowp_0/output_register_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>22.307</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.357</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[7]</td>
<td>lowp_0/output_register_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>22.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.287</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[10]</td>
<td>lowp_0/output_register_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>22.227</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.277</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[9]</td>
<td>lowp_0/output_register_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>22.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.207</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[12]</td>
<td>lowp_0/output_register_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>22.147</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.205</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[11]</td>
<td>lowp_0/output_register_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>22.145</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.127</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[14]</td>
<td>lowp_0/output_register_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>22.067</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.125</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[13]</td>
<td>lowp_0/output_register_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>22.065</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.045</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[15]</td>
<td>lowp_0/output_register_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>21.985</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.039</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[16]</td>
<td>lowp_0/output_register_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>21.987</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.959</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[18]</td>
<td>lowp_0/output_register_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>21.907</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.957</td>
<td>lowp_0/mul_temp_7_31_s0/CASO[17]</td>
<td>lowp_0/output_register_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.001</td>
<td>21.905</td>
</tr>
<tr>
<td>17</td>
<td>1.120</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_2_s4/I1</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/full_s0/D</td>
<td>dacfifo_write_d_2:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-2.130</td>
<td>5.924</td>
</tr>
<tr>
<td>18</td>
<td>2.111</td>
<td>lowp_1/mul_temp_7_31_s0/CASO[22]</td>
<td>lowp_1/output_register_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>17.808</td>
</tr>
<tr>
<td>19</td>
<td>2.131</td>
<td>lowp_1/mul_temp_7_31_s0/CASO[29]</td>
<td>lowp_1/output_register_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>17.810</td>
</tr>
<tr>
<td>20</td>
<td>2.211</td>
<td>lowp_1/mul_temp_7_31_s0/CASO[24]</td>
<td>lowp_1/output_register_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>17.730</td>
</tr>
<tr>
<td>21</td>
<td>2.213</td>
<td>lowp_1/mul_temp_7_31_s0/CASO[29]</td>
<td>lowp_1/output_register_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>17.728</td>
</tr>
<tr>
<td>22</td>
<td>2.231</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_2_s4/I1</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0/D</td>
<td>dacfifo_write_d_2:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-2.130</td>
<td>4.813</td>
</tr>
<tr>
<td>23</td>
<td>2.231</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_2_s4/I1</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_7_s0/D</td>
<td>dacfifo_write_d_2:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-2.130</td>
<td>4.813</td>
</tr>
<tr>
<td>24</td>
<td>2.291</td>
<td>lowp_1/mul_temp_7_31_s0/CASO[47]</td>
<td>lowp_1/output_register_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>17.650</td>
</tr>
<tr>
<td>25</td>
<td>1.216</td>
<td>i2s_tx/daclrc_pose_s0/Q</td>
<td>i2s_tx/dacdat_s1/D</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[F]</td>
<td>5.000</td>
<td>-0.009</td>
<td>3.786</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.773</td>
<td>i2s_tx/daclrc_r0_s0/D</td>
<td>i2s_tx/daclrc_r0_s0/D</td>
<td>I2S_DACLRC:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>-0.725</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.719</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.706</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.711</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.046</td>
<td>0.395</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.176</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_69_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_69_s0/D</td>
<td>dacfifo_write_d_2:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.298</td>
<td>1.170</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.173</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>dacfifo_write_d_2:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.285</td>
<td>1.160</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.173</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
<td>dacfifo_write_d_2:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.290</td>
<td>1.165</td>
</tr>
<tr>
<td>7</td>
<td>0.005</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
<td>dacfifo_write_d_2:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.275</td>
<td>1.328</td>
</tr>
<tr>
<td>8</td>
<td>0.090</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_1_s4/I2</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_1_s0/D</td>
<td>dacfifo_write_d_2:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.289</td>
<td>1.427</td>
</tr>
<tr>
<td>9</td>
<td>0.105</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/ram_wren_Z_s0/I1</td>
<td>i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CEA</td>
<td>dacfifo_write_d_2:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.280</td>
<td>1.405</td>
</tr>
<tr>
<td>10</td>
<td>0.199</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
<td>I2S_BCLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.685</td>
<td>0.932</td>
</tr>
<tr>
<td>11</td>
<td>0.199</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
<td>I2S_BCLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.685</td>
<td>0.932</td>
</tr>
<tr>
<td>12</td>
<td>0.201</td>
<td>i2s_rx/adcfifo_writedata_31_s0/Q</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/DI[15]</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.237</td>
</tr>
<tr>
<td>13</td>
<td>0.205</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_60_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_15_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>14</td>
<td>0.205</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_55_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>15</td>
<td>0.205</td>
<td>i2s_rx/adcfifo_writedata_22_s0/Q</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/DI[6]</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>16</td>
<td>0.205</td>
<td>i2s_rx/adcfifo_writedata_16_s0/Q</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/DI[0]</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>17</td>
<td>0.216</td>
<td>i2s_rx/adcfifo_writedata_19_s0/Q</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/DI[3]</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.243</td>
</tr>
<tr>
<td>18</td>
<td>0.218</td>
<td>WM8960_Init/I2C_Init_Dev/cnt_0_s1/Q</td>
<td>WM8960_Init/I2C_Init_Dev/wm8960_init_table/lut_0_s/AD[4]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.248</td>
</tr>
<tr>
<td>19</td>
<td>0.219</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/rbin_num_10_s0/Q</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s/ADB[12]</td>
<td>dacfifo_write_d_2:[R]</td>
<td>dacfifo_write_d_2:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.249</td>
</tr>
<tr>
<td>20</td>
<td>0.219</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.wbin_11_s0/Q</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s/ADA[13]</td>
<td>dacfifo_write_d_2:[R]</td>
<td>dacfifo_write_d_2:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.247</td>
</tr>
<tr>
<td>21</td>
<td>0.251</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_61_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_15_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.283</td>
</tr>
<tr>
<td>22</td>
<td>0.257</td>
<td>i2s_rx/adcfifo_writedata_12_s0/Q</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/DI[12]</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.285</td>
</tr>
<tr>
<td>23</td>
<td>0.267</td>
<td>i2s_rx/adcfifo_writedata_4_s0/Q</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/DI[4]</td>
<td>I2S_BCLK:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.287</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.wq1_rptr_1_s0/Q</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.wq2_rptr_1_s0/D</td>
<td>dacfifo_write_d_2:[R]</td>
<td>dacfifo_write_d_2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.800</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.066</td>
<td>2.856</td>
</tr>
<tr>
<td>2</td>
<td>6.800</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.066</td>
<td>2.856</td>
</tr>
<tr>
<td>3</td>
<td>6.800</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.066</td>
<td>2.856</td>
</tr>
<tr>
<td>4</td>
<td>6.872</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>2.792</td>
</tr>
<tr>
<td>5</td>
<td>6.872</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.058</td>
<td>2.792</td>
</tr>
<tr>
<td>6</td>
<td>7.121</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.053</td>
<td>2.548</td>
</tr>
<tr>
<td>7</td>
<td>7.121</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.053</td>
<td>2.548</td>
</tr>
<tr>
<td>8</td>
<td>7.129</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.045</td>
<td>2.548</td>
</tr>
<tr>
<td>9</td>
<td>7.129</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.045</td>
<td>2.548</td>
</tr>
<tr>
<td>10</td>
<td>7.742</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.018</td>
<td>1.962</td>
</tr>
<tr>
<td>11</td>
<td>7.742</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.018</td>
<td>1.962</td>
</tr>
<tr>
<td>12</td>
<td>7.742</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.018</td>
<td>1.962</td>
</tr>
<tr>
<td>13</td>
<td>7.908</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>1.788</td>
</tr>
<tr>
<td>14</td>
<td>7.908</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>1.788</td>
</tr>
<tr>
<td>15</td>
<td>7.908</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>1.788</td>
</tr>
<tr>
<td>16</td>
<td>7.908</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>1.788</td>
</tr>
<tr>
<td>17</td>
<td>7.908</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>1.788</td>
</tr>
<tr>
<td>18</td>
<td>7.925</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.028</td>
<td>1.769</td>
</tr>
<tr>
<td>19</td>
<td>7.925</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.028</td>
<td>1.769</td>
</tr>
<tr>
<td>20</td>
<td>7.925</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.028</td>
<td>1.769</td>
</tr>
<tr>
<td>21</td>
<td>8.016</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.022</td>
<td>1.684</td>
</tr>
<tr>
<td>22</td>
<td>8.016</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.022</td>
<td>1.684</td>
</tr>
<tr>
<td>23</td>
<td>8.083</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.024</td>
<td>1.615</td>
</tr>
<tr>
<td>24</td>
<td>8.083</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.024</td>
<td>1.615</td>
</tr>
<tr>
<td>25</td>
<td>8.083</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.024</td>
<td>1.615</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.679</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.039</td>
<td>0.342</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.341</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.035</td>
<td>0.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.341</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.035</td>
<td>0.676</td>
</tr>
<tr>
<td>4</td>
<td>10.406</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.011</td>
<td>0.342</td>
</tr>
<tr>
<td>5</td>
<td>10.410</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.015</td>
<td>0.342</td>
</tr>
<tr>
<td>6</td>
<td>10.410</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.015</td>
<td>0.342</td>
</tr>
<tr>
<td>7</td>
<td>10.410</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.015</td>
<td>0.342</td>
</tr>
<tr>
<td>8</td>
<td>10.410</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.015</td>
<td>0.342</td>
</tr>
<tr>
<td>9</td>
<td>10.578</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.030</td>
<td>0.495</td>
</tr>
<tr>
<td>10</td>
<td>10.578</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.030</td>
<td>0.495</td>
</tr>
<tr>
<td>11</td>
<td>10.626</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.003</td>
<td>0.570</td>
</tr>
<tr>
<td>12</td>
<td>10.626</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.003</td>
<td>0.570</td>
</tr>
<tr>
<td>13</td>
<td>10.626</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.003</td>
<td>0.570</td>
</tr>
<tr>
<td>14</td>
<td>10.626</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.003</td>
<td>0.570</td>
</tr>
<tr>
<td>15</td>
<td>10.626</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.003</td>
<td>0.570</td>
</tr>
<tr>
<td>16</td>
<td>10.626</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.003</td>
<td>0.570</td>
</tr>
<tr>
<td>17</td>
<td>10.626</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.003</td>
<td>0.570</td>
</tr>
<tr>
<td>18</td>
<td>10.630</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.007</td>
<td>0.570</td>
</tr>
<tr>
<td>19</td>
<td>10.630</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.007</td>
<td>0.570</td>
</tr>
<tr>
<td>20</td>
<td>10.630</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.007</td>
<td>0.570</td>
</tr>
<tr>
<td>21</td>
<td>10.630</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.007</td>
<td>0.570</td>
</tr>
<tr>
<td>22</td>
<td>10.740</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.011</td>
<td>0.676</td>
</tr>
<tr>
<td>23</td>
<td>10.740</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.011</td>
<td>0.676</td>
</tr>
<tr>
<td>24</td>
<td>10.836</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.007</td>
<td>0.776</td>
</tr>
<tr>
<td>25</td>
<td>10.836</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.007</td>
<td>0.776</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.181</td>
<td>4.043</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dacfifo_write_d_2</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>3.181</td>
<td>4.043</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dacfifo_write_d_2</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>3.185</td>
<td>4.047</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dacfifo_write_d_2</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>3.185</td>
<td>4.047</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dacfifo_write_d_2</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>3.185</td>
<td>4.047</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dacfifo_write_d_2</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>3.185</td>
<td>4.047</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dacfifo_write_d_2</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>3.188</td>
<td>4.050</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dacfifo_write_d_2</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td>8</td>
<td>3.188</td>
<td>4.050</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dacfifo_write_d_2</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td>9</td>
<td>3.188</td>
<td>4.050</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dacfifo_write_d_2</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>3.188</td>
<td>4.050</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>dacfifo_write_d_2</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[4]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[4]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>23.923</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>23.963</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>23.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>24.003</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>24.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][A]</td>
<td>lowp_0/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>24.043</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>24.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][B]</td>
<td>lowp_0/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>24.083</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>24.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][A]</td>
<td>lowp_0/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>24.123</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_7_s/COUT</td>
</tr>
<tr>
<td>24.123</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][B]</td>
<td>lowp_0/output_typeconvert_8_s/CIN</td>
</tr>
<tr>
<td>24.163</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_8_s/COUT</td>
</tr>
<tr>
<td>24.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[0][A]</td>
<td>lowp_0/output_typeconvert_9_s/CIN</td>
</tr>
<tr>
<td>24.203</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_9_s/COUT</td>
</tr>
<tr>
<td>24.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[0][B]</td>
<td>lowp_0/output_typeconvert_10_s/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_10_s/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[1][A]</td>
<td>lowp_0/output_typeconvert_11_s/CIN</td>
</tr>
<tr>
<td>24.283</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_11_s/COUT</td>
</tr>
<tr>
<td>24.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[1][B]</td>
<td>lowp_0/output_typeconvert_12_s/CIN</td>
</tr>
<tr>
<td>24.323</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_12_s/COUT</td>
</tr>
<tr>
<td>24.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[2][A]</td>
<td>lowp_0/output_typeconvert_13_s/CIN</td>
</tr>
<tr>
<td>24.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_13_s/COUT</td>
</tr>
<tr>
<td>24.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[2][B]</td>
<td>lowp_0/output_typeconvert_14_s/CIN</td>
</tr>
<tr>
<td>24.600</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_14_s/SUM</td>
</tr>
<tr>
<td>24.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][B]</td>
<td style=" font-weight:bold;">lowp_0/output_register_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][B]</td>
<td>lowp_0/output_register_14_s0/CLK</td>
</tr>
<tr>
<td>22.081</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C60[2][B]</td>
<td>lowp_0/output_register_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.341, 14.869%; route: 15.596, 69.418%; tC2Q: 3.530, 15.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[3]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[3]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>23.923</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>23.963</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>23.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>24.003</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>24.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][A]</td>
<td>lowp_0/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>24.043</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>24.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][B]</td>
<td>lowp_0/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>24.083</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>24.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][A]</td>
<td>lowp_0/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>24.123</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_7_s/COUT</td>
</tr>
<tr>
<td>24.123</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][B]</td>
<td>lowp_0/output_typeconvert_8_s/CIN</td>
</tr>
<tr>
<td>24.163</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_8_s/COUT</td>
</tr>
<tr>
<td>24.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[0][A]</td>
<td>lowp_0/output_typeconvert_9_s/CIN</td>
</tr>
<tr>
<td>24.203</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_9_s/COUT</td>
</tr>
<tr>
<td>24.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[0][B]</td>
<td>lowp_0/output_typeconvert_10_s/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_10_s/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[1][A]</td>
<td>lowp_0/output_typeconvert_11_s/CIN</td>
</tr>
<tr>
<td>24.283</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_11_s/COUT</td>
</tr>
<tr>
<td>24.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[1][B]</td>
<td>lowp_0/output_typeconvert_12_s/CIN</td>
</tr>
<tr>
<td>24.323</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_12_s/COUT</td>
</tr>
<tr>
<td>24.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[2][A]</td>
<td>lowp_0/output_typeconvert_13_s/CIN</td>
</tr>
<tr>
<td>24.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_13_s/COUT</td>
</tr>
<tr>
<td>24.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[2][B]</td>
<td>lowp_0/output_typeconvert_14_s/CIN</td>
</tr>
<tr>
<td>24.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_14_s/COUT</td>
</tr>
<tr>
<td>24.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C61[0][A]</td>
<td>lowp_0/output_typeconvert_15_s/CIN</td>
</tr>
<tr>
<td>24.598</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C61[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_15_s/SUM</td>
</tr>
<tr>
<td>24.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[0][A]</td>
<td style=" font-weight:bold;">lowp_0/output_register_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.139</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C61[0][A]</td>
<td>lowp_0/output_register_15_s0/CLK</td>
</tr>
<tr>
<td>22.088</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C61[0][A]</td>
<td>lowp_0/output_register_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.339, 14.862%; route: 15.596, 69.424%; tC2Q: 3.530, 15.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.435%; route: 1.552, 72.565%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[6]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[6]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>23.923</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>23.963</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>23.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>24.003</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>24.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][A]</td>
<td>lowp_0/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>24.043</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>24.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][B]</td>
<td>lowp_0/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>24.083</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>24.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][A]</td>
<td>lowp_0/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>24.123</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_7_s/COUT</td>
</tr>
<tr>
<td>24.123</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][B]</td>
<td>lowp_0/output_typeconvert_8_s/CIN</td>
</tr>
<tr>
<td>24.163</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_8_s/COUT</td>
</tr>
<tr>
<td>24.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[0][A]</td>
<td>lowp_0/output_typeconvert_9_s/CIN</td>
</tr>
<tr>
<td>24.203</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_9_s/COUT</td>
</tr>
<tr>
<td>24.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[0][B]</td>
<td>lowp_0/output_typeconvert_10_s/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_10_s/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[1][A]</td>
<td>lowp_0/output_typeconvert_11_s/CIN</td>
</tr>
<tr>
<td>24.283</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_11_s/COUT</td>
</tr>
<tr>
<td>24.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[1][B]</td>
<td>lowp_0/output_typeconvert_12_s/CIN</td>
</tr>
<tr>
<td>24.520</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_12_s/SUM</td>
</tr>
<tr>
<td>24.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[1][B]</td>
<td style=" font-weight:bold;">lowp_0/output_register_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[1][B]</td>
<td>lowp_0/output_register_12_s0/CLK</td>
</tr>
<tr>
<td>22.081</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C60[1][B]</td>
<td>lowp_0/output_register_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.261, 14.565%; route: 15.596, 69.666%; tC2Q: 3.530, 15.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[5]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[5]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>23.923</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>23.963</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>23.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>24.003</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>24.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][A]</td>
<td>lowp_0/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>24.043</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>24.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][B]</td>
<td>lowp_0/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>24.083</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>24.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][A]</td>
<td>lowp_0/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>24.123</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_7_s/COUT</td>
</tr>
<tr>
<td>24.123</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][B]</td>
<td>lowp_0/output_typeconvert_8_s/CIN</td>
</tr>
<tr>
<td>24.163</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_8_s/COUT</td>
</tr>
<tr>
<td>24.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[0][A]</td>
<td>lowp_0/output_typeconvert_9_s/CIN</td>
</tr>
<tr>
<td>24.203</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_9_s/COUT</td>
</tr>
<tr>
<td>24.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[0][B]</td>
<td>lowp_0/output_typeconvert_10_s/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_10_s/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[1][A]</td>
<td>lowp_0/output_typeconvert_11_s/CIN</td>
</tr>
<tr>
<td>24.283</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_11_s/COUT</td>
</tr>
<tr>
<td>24.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[1][B]</td>
<td>lowp_0/output_typeconvert_12_s/CIN</td>
</tr>
<tr>
<td>24.323</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_12_s/COUT</td>
</tr>
<tr>
<td>24.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[2][A]</td>
<td>lowp_0/output_typeconvert_13_s/CIN</td>
</tr>
<tr>
<td>24.518</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_13_s/SUM</td>
</tr>
<tr>
<td>24.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][A]</td>
<td style=" font-weight:bold;">lowp_0/output_register_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[2][A]</td>
<td>lowp_0/output_register_13_s0/CLK</td>
</tr>
<tr>
<td>22.081</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C60[2][A]</td>
<td>lowp_0/output_register_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 14.557%; route: 15.596, 69.672%; tC2Q: 3.530, 15.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[8]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[8]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>23.923</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>23.963</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>23.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>24.003</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>24.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][A]</td>
<td>lowp_0/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>24.043</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>24.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][B]</td>
<td>lowp_0/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>24.083</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>24.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][A]</td>
<td>lowp_0/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>24.123</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_7_s/COUT</td>
</tr>
<tr>
<td>24.123</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][B]</td>
<td>lowp_0/output_typeconvert_8_s/CIN</td>
</tr>
<tr>
<td>24.163</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_8_s/COUT</td>
</tr>
<tr>
<td>24.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[0][A]</td>
<td>lowp_0/output_typeconvert_9_s/CIN</td>
</tr>
<tr>
<td>24.203</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_9_s/COUT</td>
</tr>
<tr>
<td>24.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[0][B]</td>
<td>lowp_0/output_typeconvert_10_s/CIN</td>
</tr>
<tr>
<td>24.440</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_10_s/SUM</td>
</tr>
<tr>
<td>24.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][B]</td>
<td style=" font-weight:bold;">lowp_0/output_register_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][B]</td>
<td>lowp_0/output_register_10_s0/CLK</td>
</tr>
<tr>
<td>22.081</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C60[0][B]</td>
<td>lowp_0/output_register_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.181, 14.258%; route: 15.596, 69.916%; tC2Q: 3.530, 15.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[7]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[7]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>23.923</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>23.963</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>23.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>24.003</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>24.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][A]</td>
<td>lowp_0/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>24.043</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>24.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][B]</td>
<td>lowp_0/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>24.083</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>24.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][A]</td>
<td>lowp_0/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>24.123</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_7_s/COUT</td>
</tr>
<tr>
<td>24.123</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][B]</td>
<td>lowp_0/output_typeconvert_8_s/CIN</td>
</tr>
<tr>
<td>24.163</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_8_s/COUT</td>
</tr>
<tr>
<td>24.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[0][A]</td>
<td>lowp_0/output_typeconvert_9_s/CIN</td>
</tr>
<tr>
<td>24.203</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_9_s/COUT</td>
</tr>
<tr>
<td>24.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[0][B]</td>
<td>lowp_0/output_typeconvert_10_s/CIN</td>
</tr>
<tr>
<td>24.243</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_10_s/COUT</td>
</tr>
<tr>
<td>24.243</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[1][A]</td>
<td>lowp_0/output_typeconvert_11_s/CIN</td>
</tr>
<tr>
<td>24.438</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_11_s/SUM</td>
</tr>
<tr>
<td>24.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[1][A]</td>
<td style=" font-weight:bold;">lowp_0/output_register_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[1][A]</td>
<td>lowp_0/output_register_11_s0/CLK</td>
</tr>
<tr>
<td>22.081</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C60[1][A]</td>
<td>lowp_0/output_register_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.179, 14.251%; route: 15.596, 69.922%; tC2Q: 3.530, 15.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[10]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[10]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>23.923</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>23.963</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>23.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>24.003</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>24.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][A]</td>
<td>lowp_0/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>24.043</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>24.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][B]</td>
<td>lowp_0/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>24.083</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>24.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][A]</td>
<td>lowp_0/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>24.123</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_7_s/COUT</td>
</tr>
<tr>
<td>24.123</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][B]</td>
<td>lowp_0/output_typeconvert_8_s/CIN</td>
</tr>
<tr>
<td>24.360</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_8_s/SUM</td>
</tr>
<tr>
<td>24.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][B]</td>
<td style=" font-weight:bold;">lowp_0/output_register_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.124</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][B]</td>
<td>lowp_0/output_register_8_s0/CLK</td>
</tr>
<tr>
<td>22.073</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C59[2][B]</td>
<td>lowp_0/output_register_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.101, 13.950%; route: 15.596, 70.168%; tC2Q: 3.530, 15.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.628%; route: 1.538, 72.372%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[9]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[9]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>23.923</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>23.963</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>23.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>24.003</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>24.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][A]</td>
<td>lowp_0/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>24.043</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>24.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][B]</td>
<td>lowp_0/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>24.083</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>24.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][A]</td>
<td>lowp_0/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>24.123</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_7_s/COUT</td>
</tr>
<tr>
<td>24.123</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][B]</td>
<td>lowp_0/output_typeconvert_8_s/CIN</td>
</tr>
<tr>
<td>24.163</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_8_s/COUT</td>
</tr>
<tr>
<td>24.163</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C60[0][A]</td>
<td>lowp_0/output_typeconvert_9_s/CIN</td>
</tr>
<tr>
<td>24.358</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_9_s/SUM</td>
</tr>
<tr>
<td>24.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td style=" font-weight:bold;">lowp_0/output_register_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>lowp_0/output_register_9_s0/CLK</td>
</tr>
<tr>
<td>22.081</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C60[0][A]</td>
<td>lowp_0/output_register_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.099, 13.942%; route: 15.596, 70.174%; tC2Q: 3.530, 15.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[12]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[12]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>23.923</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>23.963</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>23.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>24.003</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>24.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][A]</td>
<td>lowp_0/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>24.043</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>24.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][B]</td>
<td>lowp_0/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>24.280</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_6_s/SUM</td>
</tr>
<tr>
<td>24.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][B]</td>
<td style=" font-weight:bold;">lowp_0/output_register_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.124</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][B]</td>
<td>lowp_0/output_register_6_s0/CLK</td>
</tr>
<tr>
<td>22.073</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C59[1][B]</td>
<td>lowp_0/output_register_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.021, 13.639%; route: 15.596, 70.421%; tC2Q: 3.530, 15.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.628%; route: 1.538, 72.372%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[11]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[11]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>23.923</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>23.963</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>23.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>24.003</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>24.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][A]</td>
<td>lowp_0/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>24.043</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>24.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][B]</td>
<td>lowp_0/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>24.083</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>24.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[2][A]</td>
<td>lowp_0/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>24.278</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_7_s/SUM</td>
</tr>
<tr>
<td>24.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][A]</td>
<td style=" font-weight:bold;">lowp_0/output_register_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.124</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[2][A]</td>
<td>lowp_0/output_register_7_s0/CLK</td>
</tr>
<tr>
<td>22.073</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C59[2][A]</td>
<td>lowp_0/output_register_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.019, 13.631%; route: 15.596, 70.427%; tC2Q: 3.530, 15.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.628%; route: 1.538, 72.372%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[14]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[14]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>23.923</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>23.963</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>23.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>24.200</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_4_s/SUM</td>
</tr>
<tr>
<td>24.200</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" font-weight:bold;">lowp_0/output_register_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.124</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_register_4_s0/CLK</td>
</tr>
<tr>
<td>22.073</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_register_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.941, 13.326%; route: 15.596, 70.676%; tC2Q: 3.530, 15.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.628%; route: 1.538, 72.372%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[13]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[13]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>23.923</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>23.963</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>23.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][B]</td>
<td>lowp_0/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>24.003</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>24.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[1][A]</td>
<td>lowp_0/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>24.198</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_5_s/SUM</td>
</tr>
<tr>
<td>24.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][A]</td>
<td style=" font-weight:bold;">lowp_0/output_register_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.124</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[1][A]</td>
<td>lowp_0/output_register_5_s0/CLK</td>
</tr>
<tr>
<td>22.073</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C59[1][A]</td>
<td>lowp_0/output_register_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.939, 13.318%; route: 15.596, 70.683%; tC2Q: 3.530, 15.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.628%; route: 1.538, 72.372%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[15]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[15]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>23.923</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>24.118</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_3_s/SUM</td>
</tr>
<tr>
<td>24.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" font-weight:bold;">lowp_0/output_register_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.124</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_register_3_s0/CLK</td>
</tr>
<tr>
<td>22.073</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C59[0][A]</td>
<td>lowp_0/output_register_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.859, 13.003%; route: 15.596, 70.940%; tC2Q: 3.530, 16.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.628%; route: 1.538, 72.372%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[16]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[16]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>23.883</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>23.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>24.120</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_2_s/SUM</td>
</tr>
<tr>
<td>24.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td style=" font-weight:bold;">lowp_0/output_register_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_register_2_s0/CLK</td>
</tr>
<tr>
<td>22.081</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C58[2][B]</td>
<td>lowp_0/output_register_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.861, 13.011%; route: 15.596, 70.934%; tC2Q: 3.530, 16.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[18]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[18]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>24.040</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/SUM</td>
</tr>
<tr>
<td>24.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" font-weight:bold;">lowp_0/output_register_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_register_0_s0/CLK</td>
</tr>
<tr>
<td>22.081</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_register_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.781, 12.693%; route: 15.596, 71.193%; tC2Q: 3.530, 16.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_0/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_0/output_register_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[26]</td>
<td>lowp_0/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.664</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[26]</td>
<td style=" font-weight:bold;">lowp_0/mul_temp_7_31_s0/CASO[17]</td>
</tr>
<tr>
<td>5.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[27]</td>
<td>lowp_0/mul_temp_8_31_s0/CASI[17]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[27]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.860</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[28]</td>
<td>lowp_0/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.053</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[28]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_6_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>9.255</td>
<td>3.202</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[9]</td>
<td>lowp_0/mul_temp_5_31_s0/C[3]</td>
</tr>
<tr>
<td>9.453</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[9]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_5_31_s0/DOUT[30]</td>
</tr>
<tr>
<td>12.354</td>
<td>2.901</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[25]</td>
<td>lowp_0/mul_temp_4_31_s1/C[40]</td>
</tr>
<tr>
<td>12.552</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[25]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_4_31_s1/DOUT[4]</td>
</tr>
<tr>
<td>15.328</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[10]</td>
<td>lowp_0/mul_temp_3_31_s0/C[4]</td>
</tr>
<tr>
<td>15.526</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_3_31_s0/DOUT[14]</td>
</tr>
<tr>
<td>18.115</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[22]</td>
<td>lowp_0/mul_temp_2_31_s0/C[14]</td>
</tr>
<tr>
<td>18.314</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[22]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_2_31_s0/DOUT[19]</td>
</tr>
<tr>
<td>19.527</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[23]</td>
<td>lowp_0/mul_temp_1_31_s0/C[19]</td>
</tr>
<tr>
<td>19.725</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[23]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_1_31_s0/DOUT[20]</td>
</tr>
<tr>
<td>21.134</td>
<td>1.409</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[24]</td>
<td>lowp_0/mul_temp_31_s0/C[20]</td>
</tr>
<tr>
<td>21.332</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[24]</td>
<td style=" background: #97FFFF;">lowp_0/mul_temp_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>22.838</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[0][B]</td>
<td>lowp_0/add_1412_s30/I0</td>
</tr>
<tr>
<td>23.283</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C56[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s30/COUT</td>
</tr>
<tr>
<td>23.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C56[1][A]</td>
<td>lowp_0/add_1412_s31/CIN</td>
</tr>
<tr>
<td>23.323</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C56[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s31/COUT</td>
</tr>
<tr>
<td>23.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[1][B]</td>
<td>lowp_0/add_1412_s32/CIN</td>
</tr>
<tr>
<td>23.363</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s32/COUT</td>
</tr>
<tr>
<td>23.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][A]</td>
<td>lowp_0/add_1412_s33/CIN</td>
</tr>
<tr>
<td>23.403</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s33/COUT</td>
</tr>
<tr>
<td>23.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C56[2][B]</td>
<td>lowp_0/add_1412_s34/CIN</td>
</tr>
<tr>
<td>23.443</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C56[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s34/COUT</td>
</tr>
<tr>
<td>23.443</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][A]</td>
<td>lowp_0/add_1412_s35/CIN</td>
</tr>
<tr>
<td>23.483</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s35/COUT</td>
</tr>
<tr>
<td>23.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[0][B]</td>
<td>lowp_0/add_1412_s36/CIN</td>
</tr>
<tr>
<td>23.523</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s36/COUT</td>
</tr>
<tr>
<td>23.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][A]</td>
<td>lowp_0/add_1412_s37/CIN</td>
</tr>
<tr>
<td>23.563</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s37/COUT</td>
</tr>
<tr>
<td>23.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[1][B]</td>
<td>lowp_0/add_1412_s38/CIN</td>
</tr>
<tr>
<td>23.603</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s38/COUT</td>
</tr>
<tr>
<td>23.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][A]</td>
<td>lowp_0/add_1412_s39/CIN</td>
</tr>
<tr>
<td>23.643</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s39/COUT</td>
</tr>
<tr>
<td>23.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C57[2][B]</td>
<td>lowp_0/add_1412_s40/CIN</td>
</tr>
<tr>
<td>23.683</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C57[2][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s40/COUT</td>
</tr>
<tr>
<td>23.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][A]</td>
<td>lowp_0/add_1412_s41/CIN</td>
</tr>
<tr>
<td>23.723</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s41/COUT</td>
</tr>
<tr>
<td>23.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[0][B]</td>
<td>lowp_0/add_1412_s42/CIN</td>
</tr>
<tr>
<td>23.763</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[0][B]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s42/COUT</td>
</tr>
<tr>
<td>23.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][A]</td>
<td>lowp_0/add_1412_s28/CIN</td>
</tr>
<tr>
<td>23.803</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][A]</td>
<td style=" background: #97FFFF;">lowp_0/add_1412_s28/COUT</td>
</tr>
<tr>
<td>23.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[1][B]</td>
<td>lowp_0/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>23.843</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[1][B]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>23.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>24.038</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" background: #97FFFF;">lowp_0/output_typeconvert_1_s/SUM</td>
</tr>
<tr>
<td>24.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td style=" font-weight:bold;">lowp_0/output_register_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_register_1_s0/CLK</td>
</tr>
<tr>
<td>22.081</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C58[2][A]</td>
<td>lowp_0/output_register_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.512%; route: 1.546, 72.488%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.779, 12.685%; route: 15.596, 71.199%; tC2Q: 3.530, 16.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>17.174</td>
<td>2.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_2_s4/I1</td>
</tr>
<tr>
<td>17.591</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C57[3][A]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_2_s4/F</td>
</tr>
<tr>
<td>17.721</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[0][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_4_s4/I2</td>
</tr>
<tr>
<td>17.931</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C57[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_4_s4/F</td>
</tr>
<tr>
<td>18.061</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[1][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_7_s4/I3</td>
</tr>
<tr>
<td>18.482</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C57[1][B]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_7_s4/F</td>
</tr>
<tr>
<td>19.070</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C59[2][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_7_s3/I1</td>
</tr>
<tr>
<td>19.491</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C59[2][A]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_7_s3/F</td>
</tr>
<tr>
<td>19.771</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C58[0][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/n295_s0/I1</td>
</tr>
<tr>
<td>20.221</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C58[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/n295_s0/COUT</td>
</tr>
<tr>
<td>20.714</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C59[0][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/n297_s0/I0</td>
</tr>
<tr>
<td>20.924</td>
<td>0.210</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C59[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/n297_s0/F</td>
</tr>
<tr>
<td>20.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C59[0][B]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/full_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C59[0][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/full_s0/CLK</td>
</tr>
<tr>
<td>22.095</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/full_s0</td>
</tr>
<tr>
<td>22.044</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C59[0][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.129, 35.937%; route: 1.621, 27.362%; tC2Q: 2.174, 36.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_1/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_1/output_register_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.141</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[19]</td>
<td>lowp_1/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.671</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[19]</td>
<td style=" font-weight:bold;">lowp_1/mul_temp_7_31_s0/CASO[22]</td>
</tr>
<tr>
<td>5.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[20]</td>
<td>lowp_1/mul_temp_8_31_s0/CASI[22]</td>
</tr>
<tr>
<td>5.868</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[20]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[21]</td>
<td>lowp_1/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.060</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[21]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_6_31_s0/DOUT[7]</td>
</tr>
<tr>
<td>8.491</td>
<td>2.431</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[11]</td>
<td>lowp_1/mul_temp_5_31_s0/C[7]</td>
</tr>
<tr>
<td>8.689</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[11]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_5_31_s0/DOUT[21]</td>
</tr>
<tr>
<td>10.705</td>
<td>2.016</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[18]</td>
<td>lowp_1/mul_temp_4_31_s1/C[21]</td>
</tr>
<tr>
<td>10.904</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[18]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_4_31_s1/DOUT[30]</td>
</tr>
<tr>
<td>12.245</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[17]</td>
<td>lowp_1/mul_temp_3_31_s0/C[34]</td>
</tr>
<tr>
<td>12.443</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[17]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_3_31_s0/DOUT[0]</td>
</tr>
<tr>
<td>13.615</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[16]</td>
<td>lowp_1/mul_temp_2_31_s0/C[0]</td>
</tr>
<tr>
<td>13.813</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_2_31_s0/DOUT[10]</td>
</tr>
<tr>
<td>15.492</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[13]</td>
<td>lowp_1/mul_temp_1_31_s0/C[10]</td>
</tr>
<tr>
<td>15.690</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_1_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>16.881</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[12]</td>
<td>lowp_1/mul_temp_31_s0/C[1]</td>
</tr>
<tr>
<td>17.080</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>18.269</td>
<td>1.189</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C42[1][B]</td>
<td>lowp_1/add_1412_s32/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s32/COUT</td>
</tr>
<tr>
<td>18.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][A]</td>
<td>lowp_1/add_1412_s33/CIN</td>
</tr>
<tr>
<td>18.754</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s33/COUT</td>
</tr>
<tr>
<td>18.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C42[2][B]</td>
<td>lowp_1/add_1412_s34/CIN</td>
</tr>
<tr>
<td>18.794</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s34/COUT</td>
</tr>
<tr>
<td>18.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[0][A]</td>
<td>lowp_1/add_1412_s35/CIN</td>
</tr>
<tr>
<td>18.834</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s35/COUT</td>
</tr>
<tr>
<td>18.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[0][B]</td>
<td>lowp_1/add_1412_s36/CIN</td>
</tr>
<tr>
<td>18.874</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s36/COUT</td>
</tr>
<tr>
<td>18.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[1][A]</td>
<td>lowp_1/add_1412_s37/CIN</td>
</tr>
<tr>
<td>18.914</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s37/COUT</td>
</tr>
<tr>
<td>18.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[1][B]</td>
<td>lowp_1/add_1412_s38/CIN</td>
</tr>
<tr>
<td>18.954</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s38/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[2][A]</td>
<td>lowp_1/add_1412_s39/CIN</td>
</tr>
<tr>
<td>18.994</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s39/COUT</td>
</tr>
<tr>
<td>18.994</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[2][B]</td>
<td>lowp_1/add_1412_s40/CIN</td>
</tr>
<tr>
<td>19.034</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s40/COUT</td>
</tr>
<tr>
<td>19.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][A]</td>
<td>lowp_1/add_1412_s41/CIN</td>
</tr>
<tr>
<td>19.074</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s41/COUT</td>
</tr>
<tr>
<td>19.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][B]</td>
<td>lowp_1/add_1412_s42/CIN</td>
</tr>
<tr>
<td>19.114</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s42/COUT</td>
</tr>
<tr>
<td>19.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][A]</td>
<td>lowp_1/add_1412_s28/CIN</td>
</tr>
<tr>
<td>19.154</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s28/COUT</td>
</tr>
<tr>
<td>19.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][B]</td>
<td>lowp_1/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>19.194</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>19.194</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][A]</td>
<td>lowp_1/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>19.234</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>19.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][B]</td>
<td>lowp_1/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>19.274</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>19.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>lowp_1/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>19.314</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>19.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>lowp_1/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>19.354</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>19.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>lowp_1/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>19.394</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>19.394</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>lowp_1/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>19.434</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>19.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>lowp_1/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>19.474</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_7_s/COUT</td>
</tr>
<tr>
<td>19.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>lowp_1/output_typeconvert_8_s/CIN</td>
</tr>
<tr>
<td>19.514</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_8_s/COUT</td>
</tr>
<tr>
<td>19.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>lowp_1/output_typeconvert_9_s/CIN</td>
</tr>
<tr>
<td>19.554</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_9_s/COUT</td>
</tr>
<tr>
<td>19.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>lowp_1/output_typeconvert_10_s/CIN</td>
</tr>
<tr>
<td>19.594</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_10_s/COUT</td>
</tr>
<tr>
<td>19.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>lowp_1/output_typeconvert_11_s/CIN</td>
</tr>
<tr>
<td>19.634</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_11_s/COUT</td>
</tr>
<tr>
<td>19.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>lowp_1/output_typeconvert_12_s/CIN</td>
</tr>
<tr>
<td>19.674</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_12_s/COUT</td>
</tr>
<tr>
<td>19.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>lowp_1/output_typeconvert_13_s/CIN</td>
</tr>
<tr>
<td>19.714</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_13_s/COUT</td>
</tr>
<tr>
<td>19.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>lowp_1/output_typeconvert_14_s/CIN</td>
</tr>
<tr>
<td>19.754</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_14_s/COUT</td>
</tr>
<tr>
<td>19.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C47[0][A]</td>
<td>lowp_1/output_typeconvert_15_s/CIN</td>
</tr>
<tr>
<td>19.949</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_15_s/SUM</td>
</tr>
<tr>
<td>19.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td style=" font-weight:bold;">lowp_1/output_register_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.110</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>lowp_1/output_register_15_s0/CLK</td>
</tr>
<tr>
<td>22.059</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[0][A]</td>
<td>lowp_1/output_register_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.415%; route: 1.554, 72.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 18.299%; route: 11.019, 61.877%; tC2Q: 3.530, 19.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.812%; route: 1.523, 72.188%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_1/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_1/output_register_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.141</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[19]</td>
<td>lowp_1/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.671</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[19]</td>
<td style=" font-weight:bold;">lowp_1/mul_temp_7_31_s0/CASO[29]</td>
</tr>
<tr>
<td>5.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[20]</td>
<td>lowp_1/mul_temp_8_31_s0/CASI[29]</td>
</tr>
<tr>
<td>5.868</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[20]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[21]</td>
<td>lowp_1/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.060</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[21]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_6_31_s0/DOUT[7]</td>
</tr>
<tr>
<td>8.491</td>
<td>2.431</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[11]</td>
<td>lowp_1/mul_temp_5_31_s0/C[7]</td>
</tr>
<tr>
<td>8.689</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[11]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_5_31_s0/DOUT[21]</td>
</tr>
<tr>
<td>10.705</td>
<td>2.016</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[18]</td>
<td>lowp_1/mul_temp_4_31_s1/C[21]</td>
</tr>
<tr>
<td>10.904</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[18]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_4_31_s1/DOUT[30]</td>
</tr>
<tr>
<td>12.245</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[17]</td>
<td>lowp_1/mul_temp_3_31_s0/C[34]</td>
</tr>
<tr>
<td>12.443</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[17]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_3_31_s0/DOUT[0]</td>
</tr>
<tr>
<td>13.615</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[16]</td>
<td>lowp_1/mul_temp_2_31_s0/C[0]</td>
</tr>
<tr>
<td>13.813</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_2_31_s0/DOUT[10]</td>
</tr>
<tr>
<td>15.492</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[13]</td>
<td>lowp_1/mul_temp_1_31_s0/C[10]</td>
</tr>
<tr>
<td>15.690</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_1_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>16.881</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[12]</td>
<td>lowp_1/mul_temp_31_s0/C[1]</td>
</tr>
<tr>
<td>17.080</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>18.269</td>
<td>1.189</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C42[1][B]</td>
<td>lowp_1/add_1412_s32/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s32/COUT</td>
</tr>
<tr>
<td>18.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][A]</td>
<td>lowp_1/add_1412_s33/CIN</td>
</tr>
<tr>
<td>18.754</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s33/COUT</td>
</tr>
<tr>
<td>18.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C42[2][B]</td>
<td>lowp_1/add_1412_s34/CIN</td>
</tr>
<tr>
<td>18.794</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s34/COUT</td>
</tr>
<tr>
<td>18.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[0][A]</td>
<td>lowp_1/add_1412_s35/CIN</td>
</tr>
<tr>
<td>18.834</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s35/COUT</td>
</tr>
<tr>
<td>18.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[0][B]</td>
<td>lowp_1/add_1412_s36/CIN</td>
</tr>
<tr>
<td>18.874</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s36/COUT</td>
</tr>
<tr>
<td>18.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[1][A]</td>
<td>lowp_1/add_1412_s37/CIN</td>
</tr>
<tr>
<td>18.914</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s37/COUT</td>
</tr>
<tr>
<td>18.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[1][B]</td>
<td>lowp_1/add_1412_s38/CIN</td>
</tr>
<tr>
<td>18.954</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s38/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[2][A]</td>
<td>lowp_1/add_1412_s39/CIN</td>
</tr>
<tr>
<td>18.994</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s39/COUT</td>
</tr>
<tr>
<td>18.994</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[2][B]</td>
<td>lowp_1/add_1412_s40/CIN</td>
</tr>
<tr>
<td>19.034</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s40/COUT</td>
</tr>
<tr>
<td>19.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][A]</td>
<td>lowp_1/add_1412_s41/CIN</td>
</tr>
<tr>
<td>19.074</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s41/COUT</td>
</tr>
<tr>
<td>19.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][B]</td>
<td>lowp_1/add_1412_s42/CIN</td>
</tr>
<tr>
<td>19.114</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s42/COUT</td>
</tr>
<tr>
<td>19.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][A]</td>
<td>lowp_1/add_1412_s28/CIN</td>
</tr>
<tr>
<td>19.154</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s28/COUT</td>
</tr>
<tr>
<td>19.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][B]</td>
<td>lowp_1/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>19.194</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>19.194</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][A]</td>
<td>lowp_1/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>19.234</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>19.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][B]</td>
<td>lowp_1/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>19.274</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>19.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>lowp_1/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>19.314</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>19.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>lowp_1/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>19.354</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>19.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>lowp_1/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>19.394</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>19.394</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>lowp_1/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>19.434</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>19.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>lowp_1/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>19.474</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_7_s/COUT</td>
</tr>
<tr>
<td>19.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>lowp_1/output_typeconvert_8_s/CIN</td>
</tr>
<tr>
<td>19.514</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_8_s/COUT</td>
</tr>
<tr>
<td>19.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>lowp_1/output_typeconvert_9_s/CIN</td>
</tr>
<tr>
<td>19.554</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_9_s/COUT</td>
</tr>
<tr>
<td>19.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>lowp_1/output_typeconvert_10_s/CIN</td>
</tr>
<tr>
<td>19.594</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_10_s/COUT</td>
</tr>
<tr>
<td>19.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>lowp_1/output_typeconvert_11_s/CIN</td>
</tr>
<tr>
<td>19.634</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_11_s/COUT</td>
</tr>
<tr>
<td>19.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>lowp_1/output_typeconvert_12_s/CIN</td>
</tr>
<tr>
<td>19.674</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_12_s/COUT</td>
</tr>
<tr>
<td>19.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>lowp_1/output_typeconvert_13_s/CIN</td>
</tr>
<tr>
<td>19.714</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_13_s/COUT</td>
</tr>
<tr>
<td>19.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[2][B]</td>
<td>lowp_1/output_typeconvert_14_s/CIN</td>
</tr>
<tr>
<td>19.951</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_14_s/SUM</td>
</tr>
<tr>
<td>19.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" font-weight:bold;">lowp_1/output_register_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td>lowp_1/output_register_14_s0/CLK</td>
</tr>
<tr>
<td>22.082</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C46[2][B]</td>
<td>lowp_1/output_register_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.415%; route: 1.554, 72.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.261, 18.308%; route: 11.019, 61.870%; tC2Q: 3.530, 19.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.518%; route: 1.546, 72.482%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_1/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_1/output_register_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.141</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[19]</td>
<td>lowp_1/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.671</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[19]</td>
<td style=" font-weight:bold;">lowp_1/mul_temp_7_31_s0/CASO[24]</td>
</tr>
<tr>
<td>5.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[20]</td>
<td>lowp_1/mul_temp_8_31_s0/CASI[24]</td>
</tr>
<tr>
<td>5.868</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[20]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[21]</td>
<td>lowp_1/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.060</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[21]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_6_31_s0/DOUT[7]</td>
</tr>
<tr>
<td>8.491</td>
<td>2.431</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[11]</td>
<td>lowp_1/mul_temp_5_31_s0/C[7]</td>
</tr>
<tr>
<td>8.689</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[11]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_5_31_s0/DOUT[21]</td>
</tr>
<tr>
<td>10.705</td>
<td>2.016</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[18]</td>
<td>lowp_1/mul_temp_4_31_s1/C[21]</td>
</tr>
<tr>
<td>10.904</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[18]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_4_31_s1/DOUT[30]</td>
</tr>
<tr>
<td>12.245</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[17]</td>
<td>lowp_1/mul_temp_3_31_s0/C[34]</td>
</tr>
<tr>
<td>12.443</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[17]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_3_31_s0/DOUT[0]</td>
</tr>
<tr>
<td>13.615</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[16]</td>
<td>lowp_1/mul_temp_2_31_s0/C[0]</td>
</tr>
<tr>
<td>13.813</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_2_31_s0/DOUT[10]</td>
</tr>
<tr>
<td>15.492</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[13]</td>
<td>lowp_1/mul_temp_1_31_s0/C[10]</td>
</tr>
<tr>
<td>15.690</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_1_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>16.881</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[12]</td>
<td>lowp_1/mul_temp_31_s0/C[1]</td>
</tr>
<tr>
<td>17.080</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>18.269</td>
<td>1.189</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C42[1][B]</td>
<td>lowp_1/add_1412_s32/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s32/COUT</td>
</tr>
<tr>
<td>18.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][A]</td>
<td>lowp_1/add_1412_s33/CIN</td>
</tr>
<tr>
<td>18.754</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s33/COUT</td>
</tr>
<tr>
<td>18.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C42[2][B]</td>
<td>lowp_1/add_1412_s34/CIN</td>
</tr>
<tr>
<td>18.794</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s34/COUT</td>
</tr>
<tr>
<td>18.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[0][A]</td>
<td>lowp_1/add_1412_s35/CIN</td>
</tr>
<tr>
<td>18.834</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s35/COUT</td>
</tr>
<tr>
<td>18.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[0][B]</td>
<td>lowp_1/add_1412_s36/CIN</td>
</tr>
<tr>
<td>18.874</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s36/COUT</td>
</tr>
<tr>
<td>18.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[1][A]</td>
<td>lowp_1/add_1412_s37/CIN</td>
</tr>
<tr>
<td>18.914</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s37/COUT</td>
</tr>
<tr>
<td>18.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[1][B]</td>
<td>lowp_1/add_1412_s38/CIN</td>
</tr>
<tr>
<td>18.954</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s38/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[2][A]</td>
<td>lowp_1/add_1412_s39/CIN</td>
</tr>
<tr>
<td>18.994</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s39/COUT</td>
</tr>
<tr>
<td>18.994</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[2][B]</td>
<td>lowp_1/add_1412_s40/CIN</td>
</tr>
<tr>
<td>19.034</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s40/COUT</td>
</tr>
<tr>
<td>19.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][A]</td>
<td>lowp_1/add_1412_s41/CIN</td>
</tr>
<tr>
<td>19.074</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s41/COUT</td>
</tr>
<tr>
<td>19.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][B]</td>
<td>lowp_1/add_1412_s42/CIN</td>
</tr>
<tr>
<td>19.114</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s42/COUT</td>
</tr>
<tr>
<td>19.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][A]</td>
<td>lowp_1/add_1412_s28/CIN</td>
</tr>
<tr>
<td>19.154</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s28/COUT</td>
</tr>
<tr>
<td>19.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][B]</td>
<td>lowp_1/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>19.194</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>19.194</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][A]</td>
<td>lowp_1/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>19.234</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>19.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][B]</td>
<td>lowp_1/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>19.274</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>19.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>lowp_1/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>19.314</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>19.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>lowp_1/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>19.354</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>19.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>lowp_1/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>19.394</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>19.394</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>lowp_1/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>19.434</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>19.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>lowp_1/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>19.474</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_7_s/COUT</td>
</tr>
<tr>
<td>19.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>lowp_1/output_typeconvert_8_s/CIN</td>
</tr>
<tr>
<td>19.514</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_8_s/COUT</td>
</tr>
<tr>
<td>19.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>lowp_1/output_typeconvert_9_s/CIN</td>
</tr>
<tr>
<td>19.554</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_9_s/COUT</td>
</tr>
<tr>
<td>19.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>lowp_1/output_typeconvert_10_s/CIN</td>
</tr>
<tr>
<td>19.594</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_10_s/COUT</td>
</tr>
<tr>
<td>19.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>lowp_1/output_typeconvert_11_s/CIN</td>
</tr>
<tr>
<td>19.634</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_11_s/COUT</td>
</tr>
<tr>
<td>19.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>lowp_1/output_typeconvert_12_s/CIN</td>
</tr>
<tr>
<td>19.871</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_12_s/SUM</td>
</tr>
<tr>
<td>19.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" font-weight:bold;">lowp_1/output_register_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td>lowp_1/output_register_12_s0/CLK</td>
</tr>
<tr>
<td>22.082</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C46[1][B]</td>
<td>lowp_1/output_register_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.415%; route: 1.554, 72.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.181, 17.939%; route: 11.019, 62.150%; tC2Q: 3.530, 19.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.518%; route: 1.546, 72.482%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_1/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_1/output_register_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.141</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[19]</td>
<td>lowp_1/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.671</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[19]</td>
<td style=" font-weight:bold;">lowp_1/mul_temp_7_31_s0/CASO[29]</td>
</tr>
<tr>
<td>5.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[20]</td>
<td>lowp_1/mul_temp_8_31_s0/CASI[29]</td>
</tr>
<tr>
<td>5.868</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[20]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_8_31_s0/CASO[0]</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[21]</td>
<td>lowp_1/mul_temp_6_31_s0/CASI[0]</td>
</tr>
<tr>
<td>6.060</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[21]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_6_31_s0/DOUT[7]</td>
</tr>
<tr>
<td>8.491</td>
<td>2.431</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[11]</td>
<td>lowp_1/mul_temp_5_31_s0/C[7]</td>
</tr>
<tr>
<td>8.689</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[11]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_5_31_s0/DOUT[21]</td>
</tr>
<tr>
<td>10.705</td>
<td>2.016</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[18]</td>
<td>lowp_1/mul_temp_4_31_s1/C[21]</td>
</tr>
<tr>
<td>10.904</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[18]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_4_31_s1/DOUT[30]</td>
</tr>
<tr>
<td>12.245</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[17]</td>
<td>lowp_1/mul_temp_3_31_s0/C[34]</td>
</tr>
<tr>
<td>12.443</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[17]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_3_31_s0/DOUT[0]</td>
</tr>
<tr>
<td>13.615</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[16]</td>
<td>lowp_1/mul_temp_2_31_s0/C[0]</td>
</tr>
<tr>
<td>13.813</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_2_31_s0/DOUT[10]</td>
</tr>
<tr>
<td>15.492</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[13]</td>
<td>lowp_1/mul_temp_1_31_s0/C[10]</td>
</tr>
<tr>
<td>15.690</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_1_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>16.881</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[12]</td>
<td>lowp_1/mul_temp_31_s0/C[1]</td>
</tr>
<tr>
<td>17.080</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>18.269</td>
<td>1.189</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C42[1][B]</td>
<td>lowp_1/add_1412_s32/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s32/COUT</td>
</tr>
<tr>
<td>18.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][A]</td>
<td>lowp_1/add_1412_s33/CIN</td>
</tr>
<tr>
<td>18.754</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s33/COUT</td>
</tr>
<tr>
<td>18.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C42[2][B]</td>
<td>lowp_1/add_1412_s34/CIN</td>
</tr>
<tr>
<td>18.794</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s34/COUT</td>
</tr>
<tr>
<td>18.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[0][A]</td>
<td>lowp_1/add_1412_s35/CIN</td>
</tr>
<tr>
<td>18.834</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s35/COUT</td>
</tr>
<tr>
<td>18.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[0][B]</td>
<td>lowp_1/add_1412_s36/CIN</td>
</tr>
<tr>
<td>18.874</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s36/COUT</td>
</tr>
<tr>
<td>18.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[1][A]</td>
<td>lowp_1/add_1412_s37/CIN</td>
</tr>
<tr>
<td>18.914</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s37/COUT</td>
</tr>
<tr>
<td>18.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[1][B]</td>
<td>lowp_1/add_1412_s38/CIN</td>
</tr>
<tr>
<td>18.954</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s38/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[2][A]</td>
<td>lowp_1/add_1412_s39/CIN</td>
</tr>
<tr>
<td>18.994</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s39/COUT</td>
</tr>
<tr>
<td>18.994</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[2][B]</td>
<td>lowp_1/add_1412_s40/CIN</td>
</tr>
<tr>
<td>19.034</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s40/COUT</td>
</tr>
<tr>
<td>19.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][A]</td>
<td>lowp_1/add_1412_s41/CIN</td>
</tr>
<tr>
<td>19.074</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s41/COUT</td>
</tr>
<tr>
<td>19.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][B]</td>
<td>lowp_1/add_1412_s42/CIN</td>
</tr>
<tr>
<td>19.114</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s42/COUT</td>
</tr>
<tr>
<td>19.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][A]</td>
<td>lowp_1/add_1412_s28/CIN</td>
</tr>
<tr>
<td>19.154</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s28/COUT</td>
</tr>
<tr>
<td>19.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][B]</td>
<td>lowp_1/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>19.194</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>19.194</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][A]</td>
<td>lowp_1/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>19.234</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>19.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][B]</td>
<td>lowp_1/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>19.274</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>19.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>lowp_1/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>19.314</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>19.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>lowp_1/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>19.354</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>19.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>lowp_1/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>19.394</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>19.394</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>lowp_1/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>19.434</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>19.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>lowp_1/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>19.474</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_7_s/COUT</td>
</tr>
<tr>
<td>19.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>lowp_1/output_typeconvert_8_s/CIN</td>
</tr>
<tr>
<td>19.514</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_8_s/COUT</td>
</tr>
<tr>
<td>19.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>lowp_1/output_typeconvert_9_s/CIN</td>
</tr>
<tr>
<td>19.554</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_9_s/COUT</td>
</tr>
<tr>
<td>19.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>lowp_1/output_typeconvert_10_s/CIN</td>
</tr>
<tr>
<td>19.594</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_10_s/COUT</td>
</tr>
<tr>
<td>19.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[1][A]</td>
<td>lowp_1/output_typeconvert_11_s/CIN</td>
</tr>
<tr>
<td>19.634</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_11_s/COUT</td>
</tr>
<tr>
<td>19.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[1][B]</td>
<td>lowp_1/output_typeconvert_12_s/CIN</td>
</tr>
<tr>
<td>19.674</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_12_s/COUT</td>
</tr>
<tr>
<td>19.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[2][A]</td>
<td>lowp_1/output_typeconvert_13_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_13_s/SUM</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" font-weight:bold;">lowp_1/output_register_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>lowp_1/output_register_13_s0/CLK</td>
</tr>
<tr>
<td>22.082</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>lowp_1/output_register_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.415%; route: 1.554, 72.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.179, 17.930%; route: 11.019, 62.157%; tC2Q: 3.530, 19.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.518%; route: 1.546, 72.482%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>17.174</td>
<td>2.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_2_s4/I1</td>
</tr>
<tr>
<td>17.591</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C57[3][A]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_2_s4/F</td>
</tr>
<tr>
<td>17.721</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[0][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_4_s4/I2</td>
</tr>
<tr>
<td>17.931</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C57[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_4_s4/F</td>
</tr>
<tr>
<td>18.061</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[1][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_7_s4/I3</td>
</tr>
<tr>
<td>18.482</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C57[1][B]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_7_s4/F</td>
</tr>
<tr>
<td>19.070</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C59[2][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_8_s2/I1</td>
</tr>
<tr>
<td>19.491</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C59[2][B]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_8_s2/F</td>
</tr>
<tr>
<td>19.813</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C59[1][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C59[1][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0/CLK</td>
</tr>
<tr>
<td>22.095</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0</td>
</tr>
<tr>
<td>22.044</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C59[1][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.469, 30.520%; route: 1.170, 24.308%; tC2Q: 2.174, 45.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d_2:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>17.174</td>
<td>2.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C57[3][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_2_s4/I1</td>
</tr>
<tr>
<td>17.591</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C57[3][A]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_2_s4/F</td>
</tr>
<tr>
<td>17.721</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C57[0][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_4_s4/I2</td>
</tr>
<tr>
<td>17.931</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C57[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_4_s4/F</td>
</tr>
<tr>
<td>18.061</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C57[1][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_7_s4/I3</td>
</tr>
<tr>
<td>18.482</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C57[1][B]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_7_s4/F</td>
</tr>
<tr>
<td>19.070</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C59[2][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_7_s3/I1</td>
</tr>
<tr>
<td>19.491</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C59[2][A]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_7_s3/F</td>
</tr>
<tr>
<td>19.813</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C59[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C59[0][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_7_s0/CLK</td>
</tr>
<tr>
<td>22.095</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_7_s0</td>
</tr>
<tr>
<td>22.044</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C59[0][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.469, 30.520%; route: 1.170, 24.308%; tC2Q: 2.174, 45.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>lowp_1/mul_temp_7_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lowp_1/output_register_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.141</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>48</td>
<td>DSP_R19[19]</td>
<td>lowp_1/mul_temp_7_31_s0/CLK[0]</td>
</tr>
<tr>
<td>5.671</td>
<td>3.530</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[19]</td>
<td style=" font-weight:bold;">lowp_1/mul_temp_7_31_s0/CASO[47]</td>
</tr>
<tr>
<td>5.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>48</td>
<td>DSP_R19[20]</td>
<td>lowp_1/mul_temp_8_31_s0/CASI[47]</td>
</tr>
<tr>
<td>5.868</td>
<td>0.197</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[20]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_8_31_s0/CASO[45]</td>
</tr>
<tr>
<td>5.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>31</td>
<td>DSP_R19[21]</td>
<td>lowp_1/mul_temp_6_31_s0/CASI[45]</td>
</tr>
<tr>
<td>6.060</td>
<td>0.193</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>DSP_R19[21]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_6_31_s0/DOUT[7]</td>
</tr>
<tr>
<td>8.491</td>
<td>2.431</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[11]</td>
<td>lowp_1/mul_temp_5_31_s0/C[7]</td>
</tr>
<tr>
<td>8.689</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[11]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_5_31_s0/DOUT[21]</td>
</tr>
<tr>
<td>10.705</td>
<td>2.016</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[18]</td>
<td>lowp_1/mul_temp_4_31_s1/C[21]</td>
</tr>
<tr>
<td>10.904</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[18]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_4_31_s1/DOUT[30]</td>
</tr>
<tr>
<td>12.245</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[17]</td>
<td>lowp_1/mul_temp_3_31_s0/C[34]</td>
</tr>
<tr>
<td>12.443</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[17]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_3_31_s0/DOUT[0]</td>
</tr>
<tr>
<td>13.615</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[16]</td>
<td>lowp_1/mul_temp_2_31_s0/C[0]</td>
</tr>
<tr>
<td>13.813</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_2_31_s0/DOUT[10]</td>
</tr>
<tr>
<td>15.492</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[13]</td>
<td>lowp_1/mul_temp_1_31_s0/C[10]</td>
</tr>
<tr>
<td>15.690</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_1_31_s0/DOUT[1]</td>
</tr>
<tr>
<td>16.881</td>
<td>1.191</td>
<td>tNET</td>
<td>RR</td>
<td>31</td>
<td>DSP_R19[12]</td>
<td>lowp_1/mul_temp_31_s0/C[1]</td>
</tr>
<tr>
<td>17.080</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">lowp_1/mul_temp_31_s0/DOUT[3]</td>
</tr>
<tr>
<td>18.269</td>
<td>1.189</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C42[1][B]</td>
<td>lowp_1/add_1412_s32/I0</td>
</tr>
<tr>
<td>18.714</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C42[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s32/COUT</td>
</tr>
<tr>
<td>18.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[2][A]</td>
<td>lowp_1/add_1412_s33/CIN</td>
</tr>
<tr>
<td>18.754</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C42[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s33/COUT</td>
</tr>
<tr>
<td>18.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C42[2][B]</td>
<td>lowp_1/add_1412_s34/CIN</td>
</tr>
<tr>
<td>18.794</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C42[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s34/COUT</td>
</tr>
<tr>
<td>18.794</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[0][A]</td>
<td>lowp_1/add_1412_s35/CIN</td>
</tr>
<tr>
<td>18.834</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s35/COUT</td>
</tr>
<tr>
<td>18.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[0][B]</td>
<td>lowp_1/add_1412_s36/CIN</td>
</tr>
<tr>
<td>18.874</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s36/COUT</td>
</tr>
<tr>
<td>18.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[1][A]</td>
<td>lowp_1/add_1412_s37/CIN</td>
</tr>
<tr>
<td>18.914</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s37/COUT</td>
</tr>
<tr>
<td>18.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[1][B]</td>
<td>lowp_1/add_1412_s38/CIN</td>
</tr>
<tr>
<td>18.954</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s38/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[2][A]</td>
<td>lowp_1/add_1412_s39/CIN</td>
</tr>
<tr>
<td>18.994</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s39/COUT</td>
</tr>
<tr>
<td>18.994</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C43[2][B]</td>
<td>lowp_1/add_1412_s40/CIN</td>
</tr>
<tr>
<td>19.034</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s40/COUT</td>
</tr>
<tr>
<td>19.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][A]</td>
<td>lowp_1/add_1412_s41/CIN</td>
</tr>
<tr>
<td>19.074</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s41/COUT</td>
</tr>
<tr>
<td>19.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[0][B]</td>
<td>lowp_1/add_1412_s42/CIN</td>
</tr>
<tr>
<td>19.114</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s42/COUT</td>
</tr>
<tr>
<td>19.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][A]</td>
<td>lowp_1/add_1412_s28/CIN</td>
</tr>
<tr>
<td>19.154</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/add_1412_s28/COUT</td>
</tr>
<tr>
<td>19.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[1][B]</td>
<td>lowp_1/output_typeconvert_0_s/CIN</td>
</tr>
<tr>
<td>19.194</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_0_s/COUT</td>
</tr>
<tr>
<td>19.194</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][A]</td>
<td>lowp_1/output_typeconvert_1_s/CIN</td>
</tr>
<tr>
<td>19.234</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_1_s/COUT</td>
</tr>
<tr>
<td>19.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C44[2][B]</td>
<td>lowp_1/output_typeconvert_2_s/CIN</td>
</tr>
<tr>
<td>19.274</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C44[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_2_s/COUT</td>
</tr>
<tr>
<td>19.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][A]</td>
<td>lowp_1/output_typeconvert_3_s/CIN</td>
</tr>
<tr>
<td>19.314</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_3_s/COUT</td>
</tr>
<tr>
<td>19.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[0][B]</td>
<td>lowp_1/output_typeconvert_4_s/CIN</td>
</tr>
<tr>
<td>19.354</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_4_s/COUT</td>
</tr>
<tr>
<td>19.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][A]</td>
<td>lowp_1/output_typeconvert_5_s/CIN</td>
</tr>
<tr>
<td>19.394</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_5_s/COUT</td>
</tr>
<tr>
<td>19.394</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[1][B]</td>
<td>lowp_1/output_typeconvert_6_s/CIN</td>
</tr>
<tr>
<td>19.434</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_6_s/COUT</td>
</tr>
<tr>
<td>19.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[2][A]</td>
<td>lowp_1/output_typeconvert_7_s/CIN</td>
</tr>
<tr>
<td>19.474</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_7_s/COUT</td>
</tr>
<tr>
<td>19.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C45[2][B]</td>
<td>lowp_1/output_typeconvert_8_s/CIN</td>
</tr>
<tr>
<td>19.514</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_8_s/COUT</td>
</tr>
<tr>
<td>19.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[0][A]</td>
<td>lowp_1/output_typeconvert_9_s/CIN</td>
</tr>
<tr>
<td>19.554</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_9_s/COUT</td>
</tr>
<tr>
<td>19.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C46[0][B]</td>
<td>lowp_1/output_typeconvert_10_s/CIN</td>
</tr>
<tr>
<td>19.791</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" background: #97FFFF;">lowp_1/output_typeconvert_10_s/SUM</td>
</tr>
<tr>
<td>19.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" font-weight:bold;">lowp_1/output_register_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.133</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td>lowp_1/output_register_10_s0/CLK</td>
</tr>
<tr>
<td>22.082</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C46[0][B]</td>
<td>lowp_1/output_register_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.415%; route: 1.554, 72.585%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.101, 17.567%; route: 11.019, 62.431%; tC2Q: 3.530, 20.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.518%; route: 1.546, 72.482%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.152</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_pose_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dacdat_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>2.149</td>
<td>1.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C54[0][A]</td>
<td>i2s_tx/daclrc_pose_s0/CLK</td>
</tr>
<tr>
<td>2.455</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C54[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_pose_s0/Q</td>
</tr>
<tr>
<td>2.569</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C54[3][A]</td>
<td>i2s_tx/n147_s6/I0</td>
</tr>
<tr>
<td>2.986</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C54[3][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n147_s6/F</td>
</tr>
<tr>
<td>3.112</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C53[0][B]</td>
<td>i2s_tx/n147_s5/I1</td>
</tr>
<tr>
<td>3.533</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C53[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/n147_s5/F</td>
</tr>
<tr>
<td>3.535</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C53[2][B]</td>
<td>i2s_tx/n147_s7/I3</td>
</tr>
<tr>
<td>3.948</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C53[2][B]</td>
<td style=" background: #97FFFF;">i2s_tx/n147_s7/F</td>
</tr>
<tr>
<td>5.935</td>
<td>1.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">i2s_tx/dacdat_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>7.159</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT15[A]</td>
<td>i2s_tx/dacdat_s1/CLK</td>
</tr>
<tr>
<td>7.152</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>i2s_tx/dacdat_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.307%; route: 1.562, 72.693%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.251, 33.043%; route: 2.229, 58.875%; tC2Q: 0.306, 8.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.591, 27.389%; route: 1.567, 72.611%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_DACLRC:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_r0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.305</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td>i2s_tx/daclrc_r0_s0/CLK</td>
</tr>
<tr>
<td>1.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td>1.353</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT21[B]</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.501%; route: 0.725, 55.499%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.287</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.141%; route: 0.706, 54.859%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>100.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>101.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLK</td>
</tr>
<tr>
<td>101.448</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/Q</td>
</tr>
<tr>
<td>101.546</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n5465_s1/I2</td>
</tr>
<tr>
<td>101.699</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C43[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n5465_s1/F</td>
</tr>
<tr>
<td>101.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>556</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>102.350</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>102.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>102.410</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.046</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.561%; route: 0.723, 55.439%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.734%; route: 0.098, 24.810%; tC2Q: 0.144, 36.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 49.449%; route: 1.188, 50.551%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_69_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_69_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>21.170</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_69_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.298</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_69_s0/CLK</td>
</tr>
<tr>
<td>21.333</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_69_s0</td>
</tr>
<tr>
<td>21.346</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_69_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.298</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.170, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.741%; route: 0.718, 55.259%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.333</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>21.160</td>
<td>1.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>21.320</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>21.333</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.285</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.160, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>21.165</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.290</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0/CLK</td>
</tr>
<tr>
<td>21.325</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
<tr>
<td>21.338</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.165, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.036%; route: 0.709, 54.964%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>21.328</td>
<td>1.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.275</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0/CLK</td>
</tr>
<tr>
<td>21.310</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
<tr>
<td>21.323</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.328, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.566%; route: 0.694, 54.434%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>21.002</td>
<td>1.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[3][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_1_s4/I2</td>
</tr>
<tr>
<td>21.200</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C57[3][A]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_1_s4/F</td>
</tr>
<tr>
<td>21.427</td>
<td>0.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.289</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C57[0][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_1_s0/CLK</td>
</tr>
<tr>
<td>21.324</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_1_s0</td>
</tr>
<tr>
<td>21.337</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C57[0][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.198, 13.875%; route: 0.227, 15.907%; tC2Q: 1.002, 70.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.071%; route: 0.708, 54.929%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/ram_wren_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>21.004</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C56[0][B]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/ram_wren_Z_s0/I1</td>
</tr>
<tr>
<td>21.264</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C56[0][B]</td>
<td style=" background: #97FFFF;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/ram_wren_Z_s0/F</td>
</tr>
<tr>
<td>21.405</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.280</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>21.315</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td>21.300</td>
<td>-0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>i2s_tx/dac_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 18.505%; route: 0.141, 10.036%; tC2Q: 1.004, 71.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.388%; route: 0.699, 54.612%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>21.513</td>
<td>0.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0/CLK</td>
</tr>
<tr>
<td>21.301</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
<tr>
<td>21.314</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.932, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>21.513</td>
<td>0.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C44[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0/CLK</td>
</tr>
<tr>
<td>21.301</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
<tr>
<td>21.314</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C44[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.932, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/adcfifo_writedata_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>i2s_rx/adcfifo_writedata_31_s0/CLK</td>
</tr>
<tr>
<td>1.429</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" font-weight:bold;">i2s_rx/adcfifo_writedata_31_s0/Q</td>
</tr>
<tr>
<td>1.522</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.284</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.321</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.246%; route: 0.703, 54.754%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_15_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_60_s0/CLK</td>
</tr>
<tr>
<td>1.429</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_60_s0/Q</td>
</tr>
<tr>
<td>1.522</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_15_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.280</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_15_s/CLKA</td>
</tr>
<tr>
<td>1.317</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_15_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.388%; route: 0.699, 54.612%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_55_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_55_s0/CLK</td>
</tr>
<tr>
<td>1.425</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_55_s0/Q</td>
</tr>
<tr>
<td>1.518</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.276</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/CLKA</td>
</tr>
<tr>
<td>1.313</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.352%; route: 0.700, 54.648%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.530%; route: 0.695, 54.470%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/adcfifo_writedata_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.289</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td>i2s_rx/adcfifo_writedata_22_s0/CLK</td>
</tr>
<tr>
<td>1.433</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td style=" font-weight:bold;">i2s_rx/adcfifo_writedata_22_s0/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.284</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.321</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.071%; route: 0.708, 54.929%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.246%; route: 0.703, 54.754%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/adcfifo_writedata_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.289</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>i2s_rx/adcfifo_writedata_16_s0/CLK</td>
</tr>
<tr>
<td>1.433</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" font-weight:bold;">i2s_rx/adcfifo_writedata_16_s0/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.284</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.321</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.071%; route: 0.708, 54.929%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.246%; route: 0.703, 54.754%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/adcfifo_writedata_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.294</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td>i2s_rx/adcfifo_writedata_19_s0/CLK</td>
</tr>
<tr>
<td>1.438</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td style=" font-weight:bold;">i2s_rx/adcfifo_writedata_19_s0/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.284</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.321</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.897%; route: 0.713, 55.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.246%; route: 0.703, 54.754%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.315</td>
</tr>
<tr>
<td class="label">From</td>
<td>WM8960_Init/I2C_Init_Dev/cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>WM8960_Init/I2C_Init_Dev/wm8960_init_table/lut_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>WM8960_Init/I2C_Init_Dev/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.429</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.533</td>
<td>0.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">WM8960_Init/I2C_Init_Dev/wm8960_init_table/lut_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.280</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>WM8960_Init/I2C_Init_Dev/wm8960_init_table/lut_0_s/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>WM8960_Init/I2C_Init_Dev/wm8960_init_table/lut_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.104, 41.935%; tC2Q: 0.144, 58.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.388%; route: 0.699, 54.612%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/rbin_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dacfifo_write_d_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>0.919</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/rbin_num_10_s0/CLK</td>
</tr>
<tr>
<td>1.063</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R27C36[2][B]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/delay_0/fifo_inst/rbin_num_10_s0/Q</td>
</tr>
<tr>
<td>1.168</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>0.914</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>0.949</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.105, 42.169%; tC2Q: 0.144, 57.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.914, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.wbin_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dacfifo_write_d_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>0.919</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.wbin_11_s0/CLK</td>
</tr>
<tr>
<td>1.063</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R27C36[1][A]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/delay_0/fifo_inst/Equal.wbin_11_s0/Q</td>
</tr>
<tr>
<td>1.166</td>
<td>0.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>0.910</td>
<td>0.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>0.947</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.103, 41.700%; tC2Q: 0.144, 58.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.910, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_61_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_15_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_61_s0/CLK</td>
</tr>
<tr>
<td>1.429</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_61_s0/Q</td>
</tr>
<tr>
<td>1.568</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_15_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.280</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_15_s/CLKA</td>
</tr>
<tr>
<td>1.317</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_15_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.139, 49.117%; tC2Q: 0.144, 50.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.388%; route: 0.699, 54.612%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/adcfifo_writedata_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.289</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td>i2s_rx/adcfifo_writedata_12_s0/CLK</td>
</tr>
<tr>
<td>1.433</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][B]</td>
<td style=" font-weight:bold;">i2s_rx/adcfifo_writedata_12_s0/Q</td>
</tr>
<tr>
<td>1.574</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.280</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.317</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.071%; route: 0.708, 54.929%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 49.474%; tC2Q: 0.144, 50.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.388%; route: 0.699, 54.612%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/adcfifo_writedata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.297</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][A]</td>
<td>i2s_rx/adcfifo_writedata_4_s0/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][A]</td>
<td style=" font-weight:bold;">i2s_rx/adcfifo_writedata_4_s0/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.280</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.317</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.801%; route: 0.716, 55.199%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.143, 49.826%; tC2Q: 0.144, 50.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.388%; route: 0.699, 54.612%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.wq2_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dacfifo_write_d_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>0.904</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.048</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C36[3][A]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/delay_0/fifo_inst/Equal.wq1_rptr_1_s0/Q</td>
</tr>
<tr>
<td>1.126</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td style=" font-weight:bold;">echo_0/delay_inst/delay_0/fifo_inst/Equal.wq2_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>238</td>
<td>R9C46[1][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>0.904</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.wq2_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>0.851</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.wq2_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.904, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.904, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.262</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>1.403</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R30C39[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/Q</td>
</tr>
<tr>
<td>1.409</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1069_s1/I1</td>
</tr>
<tr>
<td>1.562</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n1069_s1/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.262</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>1.287</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 46.035%; route: 0.681, 53.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 46.035%; route: 0.681, 53.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.028</td>
<td>2.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.106</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>21.828</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 87.605%; tC2Q: 0.354, 12.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.874%; route: 1.519, 72.126%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.028</td>
<td>2.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.106</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>21.828</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C39[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 87.605%; tC2Q: 0.354, 12.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.874%; route: 1.519, 72.126%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.028</td>
<td>2.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.106</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>21.828</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.502, 87.605%; tC2Q: 0.354, 12.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.874%; route: 1.519, 72.126%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.113</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>21.835</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.438, 87.321%; tC2Q: 0.354, 12.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.775%; route: 1.526, 72.225%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C38[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.113</td>
<td>1.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C38[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>21.835</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C38[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.438, 87.321%; tC2Q: 0.354, 12.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.775%; route: 1.526, 72.225%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.720</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.119</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>21.841</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.194, 86.107%; tC2Q: 0.354, 13.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.700%; route: 1.532, 72.300%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.720</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C39[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.119</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>21.841</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C39[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.194, 86.107%; tC2Q: 0.354, 13.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.700%; route: 1.532, 72.300%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.720</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.126</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>21.848</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.194, 86.107%; tC2Q: 0.354, 13.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.602%; route: 1.539, 72.398%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.720</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.126</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>21.848</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.194, 86.107%; tC2Q: 0.354, 13.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.602%; route: 1.539, 72.398%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.134</td>
<td>1.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>21.875</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.608, 81.957%; tC2Q: 0.354, 18.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.134</td>
<td>1.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>21.875</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.608, 81.957%; tC2Q: 0.354, 18.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.134</td>
<td>1.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>21.875</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.608, 81.957%; tC2Q: 0.354, 18.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.960</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.146</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>21.868</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 80.201%; tC2Q: 0.354, 19.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.352%; route: 1.559, 72.648%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.960</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.146</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>21.868</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 80.201%; tC2Q: 0.354, 19.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.352%; route: 1.559, 72.648%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.960</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.146</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>21.868</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 80.201%; tC2Q: 0.354, 19.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.352%; route: 1.559, 72.648%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.960</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.146</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>21.868</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 80.201%; tC2Q: 0.354, 19.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.352%; route: 1.559, 72.648%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.960</td>
<td>1.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.146</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLK</td>
</tr>
<tr>
<td>21.868</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C39[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 80.201%; tC2Q: 0.354, 19.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.352%; route: 1.559, 72.648%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.941</td>
<td>1.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.144</td>
<td>1.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>21.866</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 79.989%; tC2Q: 0.354, 20.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.377%; route: 1.557, 72.623%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.941</td>
<td>1.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.144</td>
<td>1.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>21.866</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 79.989%; tC2Q: 0.354, 20.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.377%; route: 1.557, 72.623%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.941</td>
<td>1.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.144</td>
<td>1.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>21.866</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 79.989%; tC2Q: 0.354, 20.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.377%; route: 1.557, 72.623%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.856</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.150</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>21.872</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.330, 78.979%; tC2Q: 0.354, 21.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.301%; route: 1.563, 72.699%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.856</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.150</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>21.872</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.330, 78.979%; tC2Q: 0.354, 21.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.301%; route: 1.563, 72.699%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.786</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.148</td>
<td>1.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>21.870</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 78.080%; tC2Q: 0.354, 21.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.326%; route: 1.561, 72.674%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.786</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.148</td>
<td>1.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>21.870</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 78.080%; tC2Q: 0.354, 21.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.326%; route: 1.561, 72.674%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.172</td>
<td>1.580</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.526</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.786</td>
<td>1.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.148</td>
<td>1.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>21.870</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.228%; route: 1.580, 72.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 78.080%; tC2Q: 0.354, 21.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.326%; route: 1.561, 72.674%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>51.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>51.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>51.657</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>556</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.354</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>52.389</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>52.336</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 53.801%; tC2Q: 0.158, 46.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 49.365%; route: 1.192, 50.635%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>51.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>51.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>51.991</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>556</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.350</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>52.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>52.332</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.518, 76.627%; tC2Q: 0.158, 23.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 49.449%; route: 1.188, 50.551%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>51.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>51.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>51.991</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>556</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.350</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>52.385</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>52.332</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.518, 76.627%; tC2Q: 0.158, 23.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 49.449%; route: 1.188, 50.551%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.657</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 53.801%; tC2Q: 0.158, 46.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.561%; route: 0.723, 55.439%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.657</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.300</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>1.247</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 53.801%; tC2Q: 0.158, 46.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.698%; route: 0.719, 55.302%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.657</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.300</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLK</td>
</tr>
<tr>
<td>1.247</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 53.801%; tC2Q: 0.158, 46.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.698%; route: 0.719, 55.302%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.657</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.300</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLK</td>
</tr>
<tr>
<td>1.247</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 53.801%; tC2Q: 0.158, 46.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.698%; route: 0.719, 55.302%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.657</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.300</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLK</td>
</tr>
<tr>
<td>1.247</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 53.801%; tC2Q: 0.158, 46.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.698%; route: 0.719, 55.302%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.810</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.232</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.337, 68.081%; tC2Q: 0.158, 31.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.810</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>1.232</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.337, 68.081%; tC2Q: 0.158, 31.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.885</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.311</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 72.281%; tC2Q: 0.158, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.306%; route: 0.730, 55.694%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.885</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.311</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 72.281%; tC2Q: 0.158, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.306%; route: 0.730, 55.694%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.885</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.311</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 72.281%; tC2Q: 0.158, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.306%; route: 0.730, 55.694%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.885</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.311</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 72.281%; tC2Q: 0.158, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.306%; route: 0.730, 55.694%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.885</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.311</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 72.281%; tC2Q: 0.158, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.306%; route: 0.730, 55.694%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.885</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.311</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 72.281%; tC2Q: 0.158, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.306%; route: 0.730, 55.694%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.885</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.311</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>1.258</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 72.281%; tC2Q: 0.158, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.306%; route: 0.730, 55.694%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.885</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.255</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 72.281%; tC2Q: 0.158, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.424%; route: 0.727, 55.576%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.885</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.255</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 72.281%; tC2Q: 0.158, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.424%; route: 0.727, 55.576%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.885</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>1.255</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 72.281%; tC2Q: 0.158, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.424%; route: 0.727, 55.576%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.885</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>1.255</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 72.281%; tC2Q: 0.158, 27.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.424%; route: 0.727, 55.576%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.991</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.518, 76.627%; tC2Q: 0.158, 23.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.561%; route: 0.723, 55.439%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.991</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.518, 76.627%; tC2Q: 0.158, 23.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.561%; route: 0.723, 55.439%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.091</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>1.255</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 79.639%; tC2Q: 0.158, 20.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.424%; route: 0.727, 55.576%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.315</td>
<td>0.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.473</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.091</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1100</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.308</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.255</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.320%; route: 0.732, 55.680%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 79.639%; tC2Q: 0.158, 20.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.424%; route: 0.727, 55.576%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.181</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.886</td>
<td>1.886</td>
<td>tNET</td>
<td>RR</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>5.929</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.181</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.886</td>
<td>1.886</td>
<td>tNET</td>
<td>RR</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>5.929</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.185</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.879</td>
<td>1.879</td>
<td>tNET</td>
<td>RR</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>5.926</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.185</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.879</td>
<td>1.879</td>
<td>tNET</td>
<td>RR</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>5.926</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.185</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.879</td>
<td>1.879</td>
<td>tNET</td>
<td>RR</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>5.926</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.185</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.879</td>
<td>1.879</td>
<td>tNET</td>
<td>RR</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>5.926</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.050</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>1.871</td>
<td>tNET</td>
<td>RR</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>5.922</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.050</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>1.871</td>
<td>tNET</td>
<td>RR</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>5.922</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>echo_1/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.050</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>1.871</td>
<td>tNET</td>
<td>RR</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>5.922</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.050</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>1.871</td>
<td>tNET</td>
<td>RR</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>5.922</td>
<td>0.922</td>
<td>tNET</td>
<td>FF</td>
<td>echo_0/delay_inst/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1100</td>
<td>clk_d</td>
<td>-2.519</td>
<td>1.588</td>
</tr>
<tr>
<td>556</td>
<td>control0[0]</td>
<td>3.698</td>
<td>2.411</td>
</tr>
<tr>
<td>238</td>
<td>dacfifo_write_d_2</td>
<td>1.120</td>
<td>2.521</td>
</tr>
<tr>
<td>208</td>
<td>I2S_BCLK_d</td>
<td>1.216</td>
<td>1.876</td>
</tr>
<tr>
<td>188</td>
<td>n20_3</td>
<td>45.833</td>
<td>1.632</td>
</tr>
<tr>
<td>168</td>
<td>data_out_shift_reg_165_7</td>
<td>44.061</td>
<td>2.142</td>
</tr>
<tr>
<td>167</td>
<td>n1366_5</td>
<td>44.061</td>
<td>1.608</td>
</tr>
<tr>
<td>151</td>
<td>n1366_17</td>
<td>45.414</td>
<td>1.166</td>
</tr>
<tr>
<td>96</td>
<td>n564_6</td>
<td>16.054</td>
<td>1.771</td>
</tr>
<tr>
<td>59</td>
<td>rst_ao</td>
<td>6.800</td>
<td>2.502</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R19C41</td>
<td>66.67%</td>
</tr>
<tr>
<td>R19C42</td>
<td>61.11%</td>
</tr>
<tr>
<td>R19C51</td>
<td>61.11%</td>
</tr>
<tr>
<td>R20C51</td>
<td>59.72%</td>
</tr>
<tr>
<td>R20C57</td>
<td>59.72%</td>
</tr>
<tr>
<td>R19C53</td>
<td>59.72%</td>
</tr>
<tr>
<td>R19C56</td>
<td>59.72%</td>
</tr>
<tr>
<td>R19C50</td>
<td>56.94%</td>
</tr>
<tr>
<td>R19C52</td>
<td>56.94%</td>
</tr>
<tr>
<td>R19C57</td>
<td>56.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
