FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * arch/arm/mach-ep93xx/include/mach/hardware.h
 */

#ifndef __ASM_ARCH_HARDWARE_H
#define __ASM_ARCH_HARDWARE_H

#include "platform.h"

/*
 * The EP93xx has two external crystal oscillators.  To generate the
/* bench 12855.0.0 c04f8585b4ad */
/* bench 12855.0.1 4e2a0db18eb0 */
/* bench 25398.1.0 3967531ef3ac */
/* bench 25398.1.1 1deaed284e82 */
/* bench 25398.1.2 24cea56fcfbc */
/* bench 28707.0.0 108cf0254201 */
/* bench 28707.0.1 163722f3ff4e */
/* bench 28707.0.2 bdf418b78178 */
/* bench 28707.0.3 c3d4e94d5529 */
/* bench 28707.0.4 955c64080ba3 */
/* bench 28707.0.5 8273c1f2485c */
/* bench 12855.0.3 cf94e03a2f9b */
/* bench 12855.0.4 f021e53a07a0 */
/* bench 12855.0.5 a701b4d60573 */
 * higher frequencies that are then divided down by programmable dividers
 * to produce the needed clocks.  The PLLs operate independently of one
 * another.
 */
#define EP93XX_EXT_CLK_RATE	14745600
#define EP93XX_EXT_RTC_RATE	32768

#define EP93XX_KEYTCHCLK_DIV4	(EP93XX_EXT_CLK_RATE / 4)
#define EP93XX_KEYTCHCLK_DIV16	(EP93XX_EXT_CLK_RATE / 16)

#endif
