$comment
	File created using the following command:
		vcd file AdderDemo.msim.vcd -direction
$end
$date
	Tue Mar 06 13:38:33 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Adder4_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % s [3] $end
$var wire 1 & s [2] $end
$var wire 1 ' s [1] $end
$var wire 1 ( s [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / s[0]~output_o $end
$var wire 1 0 s[1]~output_o $end
$var wire 1 1 s[2]~output_o $end
$var wire 1 2 s[3]~output_o $end
$var wire 1 3 cout~output_o $end
$var wire 1 4 a[0]~input_o $end
$var wire 1 5 b[0]~input_o $end
$var wire 1 6 cin~input_o $end
$var wire 1 7 bit0|s~0_combout $end
$var wire 1 8 b[1]~input_o $end
$var wire 1 9 a[1]~input_o $end
$var wire 1 : bit0|cout~0_combout $end
$var wire 1 ; bit1|s~combout $end
$var wire 1 < bit1|cout~0_combout $end
$var wire 1 = a[2]~input_o $end
$var wire 1 > b[2]~input_o $end
$var wire 1 ? bit2|s~combout $end
$var wire 1 @ bit2|cout~0_combout $end
$var wire 1 A a[3]~input_o $end
$var wire 1 B b[3]~input_o $end
$var wire 1 C bit3|s~combout $end
$var wire 1 D bit3|cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
b1111 "
0#
1$
0(
1'
1&
1%
0)
1*
x+
1,
1-
1.
0/
10
11
12
13
14
15
06
07
18
19
1:
1;
1<
1=
1>
1?
1@
1A
1B
1C
1D
$end
#40000
b111 !
b11 !
b1 !
b0 !
b111 "
b11 "
b1 "
b0 "
05
08
0>
0B
04
09
0=
0A
0:
0<
0@
0D
03
0$
0;
0?
0C
02
01
00
0'
0&
0%
#1000000
