Release 14.7 - par P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Apr 16 20:17:24 2020

All signals are completely routed.

WARNING:ParHelpers:361 - There are 6 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   BTND_IBUF
   BTNL_IBUF
   BTNS_IBUF
   BTNU_IBUF
   SW6_IBUF
   SW7_IBUF


