Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM 1K,LSRAM 18K,Math (18x18),PLLs and CCCs,Chip Globals,MSS,CAN,10/100/1000 Ethernet,MDDR Controller,RCOSC_50MHZ
COREAXITOAHBL_1/U_rdFIFORAM/Primitives,659,1093,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_rdFIFORAM/Primitives,659,1093,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/Primitives,418,339,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/div/Primitives,388,119,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_wrFIFORAM/Primitives,340,549,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/csr/Primitives,783,412,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AXISlaveCtrl/Primitives,305,74,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/Primitives,1093,466,72,72,0,0,2,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AHBMasterCtrl/Primitives,514,134,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/Primitives,168,129,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_9_1/Primitives,1,242,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/Primitives,31,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AXISlaveCtrl/Primitives,334,73,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/dataArb/Primitives,104,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/Primitives,288,69,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_2_1/Primitives,14,193,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/alu/Primitives,507,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/ROMSlave_1/Primitives,312,59,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AHBMasterCtrl/Primitives,393,134,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_wrFIFORAM/Primitives,532,1093,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/Primitives,425,172,252,252,0,0,3,4,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0/U_ApbAddrData/Primitives,15,88,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/DebugModule_1/Primitives,301,105,144,144,0,0,4,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/slavestage_16/Primitives,44,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_21_1/Primitives,14,7,144,144,0,0,4,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqArb/Primitives,235,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/bpu/Primitives,79,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreTimer_1/Primitives,163,118,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreGPIO_OUT/Primitives,1,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/slavestage_16/slave_arbiter/Primitives,43,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/data/Primitives,8,0,288,288,0,0,0,8,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/Primitives,257,68,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/meta/Primitives,57,8,108,108,0,0,3,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_13_1/Primitives,17,5,144,144,0,0,4,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_3_1/Primitives,13,3,180,180,0,0,5,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_RX/Primitives,69,41,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/ROMSlave_1/acq/Primitives,3,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/acqNet/arb/Primitives,115,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/debugTransportModuleJtag0/Primitives,160,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/div/WideMult_0_0/Primitives,0,0,72,72,0,0,0,0,2,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/TileLinkRecursiveInterconnect_1_1/xbar/ClientUncachedTileLinkIORouter_1_1/gnt_arb/Primitives,195,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0
Primitives/Primitives,1,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AXIOutReg/Primitives,0,69,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_12_1/Primitives,22,152,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_4/Queue_4/Primitives,3,78,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_20_1/Primitives,23,87,0,0,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SUBSYSTEM_sb_0/CORERESETP_0/Primitives,33,51,0,0,0,0,0,0,0,0,3,0,0,0,0,0
CoreAHBLite_1/matrix4x16/masterstage_0/Primitives,85,55,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_10_1/Primitives,4,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/NastiIOTileLinkIOConverter_1/Primitives,55,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0/U_AhbToApbSM/Primitives,21,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_7_1/Primitives,13,3,180,180,0,0,5,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientUncachedTileLinkNetworkPort_1/finisher/Primitives,11,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAPB3_0/u_mux_p_to_b3/Primitives,108,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_11_1/Primitives,4,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreTimer_0/Primitives,168,118,0,0,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/Primitives,59,74,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_14_1/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/debugBusReqFifo/Primitives,2,44,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/masterstage_0/Primitives,99,53,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/xbar/ClientUncachedTileLinkIORouter_1/gnt_arb/Primitives,312,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/Primitives,4,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/Primitives,5,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreGPIO_IN/Primitives,13,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_7/Primitives,32,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/Primitives,3,62,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/NastiIOTileLinkIOConverter_1_1/Primitives,35,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/NastiIOTileLinkIOConverter_1/roq/Primitives,18,2,36,36,0,0,1,0,0,0,0,0,0,0,0,0
COREJTAGDEBUG_0/UJ_JTAG_0/Primitives,90,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/relRoq/Primitives,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/NastiIOTileLinkIOConverter_1_1/roq/Primitives,21,4,36,36,0,0,1,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/gntNet/arb/Primitives,225,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
AXI_GLUE_LOGIC_0/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,44,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/Primitives,0,0,0,0,46,3,0,0,0,0,2,1,0,0,1,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/TileLinkRecursiveInterconnect_1_1/xbar/ClientUncachedTileLinkIORouter_1_1/Primitives,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_18_1/Primitives,4,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAPB3_0/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/Primitives,6,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_7/slave_arbiter/Primitives,27,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/Primitives,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqRoq/Primitives,22,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0/U_PenableScheduler/Primitives,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/metaReadArb/Primitives,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_8_1/Primitives,4,78,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreUARTapb_0/uUART/make_TX/Primitives,27,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/NastiIOTileLinkIOConverter_1/gnt_arb/Primitives,18,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_6/Primitives,38,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/slavestage_6/slave_arbiter/Primitives,47,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientUncachedTileLinkNetworkPort_1/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/tlb/Primitives,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/masterstage_0/default_slave_sm/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/mmioManager/Primitives,29,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Primitives,13,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_0/U_AXIOutReg/Primitives,0,71,0,0,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SUBSYSTEM_sb_0/CCC_0/Primitives,0,0,0,0,1,0,0,0,0,1,1,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/Primitives,4,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/NastiIOTileLinkIOConverter_1_1/gnt_arb/Primitives,3,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/debugBusRespFifo/Primitives,2,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/gntNet/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientUncachedTileLinkNetworkPort_1/finisher/FinishQueue_1_1/Primitives,12,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/relNet/arb/Primitives,31,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_1/matrix4x16/masterstage_0/address_decode/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ackNet/arb/Primitives,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/LevelGateway_29_1/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/LevelGateway_30_1/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ClientTileLinkNetworkPort_1/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_22_1/Primitives,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/fq/Primitives,3,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREAXITOAHBL_1/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_6_1/Primitives,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/acqNet/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
MSS_SUBSYSTEM_sb_0/FABOSC_0/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,1
CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/ackNet/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/uncore/TileLinkRecursiveInterconnect_2/xbar/ClientUncachedTileLinkIORouter_1/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
COREJTAGDEBUG_0/Primitives,1,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0
CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/tlb/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
