{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464361242534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 64-Bit " "Running Quartus II 64-Bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464361242534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 17:00:42 2016 " "Processing started: Fri May 27 17:00:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464361242534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464361242534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --simulation_results_format=VWF UART -c Tester " "Command: quartus_sim --simulation_results_format=VWF UART -c Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464361242534 ""}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/adminValidate.vwf " "Using vector source file \"C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/adminValidate.vwf\"" {  } {  } 0 324025 "Using vector source file \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464361242734 ""}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL_FUNC_SIM" "LEDR\[3\] " "Can't find node \"LEDR\[3\]\" for functional simulation. Ignored vector source file node." {  } { { "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/adminValidate.vwf" "" { Waveform "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/adminValidate.vwf" "LEDR\[3\]" "0 ps" "0 ps" "" } }  } 0 328014 "Can't find node \"%1!s!\" for functional simulation. Ignored vector source file node." 0 0 "Quartus II" 0 -1 1464361242824 ""}
{ "Warning" "WSIM_WRONG_CHANNEL_FOUND" "\|RecTest\|Code_Lock:codelock\|present_state Enum 1 9-Level 1 " "Wrong node type and/or width for node \"\|RecTest\|Code_Lock:codelock\|present_state\" in vector source file. Node in design is of type Enum and of width 1, but node in vector source file is of type 9-Level and of width 1." {  } { { "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/adminValidate.vwf" "" { Waveform "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/adminValidate.vwf" "\|RecTest\|Code_Lock:codelock\|present_state" "0 ps" "0 ps" "" } } { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 19 -1 0 } }  } 0 328016 "Wrong node type and/or width for node \"%1!s!\" in vector source file. Node in design is of type %2!s! and of width %3!d!, but node in vector source file is of type %4!s! and of width %5!d!." 0 0 "Quartus II" 0 -1 1464361242824 ""}
{ "Warning" "WSIM_CHANNEL_CHANGED_TO_ENUM" "\|RecTest\|Code_Lock:codelock\|present_state " "Signal name \"\|RecTest\|Code_Lock:codelock\|present_state\" changed to enum type" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 19 -1 0 } }  } 0 328018 "Signal name \"%1!s!\" changed to enum type" 0 0 "Quartus II" 0 -1 1464361242824 ""}
{ "Warning" "WSIM_WRONG_CHANNEL_FOUND" "\|RecTest\|Receiver:rec\|present_state Enum 1 9-Level 1 " "Wrong node type and/or width for node \"\|RecTest\|Receiver:rec\|present_state\" in vector source file. Node in design is of type Enum and of width 1, but node in vector source file is of type 9-Level and of width 1." {  } { { "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/adminValidate.vwf" "" { Waveform "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/adminValidate.vwf" "\|RecTest\|Receiver:rec\|present_state" "0 ps" "0 ps" "" } } { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 15 -1 0 } }  } 0 328016 "Wrong node type and/or width for node \"%1!s!\" in vector source file. Node in design is of type %2!s! and of width %3!d!, but node in vector source file is of type %4!s! and of width %5!d!." 0 0 "Quartus II" 0 -1 1464361242824 ""}
{ "Warning" "WSIM_CHANNEL_CHANGED_TO_ENUM" "\|RecTest\|Receiver:rec\|present_state " "Signal name \"\|RecTest\|Receiver:rec\|present_state\" changed to enum type" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 15 -1 0 } }  } 0 328018 "Signal name \"%1!s!\" changed to enum type" 0 0 "Quartus II" 0 -1 1464361242824 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RecTest\|KEY\[1\] " "Can't find signal in vector source file for input pin \"\|RecTest\|KEY\[1\]\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464361242824 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RecTest\|KEY\[2\] " "Can't find signal in vector source file for input pin \"\|RecTest\|KEY\[2\]\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464361242824 ""}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|RecTest\|KEY\[3\] " "Can't find signal in vector source file for input pin \"\|RecTest\|KEY\[3\]\"" {  } {  } 0 328012 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464361242824 ""}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 310004 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "Quartus II" 0 -1 1464361242834 ""}  } {  } 0 310003 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "Quartus II" 0 -1 1464361242834 ""}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Simulation partitioned into 1 sub-simulations" {  } {  } 0 310002 "Simulation partitioned into %1!d! sub-simulations" 0 0 "Quartus II" 0 -1 1464361243334 ""}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     58.69 % " "Simulation coverage is      58.69 %" {  } {  } 0 328053 "Simulation coverage is %1!s!" 0 0 "Quartus II" 0 -1 1464361243334 ""}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "92172 " "Number of transitions in simulation is 92172" {  } {  } 0 328052 "Number of transitions in simulation is %1!s!" 0 0 "Quartus II" 0 -1 1464361243334 ""}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "Tester.sim.vwf " "Vector file Tester.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 324045 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "Quartus II" 0 -1 1464361243344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Simulator was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464361243394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 17:00:43 2016 " "Processing ended: Fri May 27 17:00:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464361243394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464361243394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464361243394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464361243394 ""}
