--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml openmips.twx openmips.ncd -o openmips.twr openmips.pcf

Design file:              openmips.ncd
Physical constraint file: openmips.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    3.245(R)|    0.795(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
rom_addr_o<0> |    7.843(R)|clk_BUFGP         |   0.000|
rom_addr_o<1> |    7.600(R)|clk_BUFGP         |   0.000|
rom_addr_o<2> |    8.682(R)|clk_BUFGP         |   0.000|
rom_addr_o<3> |    8.215(R)|clk_BUFGP         |   0.000|
rom_addr_o<4> |    8.553(R)|clk_BUFGP         |   0.000|
rom_addr_o<5> |    7.936(R)|clk_BUFGP         |   0.000|
rom_addr_o<6> |    9.067(R)|clk_BUFGP         |   0.000|
rom_addr_o<7> |    8.554(R)|clk_BUFGP         |   0.000|
rom_addr_o<8> |    8.198(R)|clk_BUFGP         |   0.000|
rom_addr_o<9> |    8.967(R)|clk_BUFGP         |   0.000|
rom_addr_o<10>|    8.734(R)|clk_BUFGP         |   0.000|
rom_addr_o<11>|    8.288(R)|clk_BUFGP         |   0.000|
rom_addr_o<12>|    8.816(R)|clk_BUFGP         |   0.000|
rom_addr_o<13>|    7.590(R)|clk_BUFGP         |   0.000|
rom_addr_o<14>|    7.866(R)|clk_BUFGP         |   0.000|
rom_addr_o<15>|    8.082(R)|clk_BUFGP         |   0.000|
rom_addr_o<16>|    7.873(R)|clk_BUFGP         |   0.000|
rom_addr_o<17>|    7.563(R)|clk_BUFGP         |   0.000|
rom_addr_o<18>|    7.935(R)|clk_BUFGP         |   0.000|
rom_addr_o<19>|    8.624(R)|clk_BUFGP         |   0.000|
rom_addr_o<20>|    8.112(R)|clk_BUFGP         |   0.000|
rom_addr_o<21>|    8.751(R)|clk_BUFGP         |   0.000|
rom_addr_o<22>|    8.458(R)|clk_BUFGP         |   0.000|
rom_addr_o<23>|    8.836(R)|clk_BUFGP         |   0.000|
rom_addr_o<24>|    8.570(R)|clk_BUFGP         |   0.000|
rom_addr_o<25>|    7.871(R)|clk_BUFGP         |   0.000|
rom_addr_o<26>|    8.717(R)|clk_BUFGP         |   0.000|
rom_addr_o<27>|    7.614(R)|clk_BUFGP         |   0.000|
rom_addr_o<28>|    7.936(R)|clk_BUFGP         |   0.000|
rom_addr_o<29>|    8.541(R)|clk_BUFGP         |   0.000|
rom_addr_o<30>|    8.825(R)|clk_BUFGP         |   0.000|
rom_addr_o<31>|    8.454(R)|clk_BUFGP         |   0.000|
rom_ce_o      |    6.273(R)|clk_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.823|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 08 14:46:48 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 180 MB



