
*** Running vivado
    with args -log design_1_top_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Derek/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source design_1_top_0_1.tcl -notrace
Command: synth_design -top design_1_top_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
CRITICAL WARNING: [filemgmt 20-1741] File 'new.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_top_0_1 (c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v)
* design_1_top_0_1 (c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/src/new.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14492 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 432.000 ; gain = 94.313
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_1' [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/synth/design_1_top_0_1.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/synth/design_1_top_0_1.v:80]
INFO: [Synth 8-6157] synthesizing module 'TLC_SINGLE' [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:23]
WARNING: [Synth 8-6104] Input port 'SOUT_t' has an internal driver [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:35]
WARNING: [Synth 8-6104] Input port 'LAT_t' has an internal driver [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:36]
WARNING: [Synth 8-6104] Input port 'SCLK_t' has an internal driver [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:37]
WARNING: [Synth 8-6104] Input port 'GSCLK_t' has an internal driver [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:38]
INFO: [Synth 8-6155] done synthesizing module 'TLC_SINGLE' (1#1) [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_1' (2#1) [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/synth/design_1_top_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 487.305 ; gain = 149.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.305 ; gain = 149.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.305 ; gain = 149.617
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SOUT'. [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LAT'. [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCLK'. [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GSCLK'. [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ip/design_1_top_0_1/src/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.runs/design_1_top_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.runs/design_1_top_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 820.742 ; gain = 1.555
CRITICAL WARNING: [filemgmt 20-1741] File 'new.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1_top_0_1 (c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v)
* design_1_top_0_1 (c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/src/new.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 820.742 ; gain = 483.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 820.742 ; gain = 483.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.runs/design_1_top_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 820.742 ; gain = 483.055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TLC_SINGLE'
INFO: [Synth 8-5545] ROM "next_bit_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "next_gs_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_gs_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_bit_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fsm18156E43E500'
WARNING: [Synth 8-327] inferring latch for variable 'next_gs_state_reg' [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'next_gs_counter_reg' [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:133]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 820.742 ; gain = 483.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TLC_SINGLE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "next_gs_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_gs_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_bit_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
CRITICAL WARNING: [Synth 8-3352] multi-driven net SOUT_t with 1st driver pin 'inst/i_0/z' [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SOUT_t with 2nd driver pin 'inst/SOUT_t' [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:23]
WARNING: [Synth 8-3332] Sequential element (state_reg[1]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (state_reg[0]) is unused and will be removed from module TLC_SINGLE.
CRITICAL WARNING: [Synth 8-3352] multi-driven net LAT_t with 1st driver pin 'inst/i_13/z' [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net LAT_t with 2nd driver pin 'inst/LAT_t' [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SCLK_t with 1st driver pin 'inst/i_16/z' [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SCLK_t with 2nd driver pin 'inst/SCLK_t' [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net GSCLK_t with 1st driver pin 'inst/i_19/z' [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net GSCLK_t with 2nd driver pin 'inst/GSCLK_t' [c:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.srcs/sources_1/bd/design_1/ipshared/0360/sim/new.v:23]
WARNING: [Synth 8-3332] Sequential element (next_gs_state_reg[3]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_state_reg[2]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_state_reg[1]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_state_reg[0]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[15]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[14]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[13]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[12]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[11]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[10]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[9]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[8]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[7]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[6]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[5]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[4]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[3]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[2]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[1]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (next_gs_counter_reg[0]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[15]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[14]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[13]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[12]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[11]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[10]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[9]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[8]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[7]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[6]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[5]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[4]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[3]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[2]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[1]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_counter_reg[0]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_state_reg[3]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_state_reg[2]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_state_reg[1]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (gs_state_reg[0]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (setup_reg[1]) is unused and will be removed from module TLC_SINGLE.
WARNING: [Synth 8-3332] Sequential element (setup_reg[0]) is unused and will be removed from module TLC_SINGLE.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 820.742 ; gain = 483.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 831.734 ; gain = 494.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 831.734 ; gain = 494.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 831.734 ; gain = 494.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 832.863 ; gain = 495.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 832.863 ; gain = 495.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 832.863 ; gain = 495.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 832.863 ; gain = 495.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 832.863 ; gain = 495.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 832.863 ; gain = 495.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |     0|
|2     |  inst   |TLC_SINGLE |     0|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 832.863 ; gain = 495.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 832.863 ; gain = 161.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 832.863 ; gain = 495.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 57 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 852.730 ; gain = 526.516
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Derek/Desktop/Vivado/TLC_Project/TLC_Project.runs/design_1_top_0_1_synth_1/design_1_top_0_1.dcp' has been generated.
