#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23af640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23af7d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x23a7880 .functor NOT 1, L_0x23df870, C4<0>, C4<0>, C4<0>;
L_0x23df5d0 .functor XOR 1, L_0x23df490, L_0x23df530, C4<0>, C4<0>;
L_0x23df760 .functor XOR 1, L_0x23df5d0, L_0x23df690, C4<0>, C4<0>;
v0x23dc900_0 .net *"_ivl_10", 0 0, L_0x23df690;  1 drivers
v0x23dca00_0 .net *"_ivl_12", 0 0, L_0x23df760;  1 drivers
v0x23dcae0_0 .net *"_ivl_2", 0 0, L_0x23df3f0;  1 drivers
v0x23dcba0_0 .net *"_ivl_4", 0 0, L_0x23df490;  1 drivers
v0x23dcc80_0 .net *"_ivl_6", 0 0, L_0x23df530;  1 drivers
v0x23dcdb0_0 .net *"_ivl_8", 0 0, L_0x23df5d0;  1 drivers
v0x23dce90_0 .var "clk", 0 0;
v0x23dcf30_0 .net "f_dut", 0 0, L_0x23df2e0;  1 drivers
v0x23dcfd0_0 .net "f_ref", 0 0, L_0x23de0b0;  1 drivers
v0x23dd070_0 .var/2u "stats1", 159 0;
v0x23dd110_0 .var/2u "strobe", 0 0;
v0x23dd1b0_0 .net "tb_match", 0 0, L_0x23df870;  1 drivers
v0x23dd270_0 .net "tb_mismatch", 0 0, L_0x23a7880;  1 drivers
v0x23dd330_0 .net "wavedrom_enable", 0 0, v0x23db080_0;  1 drivers
v0x23dd3d0_0 .net "wavedrom_title", 511 0, v0x23db140_0;  1 drivers
v0x23dd4a0_0 .net "x1", 0 0, v0x23db200_0;  1 drivers
v0x23dd540_0 .net "x2", 0 0, v0x23db2a0_0;  1 drivers
v0x23dd6f0_0 .net "x3", 0 0, v0x23db390_0;  1 drivers
L_0x23df3f0 .concat [ 1 0 0 0], L_0x23de0b0;
L_0x23df490 .concat [ 1 0 0 0], L_0x23de0b0;
L_0x23df530 .concat [ 1 0 0 0], L_0x23df2e0;
L_0x23df690 .concat [ 1 0 0 0], L_0x23de0b0;
L_0x23df870 .cmp/eeq 1, L_0x23df3f0, L_0x23df760;
S_0x23af960 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x23af7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x239be70 .functor NOT 1, v0x23db390_0, C4<0>, C4<0>, C4<0>;
L_0x23b0080 .functor AND 1, L_0x239be70, v0x23db2a0_0, C4<1>, C4<1>;
L_0x23a78f0 .functor NOT 1, v0x23db200_0, C4<0>, C4<0>, C4<0>;
L_0x23dd990 .functor AND 1, L_0x23b0080, L_0x23a78f0, C4<1>, C4<1>;
L_0x23dda60 .functor NOT 1, v0x23db390_0, C4<0>, C4<0>, C4<0>;
L_0x23ddad0 .functor AND 1, L_0x23dda60, v0x23db2a0_0, C4<1>, C4<1>;
L_0x23ddb80 .functor AND 1, L_0x23ddad0, v0x23db200_0, C4<1>, C4<1>;
L_0x23ddc40 .functor OR 1, L_0x23dd990, L_0x23ddb80, C4<0>, C4<0>;
L_0x23ddda0 .functor NOT 1, v0x23db2a0_0, C4<0>, C4<0>, C4<0>;
L_0x23dde10 .functor AND 1, v0x23db390_0, L_0x23ddda0, C4<1>, C4<1>;
L_0x23ddf30 .functor AND 1, L_0x23dde10, v0x23db200_0, C4<1>, C4<1>;
L_0x23ddfa0 .functor OR 1, L_0x23ddc40, L_0x23ddf30, C4<0>, C4<0>;
L_0x23de120 .functor AND 1, v0x23db390_0, v0x23db2a0_0, C4<1>, C4<1>;
L_0x23de190 .functor AND 1, L_0x23de120, v0x23db200_0, C4<1>, C4<1>;
L_0x23de0b0 .functor OR 1, L_0x23ddfa0, L_0x23de190, C4<0>, C4<0>;
v0x23a7af0_0 .net *"_ivl_0", 0 0, L_0x239be70;  1 drivers
v0x23a7b90_0 .net *"_ivl_10", 0 0, L_0x23ddad0;  1 drivers
v0x239bee0_0 .net *"_ivl_12", 0 0, L_0x23ddb80;  1 drivers
v0x23d99e0_0 .net *"_ivl_14", 0 0, L_0x23ddc40;  1 drivers
v0x23d9ac0_0 .net *"_ivl_16", 0 0, L_0x23ddda0;  1 drivers
v0x23d9bf0_0 .net *"_ivl_18", 0 0, L_0x23dde10;  1 drivers
v0x23d9cd0_0 .net *"_ivl_2", 0 0, L_0x23b0080;  1 drivers
v0x23d9db0_0 .net *"_ivl_20", 0 0, L_0x23ddf30;  1 drivers
v0x23d9e90_0 .net *"_ivl_22", 0 0, L_0x23ddfa0;  1 drivers
v0x23da000_0 .net *"_ivl_24", 0 0, L_0x23de120;  1 drivers
v0x23da0e0_0 .net *"_ivl_26", 0 0, L_0x23de190;  1 drivers
v0x23da1c0_0 .net *"_ivl_4", 0 0, L_0x23a78f0;  1 drivers
v0x23da2a0_0 .net *"_ivl_6", 0 0, L_0x23dd990;  1 drivers
v0x23da380_0 .net *"_ivl_8", 0 0, L_0x23dda60;  1 drivers
v0x23da460_0 .net "f", 0 0, L_0x23de0b0;  alias, 1 drivers
v0x23da520_0 .net "x1", 0 0, v0x23db200_0;  alias, 1 drivers
v0x23da5e0_0 .net "x2", 0 0, v0x23db2a0_0;  alias, 1 drivers
v0x23da6a0_0 .net "x3", 0 0, v0x23db390_0;  alias, 1 drivers
S_0x23da7e0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x23af7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x23dafc0_0 .net "clk", 0 0, v0x23dce90_0;  1 drivers
v0x23db080_0 .var "wavedrom_enable", 0 0;
v0x23db140_0 .var "wavedrom_title", 511 0;
v0x23db200_0 .var "x1", 0 0;
v0x23db2a0_0 .var "x2", 0 0;
v0x23db390_0 .var "x3", 0 0;
E_0x23aa520/0 .event negedge, v0x23dafc0_0;
E_0x23aa520/1 .event posedge, v0x23dafc0_0;
E_0x23aa520 .event/or E_0x23aa520/0, E_0x23aa520/1;
E_0x23aa2b0 .event negedge, v0x23dafc0_0;
E_0x23959f0 .event posedge, v0x23dafc0_0;
S_0x23daac0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x23da7e0;
 .timescale -12 -12;
v0x23dacc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23dadc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x23da7e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23db490 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x23af7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x23de570 .functor AND 1, L_0x23de3c0, v0x23db2a0_0, C4<1>, C4<1>;
L_0x23de8f0 .functor AND 1, L_0x23de570, L_0x23de740, C4<1>, C4<1>;
L_0x23deaa0 .functor AND 1, L_0x23dea00, v0x23db2a0_0, C4<1>, C4<1>;
L_0x23deb60 .functor AND 1, L_0x23deaa0, v0x23db200_0, C4<1>, C4<1>;
L_0x23dec50 .functor OR 1, L_0x23de8f0, L_0x23deb60, C4<0>, C4<0>;
L_0x23dee30 .functor AND 1, v0x23db390_0, L_0x23ded60, C4<1>, C4<1>;
L_0x23def30 .functor AND 1, L_0x23dee30, v0x23db200_0, C4<1>, C4<1>;
L_0x23deff0 .functor OR 1, L_0x23dec50, L_0x23def30, C4<0>, C4<0>;
L_0x23df150 .functor AND 1, v0x23db390_0, v0x23db2a0_0, C4<1>, C4<1>;
L_0x23df1c0 .functor AND 1, L_0x23df150, v0x23db200_0, C4<1>, C4<1>;
L_0x23df2e0 .functor OR 1, L_0x23deff0, L_0x23df1c0, C4<0>, C4<0>;
v0x23db6a0_0 .net *"_ivl_1", 0 0, L_0x23de3c0;  1 drivers
v0x23db760_0 .net *"_ivl_11", 0 0, L_0x23deaa0;  1 drivers
v0x23db820_0 .net *"_ivl_13", 0 0, L_0x23deb60;  1 drivers
v0x23db8f0_0 .net *"_ivl_15", 0 0, L_0x23dec50;  1 drivers
v0x23db9b0_0 .net *"_ivl_17", 0 0, L_0x23ded60;  1 drivers
v0x23dbac0_0 .net *"_ivl_19", 0 0, L_0x23dee30;  1 drivers
v0x23dbb80_0 .net *"_ivl_21", 0 0, L_0x23def30;  1 drivers
v0x23dbc40_0 .net *"_ivl_23", 0 0, L_0x23deff0;  1 drivers
v0x23dbd00_0 .net *"_ivl_25", 0 0, L_0x23df150;  1 drivers
v0x23dbe50_0 .net *"_ivl_27", 0 0, L_0x23df1c0;  1 drivers
v0x23dbf10_0 .net *"_ivl_3", 0 0, L_0x23de570;  1 drivers
v0x23dbfd0_0 .net *"_ivl_5", 0 0, L_0x23de740;  1 drivers
v0x23dc090_0 .net *"_ivl_7", 0 0, L_0x23de8f0;  1 drivers
v0x23dc150_0 .net *"_ivl_9", 0 0, L_0x23dea00;  1 drivers
v0x23dc210_0 .net "f", 0 0, L_0x23df2e0;  alias, 1 drivers
v0x23dc2d0_0 .net "x1", 0 0, v0x23db200_0;  alias, 1 drivers
v0x23dc370_0 .net "x2", 0 0, v0x23db2a0_0;  alias, 1 drivers
v0x23dc570_0 .net "x3", 0 0, v0x23db390_0;  alias, 1 drivers
L_0x23de3c0 .reduce/nor v0x23db390_0;
L_0x23de740 .reduce/nor v0x23db200_0;
L_0x23dea00 .reduce/nor v0x23db390_0;
L_0x23ded60 .reduce/nor v0x23db2a0_0;
S_0x23dc6e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x23af7d0;
 .timescale -12 -12;
E_0x23aa770 .event anyedge, v0x23dd110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23dd110_0;
    %nor/r;
    %assign/vec4 v0x23dd110_0, 0;
    %wait E_0x23aa770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23da7e0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23db200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23db2a0_0, 0;
    %assign/vec4 v0x23db390_0, 0;
    %wait E_0x23aa2b0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23959f0;
    %load/vec4 v0x23db390_0;
    %load/vec4 v0x23db2a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23db200_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23db200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23db2a0_0, 0;
    %assign/vec4 v0x23db390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x23aa2b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23dadc0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23aa520;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x23db200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23db2a0_0, 0;
    %assign/vec4 v0x23db390_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x23af7d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dce90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23dd110_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23af7d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23dce90_0;
    %inv;
    %store/vec4 v0x23dce90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23af7d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23dafc0_0, v0x23dd270_0, v0x23dd6f0_0, v0x23dd540_0, v0x23dd4a0_0, v0x23dcfd0_0, v0x23dcf30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23af7d0;
T_7 ;
    %load/vec4 v0x23dd070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23dd070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23dd070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23dd070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23dd070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23dd070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23dd070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23af7d0;
T_8 ;
    %wait E_0x23aa520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23dd070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23dd070_0, 4, 32;
    %load/vec4 v0x23dd1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23dd070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23dd070_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23dd070_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23dd070_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23dcfd0_0;
    %load/vec4 v0x23dcfd0_0;
    %load/vec4 v0x23dcf30_0;
    %xor;
    %load/vec4 v0x23dcfd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23dd070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23dd070_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23dd070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23dd070_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/truthtable1/iter0/response1/top_module.sv";
