#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024959cc4290 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000024959d46b10_0 .net "PC", 31 0, v0000024959cfab30_0;  1 drivers
v0000024959d46e30_0 .var "clk", 0 0;
v0000024959d464d0_0 .net "clkout", 0 0, L_0000024959d48970;  1 drivers
v0000024959d46f70_0 .net "cycles_consumed", 31 0, v0000024959d43910_0;  1 drivers
v0000024959d47010_0 .var "rst", 0 0;
S_0000024959c640c0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000024959cc4290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000024959ce5b20 .param/l "RType" 0 4 2, C4<000000>;
P_0000024959ce5b58 .param/l "add" 0 4 5, C4<100000>;
P_0000024959ce5b90 .param/l "addi" 0 4 8, C4<001000>;
P_0000024959ce5bc8 .param/l "addu" 0 4 5, C4<100001>;
P_0000024959ce5c00 .param/l "and_" 0 4 5, C4<100100>;
P_0000024959ce5c38 .param/l "andi" 0 4 8, C4<001100>;
P_0000024959ce5c70 .param/l "beq" 0 4 10, C4<000100>;
P_0000024959ce5ca8 .param/l "bne" 0 4 10, C4<000101>;
P_0000024959ce5ce0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000024959ce5d18 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024959ce5d50 .param/l "j" 0 4 12, C4<000010>;
P_0000024959ce5d88 .param/l "jal" 0 4 12, C4<000011>;
P_0000024959ce5dc0 .param/l "jr" 0 4 6, C4<001000>;
P_0000024959ce5df8 .param/l "lw" 0 4 8, C4<100011>;
P_0000024959ce5e30 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024959ce5e68 .param/l "or_" 0 4 5, C4<100101>;
P_0000024959ce5ea0 .param/l "ori" 0 4 8, C4<001101>;
P_0000024959ce5ed8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024959ce5f10 .param/l "sll" 0 4 6, C4<000000>;
P_0000024959ce5f48 .param/l "slt" 0 4 5, C4<101010>;
P_0000024959ce5f80 .param/l "slti" 0 4 8, C4<101010>;
P_0000024959ce5fb8 .param/l "srl" 0 4 6, C4<000010>;
P_0000024959ce5ff0 .param/l "sub" 0 4 5, C4<100010>;
P_0000024959ce6028 .param/l "subu" 0 4 5, C4<100011>;
P_0000024959ce6060 .param/l "sw" 0 4 8, C4<101011>;
P_0000024959ce6098 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024959ce60d0 .param/l "xori" 0 4 8, C4<001110>;
L_0000024959d482e0 .functor NOT 1, v0000024959d47010_0, C4<0>, C4<0>, C4<0>;
L_0000024959d48200 .functor NOT 1, v0000024959d47010_0, C4<0>, C4<0>, C4<0>;
L_0000024959d48270 .functor NOT 1, v0000024959d47010_0, C4<0>, C4<0>, C4<0>;
L_0000024959d487b0 .functor NOT 1, v0000024959d47010_0, C4<0>, C4<0>, C4<0>;
L_0000024959d48890 .functor NOT 1, v0000024959d47010_0, C4<0>, C4<0>, C4<0>;
L_0000024959d48820 .functor NOT 1, v0000024959d47010_0, C4<0>, C4<0>, C4<0>;
L_0000024959d48900 .functor NOT 1, v0000024959d47010_0, C4<0>, C4<0>, C4<0>;
L_0000024959d48660 .functor NOT 1, v0000024959d47010_0, C4<0>, C4<0>, C4<0>;
L_0000024959d48970 .functor OR 1, v0000024959d46e30_0, v0000024959cc8850_0, C4<0>, C4<0>;
L_0000024959d484a0 .functor OR 1, L_0000024959d473d0, L_0000024959d46a70, C4<0>, C4<0>;
L_0000024959d489e0 .functor AND 1, L_0000024959d46250, L_0000024959d46d90, C4<1>, C4<1>;
L_0000024959d48430 .functor NOT 1, v0000024959d47010_0, C4<0>, C4<0>, C4<0>;
L_0000024959d48ba0 .functor OR 1, L_0000024959da5200, L_0000024959da6b00, C4<0>, C4<0>;
L_0000024959d485f0 .functor OR 1, L_0000024959d48ba0, L_0000024959da4e40, C4<0>, C4<0>;
L_0000024959d47cc0 .functor OR 1, L_0000024959da4da0, L_0000024959da57a0, C4<0>, C4<0>;
L_0000024959d47fd0 .functor AND 1, L_0000024959da5ac0, L_0000024959d47cc0, C4<1>, C4<1>;
L_0000024959d47f60 .functor OR 1, L_0000024959da5d40, L_0000024959da55c0, C4<0>, C4<0>;
L_0000024959d48040 .functor AND 1, L_0000024959da5520, L_0000024959d47f60, C4<1>, C4<1>;
L_0000024959d47da0 .functor NOT 1, L_0000024959d48970, C4<0>, C4<0>, C4<0>;
v0000024959cfb170_0 .net "ALUOp", 3 0, v0000024959cc80d0_0;  1 drivers
v0000024959cfb490_0 .net "ALUResult", 31 0, v0000024959cf9160_0;  1 drivers
v0000024959cfa810_0 .net "ALUSrc", 0 0, v0000024959cc85d0_0;  1 drivers
v0000024959cfb0d0_0 .net "ALUin2", 31 0, L_0000024959da6ba0;  1 drivers
v0000024959cfc070_0 .net "MemReadEn", 0 0, v0000024959cc6c30_0;  1 drivers
v0000024959cfabd0_0 .net "MemWriteEn", 0 0, v0000024959cc8710_0;  1 drivers
v0000024959cfae50_0 .net "MemtoReg", 0 0, v0000024959cc71d0_0;  1 drivers
v0000024959cfa310_0 .net "PC", 31 0, v0000024959cfab30_0;  alias, 1 drivers
v0000024959cfbad0_0 .net "PCPlus1", 31 0, L_0000024959d469d0;  1 drivers
v0000024959cfa450_0 .net "PCsrc", 1 0, v0000024959cf9d40_0;  1 drivers
v0000024959cfa6d0_0 .net "RegDst", 0 0, v0000024959cc7590_0;  1 drivers
v0000024959cfb7b0_0 .net "RegWriteEn", 0 0, v0000024959cc74f0_0;  1 drivers
v0000024959cfb530_0 .net "WriteRegister", 4 0, L_0000024959da58e0;  1 drivers
v0000024959cfb850_0 .net *"_ivl_0", 0 0, L_0000024959d482e0;  1 drivers
L_0000024959d48cd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024959cfbb70_0 .net/2u *"_ivl_10", 4 0, L_0000024959d48cd0;  1 drivers
L_0000024959d490c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfa3b0_0 .net *"_ivl_101", 15 0, L_0000024959d490c0;  1 drivers
v0000024959cfb710_0 .net *"_ivl_102", 31 0, L_0000024959d47790;  1 drivers
L_0000024959d49108 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfb5d0_0 .net *"_ivl_105", 25 0, L_0000024959d49108;  1 drivers
L_0000024959d49150 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfad10_0 .net/2u *"_ivl_106", 31 0, L_0000024959d49150;  1 drivers
v0000024959cfb670_0 .net *"_ivl_108", 0 0, L_0000024959d46250;  1 drivers
L_0000024959d49198 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000024959cfbc10_0 .net/2u *"_ivl_110", 5 0, L_0000024959d49198;  1 drivers
v0000024959cfbf30_0 .net *"_ivl_112", 0 0, L_0000024959d46d90;  1 drivers
v0000024959cfa630_0 .net *"_ivl_115", 0 0, L_0000024959d489e0;  1 drivers
v0000024959cfac70_0 .net *"_ivl_116", 47 0, L_0000024959d47830;  1 drivers
L_0000024959d491e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfadb0_0 .net *"_ivl_119", 15 0, L_0000024959d491e0;  1 drivers
L_0000024959d48d18 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024959cfb8f0_0 .net/2u *"_ivl_12", 5 0, L_0000024959d48d18;  1 drivers
v0000024959cfb210_0 .net *"_ivl_120", 47 0, L_0000024959d47970;  1 drivers
L_0000024959d49228 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfbcb0_0 .net *"_ivl_123", 15 0, L_0000024959d49228;  1 drivers
v0000024959cfbd50_0 .net *"_ivl_125", 0 0, L_0000024959d45e90;  1 drivers
v0000024959cfaef0_0 .net *"_ivl_126", 31 0, L_0000024959d47a10;  1 drivers
v0000024959cfaf90_0 .net *"_ivl_128", 47 0, L_0000024959d47ab0;  1 drivers
v0000024959cfbe90_0 .net *"_ivl_130", 47 0, L_0000024959d47b50;  1 drivers
v0000024959cfa4f0_0 .net *"_ivl_132", 47 0, L_0000024959d45df0;  1 drivers
v0000024959cfa590_0 .net *"_ivl_134", 47 0, L_0000024959d45f30;  1 drivers
L_0000024959d49270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024959cfa770_0 .net/2u *"_ivl_138", 1 0, L_0000024959d49270;  1 drivers
v0000024959cfb2b0_0 .net *"_ivl_14", 0 0, L_0000024959d47510;  1 drivers
v0000024959cfba30_0 .net *"_ivl_140", 0 0, L_0000024959d46070;  1 drivers
L_0000024959d492b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024959cfb350_0 .net/2u *"_ivl_142", 1 0, L_0000024959d492b8;  1 drivers
v0000024959cfb990_0 .net *"_ivl_144", 0 0, L_0000024959d46110;  1 drivers
L_0000024959d49300 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024959cfbdf0_0 .net/2u *"_ivl_146", 1 0, L_0000024959d49300;  1 drivers
v0000024959cfb030_0 .net *"_ivl_148", 0 0, L_0000024959da69c0;  1 drivers
L_0000024959d49348 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000024959cfbfd0_0 .net/2u *"_ivl_150", 31 0, L_0000024959d49348;  1 drivers
L_0000024959d49390 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000024959cfa8b0_0 .net/2u *"_ivl_152", 31 0, L_0000024959d49390;  1 drivers
v0000024959cfa950_0 .net *"_ivl_154", 31 0, L_0000024959da64c0;  1 drivers
v0000024959cfb3f0_0 .net *"_ivl_156", 31 0, L_0000024959da52a0;  1 drivers
L_0000024959d48d60 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000024959cfc5a0_0 .net/2u *"_ivl_16", 4 0, L_0000024959d48d60;  1 drivers
v0000024959cfc960_0 .net *"_ivl_160", 0 0, L_0000024959d48430;  1 drivers
L_0000024959d49420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfc320_0 .net/2u *"_ivl_162", 31 0, L_0000024959d49420;  1 drivers
L_0000024959d494f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000024959cfd9a0_0 .net/2u *"_ivl_166", 5 0, L_0000024959d494f8;  1 drivers
v0000024959cfdcc0_0 .net *"_ivl_168", 0 0, L_0000024959da5200;  1 drivers
L_0000024959d49540 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000024959cfd540_0 .net/2u *"_ivl_170", 5 0, L_0000024959d49540;  1 drivers
v0000024959cfdea0_0 .net *"_ivl_172", 0 0, L_0000024959da6b00;  1 drivers
v0000024959cfd7c0_0 .net *"_ivl_175", 0 0, L_0000024959d48ba0;  1 drivers
L_0000024959d49588 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000024959cfcbe0_0 .net/2u *"_ivl_176", 5 0, L_0000024959d49588;  1 drivers
v0000024959cfcfa0_0 .net *"_ivl_178", 0 0, L_0000024959da4e40;  1 drivers
v0000024959cfcdc0_0 .net *"_ivl_181", 0 0, L_0000024959d485f0;  1 drivers
L_0000024959d495d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfd5e0_0 .net/2u *"_ivl_182", 15 0, L_0000024959d495d0;  1 drivers
v0000024959cfc3c0_0 .net *"_ivl_184", 31 0, L_0000024959da6560;  1 drivers
v0000024959cfdc20_0 .net *"_ivl_187", 0 0, L_0000024959da5340;  1 drivers
v0000024959cfce60_0 .net *"_ivl_188", 15 0, L_0000024959da6380;  1 drivers
v0000024959cfdd60_0 .net *"_ivl_19", 4 0, L_0000024959d46390;  1 drivers
v0000024959cfd040_0 .net *"_ivl_190", 31 0, L_0000024959da5f20;  1 drivers
v0000024959cfd860_0 .net *"_ivl_194", 31 0, L_0000024959da5480;  1 drivers
L_0000024959d49618 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfd0e0_0 .net *"_ivl_197", 25 0, L_0000024959d49618;  1 drivers
L_0000024959d49660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfcaa0_0 .net/2u *"_ivl_198", 31 0, L_0000024959d49660;  1 drivers
L_0000024959d48c88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfd180_0 .net/2u *"_ivl_2", 5 0, L_0000024959d48c88;  1 drivers
v0000024959cfc280_0 .net *"_ivl_20", 4 0, L_0000024959d47330;  1 drivers
v0000024959cfd720_0 .net *"_ivl_200", 0 0, L_0000024959da5ac0;  1 drivers
L_0000024959d496a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfc820_0 .net/2u *"_ivl_202", 5 0, L_0000024959d496a8;  1 drivers
v0000024959cfc6e0_0 .net *"_ivl_204", 0 0, L_0000024959da4da0;  1 drivers
L_0000024959d496f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024959cfd900_0 .net/2u *"_ivl_206", 5 0, L_0000024959d496f0;  1 drivers
v0000024959cfc1e0_0 .net *"_ivl_208", 0 0, L_0000024959da57a0;  1 drivers
v0000024959cfd2c0_0 .net *"_ivl_211", 0 0, L_0000024959d47cc0;  1 drivers
v0000024959cfda40_0 .net *"_ivl_213", 0 0, L_0000024959d47fd0;  1 drivers
L_0000024959d49738 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024959cfcb40_0 .net/2u *"_ivl_214", 5 0, L_0000024959d49738;  1 drivers
v0000024959cfd220_0 .net *"_ivl_216", 0 0, L_0000024959da5ca0;  1 drivers
L_0000024959d49780 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024959cfcc80_0 .net/2u *"_ivl_218", 31 0, L_0000024959d49780;  1 drivers
v0000024959cfd400_0 .net *"_ivl_220", 31 0, L_0000024959da4ee0;  1 drivers
v0000024959cfcf00_0 .net *"_ivl_224", 31 0, L_0000024959da6600;  1 drivers
L_0000024959d497c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfd4a0_0 .net *"_ivl_227", 25 0, L_0000024959d497c8;  1 drivers
L_0000024959d49810 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfd360_0 .net/2u *"_ivl_228", 31 0, L_0000024959d49810;  1 drivers
v0000024959cfd680_0 .net *"_ivl_230", 0 0, L_0000024959da5520;  1 drivers
L_0000024959d49858 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024959cfde00_0 .net/2u *"_ivl_232", 5 0, L_0000024959d49858;  1 drivers
v0000024959cfc460_0 .net *"_ivl_234", 0 0, L_0000024959da5d40;  1 drivers
L_0000024959d498a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024959cfdae0_0 .net/2u *"_ivl_236", 5 0, L_0000024959d498a0;  1 drivers
v0000024959cfdf40_0 .net *"_ivl_238", 0 0, L_0000024959da55c0;  1 drivers
v0000024959cfdb80_0 .net *"_ivl_24", 0 0, L_0000024959d48270;  1 drivers
v0000024959cfdfe0_0 .net *"_ivl_241", 0 0, L_0000024959d47f60;  1 drivers
v0000024959cfe080_0 .net *"_ivl_243", 0 0, L_0000024959d48040;  1 drivers
L_0000024959d498e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024959cfc500_0 .net/2u *"_ivl_244", 5 0, L_0000024959d498e8;  1 drivers
v0000024959cfc640_0 .net *"_ivl_246", 0 0, L_0000024959da4d00;  1 drivers
v0000024959cfc780_0 .net *"_ivl_248", 31 0, L_0000024959da5de0;  1 drivers
L_0000024959d48da8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024959cfc8c0_0 .net/2u *"_ivl_26", 4 0, L_0000024959d48da8;  1 drivers
v0000024959cfca00_0 .net *"_ivl_29", 4 0, L_0000024959d478d0;  1 drivers
v0000024959cfcd20_0 .net *"_ivl_32", 0 0, L_0000024959d487b0;  1 drivers
L_0000024959d48df0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024959d446d0_0 .net/2u *"_ivl_34", 4 0, L_0000024959d48df0;  1 drivers
v0000024959d44130_0 .net *"_ivl_37", 4 0, L_0000024959d46c50;  1 drivers
v0000024959d44950_0 .net *"_ivl_40", 0 0, L_0000024959d48890;  1 drivers
L_0000024959d48e38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959d44b30_0 .net/2u *"_ivl_42", 15 0, L_0000024959d48e38;  1 drivers
v0000024959d44090_0 .net *"_ivl_45", 15 0, L_0000024959d45d50;  1 drivers
v0000024959d43370_0 .net *"_ivl_48", 0 0, L_0000024959d48820;  1 drivers
v0000024959d44450_0 .net *"_ivl_5", 5 0, L_0000024959d46610;  1 drivers
L_0000024959d48e80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959d43410_0 .net/2u *"_ivl_50", 36 0, L_0000024959d48e80;  1 drivers
L_0000024959d48ec8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959d43230_0 .net/2u *"_ivl_52", 31 0, L_0000024959d48ec8;  1 drivers
v0000024959d43190_0 .net *"_ivl_55", 4 0, L_0000024959d46cf0;  1 drivers
v0000024959d44770_0 .net *"_ivl_56", 36 0, L_0000024959d475b0;  1 drivers
v0000024959d43e10_0 .net *"_ivl_58", 36 0, L_0000024959d461b0;  1 drivers
v0000024959d42d30_0 .net *"_ivl_62", 0 0, L_0000024959d48900;  1 drivers
L_0000024959d48f10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024959d430f0_0 .net/2u *"_ivl_64", 5 0, L_0000024959d48f10;  1 drivers
v0000024959d44590_0 .net *"_ivl_67", 5 0, L_0000024959d466b0;  1 drivers
v0000024959d439b0_0 .net *"_ivl_70", 0 0, L_0000024959d48660;  1 drivers
L_0000024959d48f58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959d43c30_0 .net/2u *"_ivl_72", 57 0, L_0000024959d48f58;  1 drivers
L_0000024959d48fa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959d441d0_0 .net/2u *"_ivl_74", 31 0, L_0000024959d48fa0;  1 drivers
v0000024959d44310_0 .net *"_ivl_77", 25 0, L_0000024959d47150;  1 drivers
v0000024959d43550_0 .net *"_ivl_78", 57 0, L_0000024959d47290;  1 drivers
v0000024959d44810_0 .net *"_ivl_8", 0 0, L_0000024959d48200;  1 drivers
v0000024959d437d0_0 .net *"_ivl_80", 57 0, L_0000024959d46430;  1 drivers
L_0000024959d48fe8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024959d44630_0 .net/2u *"_ivl_84", 31 0, L_0000024959d48fe8;  1 drivers
L_0000024959d49030 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024959d432d0_0 .net/2u *"_ivl_88", 5 0, L_0000024959d49030;  1 drivers
v0000024959d448b0_0 .net *"_ivl_90", 0 0, L_0000024959d473d0;  1 drivers
L_0000024959d49078 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024959d443b0_0 .net/2u *"_ivl_92", 5 0, L_0000024959d49078;  1 drivers
v0000024959d44270_0 .net *"_ivl_94", 0 0, L_0000024959d46a70;  1 drivers
v0000024959d42c90_0 .net *"_ivl_97", 0 0, L_0000024959d484a0;  1 drivers
v0000024959d42dd0_0 .net *"_ivl_98", 47 0, L_0000024959d47470;  1 drivers
v0000024959d434b0_0 .net "adderResult", 31 0, L_0000024959d45fd0;  1 drivers
v0000024959d449f0_0 .net "address", 31 0, L_0000024959d467f0;  1 drivers
v0000024959d42e70_0 .net "clk", 0 0, L_0000024959d48970;  alias, 1 drivers
v0000024959d43910_0 .var "cycles_consumed", 31 0;
o0000024959d01048 .functor BUFZ 1, C4<z>; HiZ drive
v0000024959d42f10_0 .net "excep_flag", 0 0, o0000024959d01048;  0 drivers
v0000024959d43050_0 .net "extImm", 31 0, L_0000024959da67e0;  1 drivers
v0000024959d42fb0_0 .net "funct", 5 0, L_0000024959d46ed0;  1 drivers
v0000024959d43d70_0 .net "hlt", 0 0, v0000024959cc8850_0;  1 drivers
v0000024959d43690_0 .net "imm", 15 0, L_0000024959d470b0;  1 drivers
v0000024959d43a50_0 .net "immediate", 31 0, L_0000024959da6920;  1 drivers
v0000024959d435f0_0 .net "input_clk", 0 0, v0000024959d46e30_0;  1 drivers
v0000024959d44a90_0 .net "instruction", 31 0, L_0000024959da5160;  1 drivers
v0000024959d43f50_0 .net "memoryReadData", 31 0, v0000024959cf84e0_0;  1 drivers
v0000024959d43730_0 .net "nextPC", 31 0, L_0000024959da6880;  1 drivers
v0000024959d43870_0 .net "opcode", 5 0, L_0000024959d45cb0;  1 drivers
v0000024959d43af0_0 .net "rd", 4 0, L_0000024959d46930;  1 drivers
v0000024959d444f0_0 .net "readData1", 31 0, L_0000024959d48ac0;  1 drivers
v0000024959d43b90_0 .net "readData1_w", 31 0, L_0000024959da5840;  1 drivers
v0000024959d43cd0_0 .net "readData2", 31 0, L_0000024959d48b30;  1 drivers
v0000024959d43eb0_0 .net "rs", 4 0, L_0000024959d46bb0;  1 drivers
v0000024959d43ff0_0 .net "rst", 0 0, v0000024959d47010_0;  1 drivers
v0000024959d462f0_0 .net "rt", 4 0, L_0000024959d476f0;  1 drivers
v0000024959d46890_0 .net "shamt", 31 0, L_0000024959d47650;  1 drivers
v0000024959d471f0_0 .net "wire_instruction", 31 0, L_0000024959d48a50;  1 drivers
v0000024959d46570_0 .net "writeData", 31 0, L_0000024959da5980;  1 drivers
v0000024959d46750_0 .net "zero", 0 0, L_0000024959da5fc0;  1 drivers
L_0000024959d46610 .part L_0000024959da5160, 26, 6;
L_0000024959d45cb0 .functor MUXZ 6, L_0000024959d46610, L_0000024959d48c88, L_0000024959d482e0, C4<>;
L_0000024959d47510 .cmp/eq 6, L_0000024959d45cb0, L_0000024959d48d18;
L_0000024959d46390 .part L_0000024959da5160, 11, 5;
L_0000024959d47330 .functor MUXZ 5, L_0000024959d46390, L_0000024959d48d60, L_0000024959d47510, C4<>;
L_0000024959d46930 .functor MUXZ 5, L_0000024959d47330, L_0000024959d48cd0, L_0000024959d48200, C4<>;
L_0000024959d478d0 .part L_0000024959da5160, 21, 5;
L_0000024959d46bb0 .functor MUXZ 5, L_0000024959d478d0, L_0000024959d48da8, L_0000024959d48270, C4<>;
L_0000024959d46c50 .part L_0000024959da5160, 16, 5;
L_0000024959d476f0 .functor MUXZ 5, L_0000024959d46c50, L_0000024959d48df0, L_0000024959d487b0, C4<>;
L_0000024959d45d50 .part L_0000024959da5160, 0, 16;
L_0000024959d470b0 .functor MUXZ 16, L_0000024959d45d50, L_0000024959d48e38, L_0000024959d48890, C4<>;
L_0000024959d46cf0 .part L_0000024959da5160, 6, 5;
L_0000024959d475b0 .concat [ 5 32 0 0], L_0000024959d46cf0, L_0000024959d48ec8;
L_0000024959d461b0 .functor MUXZ 37, L_0000024959d475b0, L_0000024959d48e80, L_0000024959d48820, C4<>;
L_0000024959d47650 .part L_0000024959d461b0, 0, 32;
L_0000024959d466b0 .part L_0000024959da5160, 0, 6;
L_0000024959d46ed0 .functor MUXZ 6, L_0000024959d466b0, L_0000024959d48f10, L_0000024959d48900, C4<>;
L_0000024959d47150 .part L_0000024959da5160, 0, 26;
L_0000024959d47290 .concat [ 26 32 0 0], L_0000024959d47150, L_0000024959d48fa0;
L_0000024959d46430 .functor MUXZ 58, L_0000024959d47290, L_0000024959d48f58, L_0000024959d48660, C4<>;
L_0000024959d467f0 .part L_0000024959d46430, 0, 32;
L_0000024959d469d0 .arith/sum 32, v0000024959cfab30_0, L_0000024959d48fe8;
L_0000024959d473d0 .cmp/eq 6, L_0000024959d45cb0, L_0000024959d49030;
L_0000024959d46a70 .cmp/eq 6, L_0000024959d45cb0, L_0000024959d49078;
L_0000024959d47470 .concat [ 32 16 0 0], L_0000024959d467f0, L_0000024959d490c0;
L_0000024959d47790 .concat [ 6 26 0 0], L_0000024959d45cb0, L_0000024959d49108;
L_0000024959d46250 .cmp/eq 32, L_0000024959d47790, L_0000024959d49150;
L_0000024959d46d90 .cmp/eq 6, L_0000024959d46ed0, L_0000024959d49198;
L_0000024959d47830 .concat [ 32 16 0 0], L_0000024959d48ac0, L_0000024959d491e0;
L_0000024959d47970 .concat [ 32 16 0 0], v0000024959cfab30_0, L_0000024959d49228;
L_0000024959d45e90 .part L_0000024959d470b0, 15, 1;
LS_0000024959d47a10_0_0 .concat [ 1 1 1 1], L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90;
LS_0000024959d47a10_0_4 .concat [ 1 1 1 1], L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90;
LS_0000024959d47a10_0_8 .concat [ 1 1 1 1], L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90;
LS_0000024959d47a10_0_12 .concat [ 1 1 1 1], L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90;
LS_0000024959d47a10_0_16 .concat [ 1 1 1 1], L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90;
LS_0000024959d47a10_0_20 .concat [ 1 1 1 1], L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90;
LS_0000024959d47a10_0_24 .concat [ 1 1 1 1], L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90;
LS_0000024959d47a10_0_28 .concat [ 1 1 1 1], L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90, L_0000024959d45e90;
LS_0000024959d47a10_1_0 .concat [ 4 4 4 4], LS_0000024959d47a10_0_0, LS_0000024959d47a10_0_4, LS_0000024959d47a10_0_8, LS_0000024959d47a10_0_12;
LS_0000024959d47a10_1_4 .concat [ 4 4 4 4], LS_0000024959d47a10_0_16, LS_0000024959d47a10_0_20, LS_0000024959d47a10_0_24, LS_0000024959d47a10_0_28;
L_0000024959d47a10 .concat [ 16 16 0 0], LS_0000024959d47a10_1_0, LS_0000024959d47a10_1_4;
L_0000024959d47ab0 .concat [ 16 32 0 0], L_0000024959d470b0, L_0000024959d47a10;
L_0000024959d47b50 .arith/sum 48, L_0000024959d47970, L_0000024959d47ab0;
L_0000024959d45df0 .functor MUXZ 48, L_0000024959d47b50, L_0000024959d47830, L_0000024959d489e0, C4<>;
L_0000024959d45f30 .functor MUXZ 48, L_0000024959d45df0, L_0000024959d47470, L_0000024959d484a0, C4<>;
L_0000024959d45fd0 .part L_0000024959d45f30, 0, 32;
L_0000024959d46070 .cmp/eq 2, v0000024959cf9d40_0, L_0000024959d49270;
L_0000024959d46110 .cmp/eq 2, v0000024959cf9d40_0, L_0000024959d492b8;
L_0000024959da69c0 .cmp/eq 2, v0000024959cf9d40_0, L_0000024959d49300;
L_0000024959da64c0 .functor MUXZ 32, L_0000024959d49390, L_0000024959d49348, L_0000024959da69c0, C4<>;
L_0000024959da52a0 .functor MUXZ 32, L_0000024959da64c0, L_0000024959d45fd0, L_0000024959d46110, C4<>;
L_0000024959da6880 .functor MUXZ 32, L_0000024959da52a0, L_0000024959d469d0, L_0000024959d46070, C4<>;
L_0000024959da5160 .functor MUXZ 32, L_0000024959d48a50, L_0000024959d49420, L_0000024959d48430, C4<>;
L_0000024959da5200 .cmp/eq 6, L_0000024959d45cb0, L_0000024959d494f8;
L_0000024959da6b00 .cmp/eq 6, L_0000024959d45cb0, L_0000024959d49540;
L_0000024959da4e40 .cmp/eq 6, L_0000024959d45cb0, L_0000024959d49588;
L_0000024959da6560 .concat [ 16 16 0 0], L_0000024959d470b0, L_0000024959d495d0;
L_0000024959da5340 .part L_0000024959d470b0, 15, 1;
LS_0000024959da6380_0_0 .concat [ 1 1 1 1], L_0000024959da5340, L_0000024959da5340, L_0000024959da5340, L_0000024959da5340;
LS_0000024959da6380_0_4 .concat [ 1 1 1 1], L_0000024959da5340, L_0000024959da5340, L_0000024959da5340, L_0000024959da5340;
LS_0000024959da6380_0_8 .concat [ 1 1 1 1], L_0000024959da5340, L_0000024959da5340, L_0000024959da5340, L_0000024959da5340;
LS_0000024959da6380_0_12 .concat [ 1 1 1 1], L_0000024959da5340, L_0000024959da5340, L_0000024959da5340, L_0000024959da5340;
L_0000024959da6380 .concat [ 4 4 4 4], LS_0000024959da6380_0_0, LS_0000024959da6380_0_4, LS_0000024959da6380_0_8, LS_0000024959da6380_0_12;
L_0000024959da5f20 .concat [ 16 16 0 0], L_0000024959d470b0, L_0000024959da6380;
L_0000024959da67e0 .functor MUXZ 32, L_0000024959da5f20, L_0000024959da6560, L_0000024959d485f0, C4<>;
L_0000024959da5480 .concat [ 6 26 0 0], L_0000024959d45cb0, L_0000024959d49618;
L_0000024959da5ac0 .cmp/eq 32, L_0000024959da5480, L_0000024959d49660;
L_0000024959da4da0 .cmp/eq 6, L_0000024959d46ed0, L_0000024959d496a8;
L_0000024959da57a0 .cmp/eq 6, L_0000024959d46ed0, L_0000024959d496f0;
L_0000024959da5ca0 .cmp/eq 6, L_0000024959d45cb0, L_0000024959d49738;
L_0000024959da4ee0 .functor MUXZ 32, L_0000024959da67e0, L_0000024959d49780, L_0000024959da5ca0, C4<>;
L_0000024959da6920 .functor MUXZ 32, L_0000024959da4ee0, L_0000024959d47650, L_0000024959d47fd0, C4<>;
L_0000024959da6600 .concat [ 6 26 0 0], L_0000024959d45cb0, L_0000024959d497c8;
L_0000024959da5520 .cmp/eq 32, L_0000024959da6600, L_0000024959d49810;
L_0000024959da5d40 .cmp/eq 6, L_0000024959d46ed0, L_0000024959d49858;
L_0000024959da55c0 .cmp/eq 6, L_0000024959d46ed0, L_0000024959d498a0;
L_0000024959da4d00 .cmp/eq 6, L_0000024959d45cb0, L_0000024959d498e8;
L_0000024959da5de0 .functor MUXZ 32, L_0000024959d48ac0, v0000024959cfab30_0, L_0000024959da4d00, C4<>;
L_0000024959da5840 .functor MUXZ 32, L_0000024959da5de0, L_0000024959d48b30, L_0000024959d48040, C4<>;
S_0000024959c64250 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000024959c640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024959cd7650 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024959d47d30 .functor NOT 1, v0000024959cc85d0_0, C4<0>, C4<0>, C4<0>;
v0000024959cc7770_0 .net *"_ivl_0", 0 0, L_0000024959d47d30;  1 drivers
v0000024959cc8490_0 .net "in1", 31 0, L_0000024959d48b30;  alias, 1 drivers
v0000024959cc7f90_0 .net "in2", 31 0, L_0000024959da6920;  alias, 1 drivers
v0000024959cc7130_0 .net "out", 31 0, L_0000024959da6ba0;  alias, 1 drivers
v0000024959cc7630_0 .net "s", 0 0, v0000024959cc85d0_0;  alias, 1 drivers
L_0000024959da6ba0 .functor MUXZ 32, L_0000024959da6920, L_0000024959d48b30, L_0000024959d47d30, C4<>;
S_0000024959c129c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000024959c640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000024959d380a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000024959d380d8 .param/l "add" 0 4 5, C4<100000>;
P_0000024959d38110 .param/l "addi" 0 4 8, C4<001000>;
P_0000024959d38148 .param/l "addu" 0 4 5, C4<100001>;
P_0000024959d38180 .param/l "and_" 0 4 5, C4<100100>;
P_0000024959d381b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000024959d381f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024959d38228 .param/l "bne" 0 4 10, C4<000101>;
P_0000024959d38260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024959d38298 .param/l "j" 0 4 12, C4<000010>;
P_0000024959d382d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000024959d38308 .param/l "jr" 0 4 6, C4<001000>;
P_0000024959d38340 .param/l "lw" 0 4 8, C4<100011>;
P_0000024959d38378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024959d383b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000024959d383e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000024959d38420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024959d38458 .param/l "sll" 0 4 6, C4<000000>;
P_0000024959d38490 .param/l "slt" 0 4 5, C4<101010>;
P_0000024959d384c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000024959d38500 .param/l "srl" 0 4 6, C4<000010>;
P_0000024959d38538 .param/l "sub" 0 4 5, C4<100010>;
P_0000024959d38570 .param/l "subu" 0 4 5, C4<100011>;
P_0000024959d385a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000024959d385e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024959d38618 .param/l "xori" 0 4 8, C4<001110>;
v0000024959cc80d0_0 .var "ALUOp", 3 0;
v0000024959cc85d0_0 .var "ALUSrc", 0 0;
v0000024959cc6c30_0 .var "MemReadEn", 0 0;
v0000024959cc8710_0 .var "MemWriteEn", 0 0;
v0000024959cc71d0_0 .var "MemtoReg", 0 0;
v0000024959cc7590_0 .var "RegDst", 0 0;
v0000024959cc74f0_0 .var "RegWriteEn", 0 0;
v0000024959cc7270_0 .net "funct", 5 0, L_0000024959d46ed0;  alias, 1 drivers
v0000024959cc8850_0 .var "hlt", 0 0;
v0000024959cc87b0_0 .net "opcode", 5 0, L_0000024959d45cb0;  alias, 1 drivers
v0000024959cc6cd0_0 .net "rst", 0 0, v0000024959d47010_0;  alias, 1 drivers
E_0000024959cd6f90 .event anyedge, v0000024959cc6cd0_0, v0000024959cc87b0_0, v0000024959cc7270_0;
S_0000024959c12b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000024959c640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000024959cd7450 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000024959d48a50 .functor BUFZ 32, L_0000024959da5020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024959cc6d70_0 .net "Data_Out", 31 0, L_0000024959d48a50;  alias, 1 drivers
v0000024959cc6ff0 .array "InstMem", 0 1023, 31 0;
v0000024959cc73b0_0 .net *"_ivl_0", 31 0, L_0000024959da5020;  1 drivers
v0000024959cc76d0_0 .net *"_ivl_3", 9 0, L_0000024959da5c00;  1 drivers
v0000024959cc7950_0 .net *"_ivl_4", 11 0, L_0000024959da50c0;  1 drivers
L_0000024959d493d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024959ca61a0_0 .net *"_ivl_7", 1 0, L_0000024959d493d8;  1 drivers
v0000024959ca6420_0 .net "addr", 31 0, v0000024959cfab30_0;  alias, 1 drivers
v0000024959cf9340_0 .var/i "i", 31 0;
L_0000024959da5020 .array/port v0000024959cc6ff0, L_0000024959da50c0;
L_0000024959da5c00 .part v0000024959cfab30_0, 0, 10;
L_0000024959da50c0 .concat [ 10 2 0 0], L_0000024959da5c00, L_0000024959d493d8;
S_0000024959c4d9e0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000024959c640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000024959d48ac0 .functor BUFZ 32, L_0000024959da66a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024959d48b30 .functor BUFZ 32, L_0000024959da6a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024959cf8760_0 .net *"_ivl_0", 31 0, L_0000024959da66a0;  1 drivers
v0000024959cf8260_0 .net *"_ivl_10", 6 0, L_0000024959da53e0;  1 drivers
L_0000024959d494b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024959cf9fc0_0 .net *"_ivl_13", 1 0, L_0000024959d494b0;  1 drivers
v0000024959cf8300_0 .net *"_ivl_2", 6 0, L_0000024959da6740;  1 drivers
L_0000024959d49468 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024959cf86c0_0 .net *"_ivl_5", 1 0, L_0000024959d49468;  1 drivers
v0000024959cf8bc0_0 .net *"_ivl_8", 31 0, L_0000024959da6a60;  1 drivers
v0000024959cf83a0_0 .net "clk", 0 0, L_0000024959d48970;  alias, 1 drivers
v0000024959cf9980_0 .var/i "i", 31 0;
v0000024959cf97a0_0 .net "readData1", 31 0, L_0000024959d48ac0;  alias, 1 drivers
v0000024959cf8ee0_0 .net "readData2", 31 0, L_0000024959d48b30;  alias, 1 drivers
v0000024959cf9b60_0 .net "readRegister1", 4 0, L_0000024959d46bb0;  alias, 1 drivers
v0000024959cf8b20_0 .net "readRegister2", 4 0, L_0000024959d476f0;  alias, 1 drivers
v0000024959cfa060 .array "registers", 31 0, 31 0;
v0000024959cf9840_0 .net "rst", 0 0, v0000024959d47010_0;  alias, 1 drivers
v0000024959cf8f80_0 .net "we", 0 0, v0000024959cc74f0_0;  alias, 1 drivers
v0000024959cf9660_0 .net "writeData", 31 0, L_0000024959da5980;  alias, 1 drivers
v0000024959cf8e40_0 .net "writeRegister", 4 0, L_0000024959da58e0;  alias, 1 drivers
E_0000024959cd71d0/0 .event negedge, v0000024959cc6cd0_0;
E_0000024959cd71d0/1 .event posedge, v0000024959cf83a0_0;
E_0000024959cd71d0 .event/or E_0000024959cd71d0/0, E_0000024959cd71d0/1;
L_0000024959da66a0 .array/port v0000024959cfa060, L_0000024959da6740;
L_0000024959da6740 .concat [ 5 2 0 0], L_0000024959d46bb0, L_0000024959d49468;
L_0000024959da6a60 .array/port v0000024959cfa060, L_0000024959da53e0;
L_0000024959da53e0 .concat [ 5 2 0 0], L_0000024959d476f0, L_0000024959d494b0;
S_0000024959c4db70 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000024959c4d9e0;
 .timescale 0 0;
v0000024959cf9c00_0 .var/i "i", 31 0;
S_0000024959c95e50 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000024959c640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000024959cd7a50 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000024959d48120 .functor NOT 1, v0000024959cc7590_0, C4<0>, C4<0>, C4<0>;
v0000024959cf8c60_0 .net *"_ivl_0", 0 0, L_0000024959d48120;  1 drivers
v0000024959cf89e0_0 .net "in1", 4 0, L_0000024959d476f0;  alias, 1 drivers
v0000024959cf9020_0 .net "in2", 4 0, L_0000024959d46930;  alias, 1 drivers
v0000024959cf8940_0 .net "out", 4 0, L_0000024959da58e0;  alias, 1 drivers
v0000024959cf8d00_0 .net "s", 0 0, v0000024959cc7590_0;  alias, 1 drivers
L_0000024959da58e0 .functor MUXZ 5, L_0000024959d46930, L_0000024959d476f0, L_0000024959d48120, C4<>;
S_0000024959c95fe0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000024959c640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024959cd6e50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024959d47e10 .functor NOT 1, v0000024959cc71d0_0, C4<0>, C4<0>, C4<0>;
v0000024959cf9a20_0 .net *"_ivl_0", 0 0, L_0000024959d47e10;  1 drivers
v0000024959cf95c0_0 .net "in1", 31 0, v0000024959cf9160_0;  alias, 1 drivers
v0000024959cf9ac0_0 .net "in2", 31 0, v0000024959cf84e0_0;  alias, 1 drivers
v0000024959cf8800_0 .net "out", 31 0, L_0000024959da5980;  alias, 1 drivers
v0000024959cf88a0_0 .net "s", 0 0, v0000024959cc71d0_0;  alias, 1 drivers
L_0000024959da5980 .functor MUXZ 32, v0000024959cf84e0_0, v0000024959cf9160_0, L_0000024959d47e10, C4<>;
S_0000024959c80880 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000024959c640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000024959c80a10 .param/l "ADD" 0 9 12, C4<0000>;
P_0000024959c80a48 .param/l "AND" 0 9 12, C4<0010>;
P_0000024959c80a80 .param/l "NOR" 0 9 12, C4<0101>;
P_0000024959c80ab8 .param/l "OR" 0 9 12, C4<0011>;
P_0000024959c80af0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000024959c80b28 .param/l "SLL" 0 9 12, C4<1000>;
P_0000024959c80b60 .param/l "SLT" 0 9 12, C4<0110>;
P_0000024959c80b98 .param/l "SRL" 0 9 12, C4<1001>;
P_0000024959c80bd0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000024959c80c08 .param/l "XOR" 0 9 12, C4<0100>;
P_0000024959c80c40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000024959c80c78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000024959d49930 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024959cf90c0_0 .net/2u *"_ivl_0", 31 0, L_0000024959d49930;  1 drivers
v0000024959cf8da0_0 .net "opSel", 3 0, v0000024959cc80d0_0;  alias, 1 drivers
v0000024959cf98e0_0 .net "operand1", 31 0, L_0000024959da5840;  alias, 1 drivers
v0000024959cf9ca0_0 .net "operand2", 31 0, L_0000024959da6ba0;  alias, 1 drivers
v0000024959cf9160_0 .var "result", 31 0;
v0000024959cf8a80_0 .net "zero", 0 0, L_0000024959da5fc0;  alias, 1 drivers
E_0000024959cd7950 .event anyedge, v0000024959cc80d0_0, v0000024959cf98e0_0, v0000024959cc7130_0;
L_0000024959da5fc0 .cmp/eq 32, v0000024959cf9160_0, L_0000024959d49930;
S_0000024959c46ac0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000024959c640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000024959d42680 .param/l "RType" 0 4 2, C4<000000>;
P_0000024959d426b8 .param/l "add" 0 4 5, C4<100000>;
P_0000024959d426f0 .param/l "addi" 0 4 8, C4<001000>;
P_0000024959d42728 .param/l "addu" 0 4 5, C4<100001>;
P_0000024959d42760 .param/l "and_" 0 4 5, C4<100100>;
P_0000024959d42798 .param/l "andi" 0 4 8, C4<001100>;
P_0000024959d427d0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024959d42808 .param/l "bne" 0 4 10, C4<000101>;
P_0000024959d42840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024959d42878 .param/l "j" 0 4 12, C4<000010>;
P_0000024959d428b0 .param/l "jal" 0 4 12, C4<000011>;
P_0000024959d428e8 .param/l "jr" 0 4 6, C4<001000>;
P_0000024959d42920 .param/l "lw" 0 4 8, C4<100011>;
P_0000024959d42958 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024959d42990 .param/l "or_" 0 4 5, C4<100101>;
P_0000024959d429c8 .param/l "ori" 0 4 8, C4<001101>;
P_0000024959d42a00 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024959d42a38 .param/l "sll" 0 4 6, C4<000000>;
P_0000024959d42a70 .param/l "slt" 0 4 5, C4<101010>;
P_0000024959d42aa8 .param/l "slti" 0 4 8, C4<101010>;
P_0000024959d42ae0 .param/l "srl" 0 4 6, C4<000010>;
P_0000024959d42b18 .param/l "sub" 0 4 5, C4<100010>;
P_0000024959d42b50 .param/l "subu" 0 4 5, C4<100011>;
P_0000024959d42b88 .param/l "sw" 0 4 8, C4<101011>;
P_0000024959d42bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024959d42bf8 .param/l "xori" 0 4 8, C4<001110>;
v0000024959cf9d40_0 .var "PCsrc", 1 0;
v0000024959cf9de0_0 .net "excep_flag", 0 0, o0000024959d01048;  alias, 0 drivers
v0000024959cf93e0_0 .net "funct", 5 0, L_0000024959d46ed0;  alias, 1 drivers
v0000024959cf9e80_0 .net "opcode", 5 0, L_0000024959d45cb0;  alias, 1 drivers
v0000024959cf81c0_0 .net "operand1", 31 0, L_0000024959d48ac0;  alias, 1 drivers
v0000024959cf9f20_0 .net "operand2", 31 0, L_0000024959da6ba0;  alias, 1 drivers
v0000024959cf8440_0 .net "rst", 0 0, v0000024959d47010_0;  alias, 1 drivers
E_0000024959cd7b10/0 .event anyedge, v0000024959cc6cd0_0, v0000024959cf9de0_0, v0000024959cc87b0_0, v0000024959cf97a0_0;
E_0000024959cd7b10/1 .event anyedge, v0000024959cc7130_0, v0000024959cc7270_0;
E_0000024959cd7b10 .event/or E_0000024959cd7b10/0, E_0000024959cd7b10/1;
S_0000024959c46c50 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000024959c640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000024959cf9200 .array "DataMem", 0 1023, 31 0;
v0000024959cf92a0_0 .net "address", 31 0, v0000024959cf9160_0;  alias, 1 drivers
v0000024959cf9520_0 .net "clock", 0 0, L_0000024959d47da0;  1 drivers
v0000024959cf9480_0 .net "data", 31 0, L_0000024959d48b30;  alias, 1 drivers
v0000024959cf9700_0 .var/i "i", 31 0;
v0000024959cf84e0_0 .var "q", 31 0;
v0000024959cf8580_0 .net "rden", 0 0, v0000024959cc6c30_0;  alias, 1 drivers
v0000024959cfa1d0_0 .net "wren", 0 0, v0000024959cc8710_0;  alias, 1 drivers
E_0000024959cd7710 .event posedge, v0000024959cf9520_0;
S_0000024959c79630 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000024959c640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000024959cd77d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000024959cfa9f0_0 .net "PCin", 31 0, L_0000024959da6880;  alias, 1 drivers
v0000024959cfab30_0 .var "PCout", 31 0;
v0000024959cfaa90_0 .net "clk", 0 0, L_0000024959d48970;  alias, 1 drivers
v0000024959cfa270_0 .net "rst", 0 0, v0000024959d47010_0;  alias, 1 drivers
    .scope S_0000024959c46ac0;
T_0 ;
    %wait E_0000024959cd7b10;
    %load/vec4 v0000024959cf8440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024959cf9d40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024959cf9de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024959cf9d40_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000024959cf9e80_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000024959cf81c0_0;
    %load/vec4 v0000024959cf9f20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000024959cf9e80_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000024959cf81c0_0;
    %load/vec4 v0000024959cf9f20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000024959cf9e80_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000024959cf9e80_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000024959cf9e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000024959cf93e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024959cf9d40_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024959cf9d40_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024959c79630;
T_1 ;
    %wait E_0000024959cd71d0;
    %load/vec4 v0000024959cfa270_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024959cfab30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024959cfa9f0_0;
    %assign/vec4 v0000024959cfab30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024959c12b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024959cf9340_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000024959cf9340_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024959cf9340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %load/vec4 v0000024959cf9340_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024959cf9340_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cc6ff0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000024959c129c0;
T_3 ;
    %wait E_0000024959cd6f90;
    %load/vec4 v0000024959cc6cd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024959cc8850_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024959cc85d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024959cc74f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024959cc8710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024959cc71d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024959cc6c30_0, 0;
    %assign/vec4 v0000024959cc7590_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000024959cc8850_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000024959cc80d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024959cc85d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024959cc74f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024959cc8710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024959cc71d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024959cc6c30_0, 0, 1;
    %store/vec4 v0000024959cc7590_0, 0, 1;
    %load/vec4 v0000024959cc87b0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc8850_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc7590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc74f0_0, 0;
    %load/vec4 v0000024959cc7270_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc85d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc85d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc74f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc7590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc85d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc74f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024959cc7590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc85d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc74f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc85d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc74f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc85d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc74f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc85d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc74f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc85d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc6c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc74f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc85d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc71d0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc8710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024959cc85d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024959cc80d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024959c4d9e0;
T_4 ;
    %wait E_0000024959cd71d0;
    %fork t_1, S_0000024959c4db70;
    %jmp t_0;
    .scope S_0000024959c4db70;
t_1 ;
    %load/vec4 v0000024959cf9840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024959cf9c00_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000024959cf9c00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024959cf9c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cfa060, 0, 4;
    %load/vec4 v0000024959cf9c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024959cf9c00_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024959cf8f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000024959cf9660_0;
    %load/vec4 v0000024959cf8e40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cfa060, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cfa060, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000024959c4d9e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024959c4d9e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024959cf9980_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000024959cf9980_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000024959cf9980_0;
    %ix/getv/s 4, v0000024959cf9980_0;
    %load/vec4a v0000024959cfa060, 4;
    %ix/getv/s 4, v0000024959cf9980_0;
    %load/vec4a v0000024959cfa060, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024959cf9980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024959cf9980_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000024959c80880;
T_6 ;
    %wait E_0000024959cd7950;
    %load/vec4 v0000024959cf8da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024959cf9160_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000024959cf98e0_0;
    %load/vec4 v0000024959cf9ca0_0;
    %add;
    %assign/vec4 v0000024959cf9160_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000024959cf98e0_0;
    %load/vec4 v0000024959cf9ca0_0;
    %sub;
    %assign/vec4 v0000024959cf9160_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000024959cf98e0_0;
    %load/vec4 v0000024959cf9ca0_0;
    %and;
    %assign/vec4 v0000024959cf9160_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000024959cf98e0_0;
    %load/vec4 v0000024959cf9ca0_0;
    %or;
    %assign/vec4 v0000024959cf9160_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000024959cf98e0_0;
    %load/vec4 v0000024959cf9ca0_0;
    %xor;
    %assign/vec4 v0000024959cf9160_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000024959cf98e0_0;
    %load/vec4 v0000024959cf9ca0_0;
    %or;
    %inv;
    %assign/vec4 v0000024959cf9160_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000024959cf98e0_0;
    %load/vec4 v0000024959cf9ca0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000024959cf9160_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000024959cf9ca0_0;
    %load/vec4 v0000024959cf98e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000024959cf9160_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000024959cf98e0_0;
    %ix/getv 4, v0000024959cf9ca0_0;
    %shiftl 4;
    %assign/vec4 v0000024959cf9160_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000024959cf98e0_0;
    %ix/getv 4, v0000024959cf9ca0_0;
    %shiftr 4;
    %assign/vec4 v0000024959cf9160_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024959c46c50;
T_7 ;
    %wait E_0000024959cd7710;
    %load/vec4 v0000024959cf8580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024959cf92a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024959cf9200, 4;
    %assign/vec4 v0000024959cf84e0_0, 0;
T_7.0 ;
    %load/vec4 v0000024959cfa1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000024959cf9480_0;
    %ix/getv 3, v0000024959cf92a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024959c46c50;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024959cf9700_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000024959cf9700_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024959cf9700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
    %load/vec4 v0000024959cf9700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024959cf9700_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024959cf9200, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000024959c46c50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024959cf9700_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000024959cf9700_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000024959cf9700_0;
    %load/vec4a v0000024959cf9200, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000024959cf9700_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024959cf9700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024959cf9700_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000024959c640c0;
T_10 ;
    %wait E_0000024959cd71d0;
    %load/vec4 v0000024959d43ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024959d43910_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024959d43910_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024959d43910_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024959cc4290;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024959d46e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024959d47010_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000024959cc4290;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000024959d46e30_0;
    %inv;
    %assign/vec4 v0000024959d46e30_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024959cc4290;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024959d47010_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024959d47010_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000024959d46f70_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
