

================================================================
== Vitis HLS Report for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5'
================================================================
* Date:           Mon Apr 17 17:20:25 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       11|  30.000 ns|  0.110 us|    3|   11|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_158_5  |        1|        9|         2|          1|          1|  1 ~ 9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m4 = alloca i32 1"   --->   Operation 5 'alloca' 'm4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln140_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln140"   --->   Operation 7 'read' 'add_ln140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln8_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln8"   --->   Operation 8 'read' 'trunc_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln158_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln158"   --->   Operation 9 'read' 'sext_ln158_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln158_cast = sext i32 %sext_ln158_read"   --->   Operation 10 'sext' 'sext_ln158_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.19ns)   --->   "%bucket4 = alloca i64 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:93]   --->   Operation 12 'alloca' 'bucket4' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i33 %sext_ln158_cast, i33 %k"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %m4"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc157"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%m4_1 = load i31 %m4" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:160]   --->   Operation 16 'load' 'm4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%icmp_ln158 = icmp_eq  i31 %m4_1, i31 %trunc_ln8_read" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:158]   --->   Operation 18 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 9, i64 4"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.87ns)   --->   "%add_ln158 = add i31 %m4_1, i31 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:158]   --->   Operation 20 'add' 'add_ln158' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %for.inc157.split, void %for.inc160.loopexit.exitStub" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:158]   --->   Operation 21 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i31 %m4_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:160]   --->   Operation 22 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%add_ln160 = add i8 %add_ln140_read, i8 %trunc_ln160" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:160]   --->   Operation 23 'add' 'add_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i8 %add_ln160" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:160]   --->   Operation 24 'zext' 'zext_ln160_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bucket4_addr = getelementptr i32 %bucket4, i64 0, i64 %zext_ln160_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:160]   --->   Operation 25 'getelementptr' 'bucket4_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.19ns)   --->   "%bucket4_load = load i8 %bucket4_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:160]   --->   Operation 26 'load' 'bucket4_load' <Predicate = (!icmp_ln158)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln158 = store i31 %add_ln158, i31 %m4" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:158]   --->   Operation 27 'store' 'store_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln158)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%k_load = load i33 %k" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:160]   --->   Operation 28 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:104]   --->   Operation 29 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (1.19ns)   --->   "%bucket4_load = load i8 %bucket4_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:160]   --->   Operation 30 'load' 'bucket4_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln160_1 = trunc i33 %k_load" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:160]   --->   Operation 31 'trunc' 'trunc_ln160_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i6 %trunc_ln160_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:160]   --->   Operation 32 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %zext_ln160" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:160]   --->   Operation 33 'getelementptr' 'sorted_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%store_ln160 = store i32 %bucket4_load, i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:160]   --->   Operation 34 'store' 'store_ln160' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 35 [1/1] (0.89ns)   --->   "%add_ln161 = add i33 %k_load, i33 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:161]   --->   Operation 35 'add' 'add_ln161' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln158 = store i33 %add_ln161, i33 %k" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:158]   --->   Operation 36 'store' 'store_ln158' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln158 = br void %for.inc157" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:158]   --->   Operation 37 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln158]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln140]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m4                    (alloca           ) [ 010]
k                     (alloca           ) [ 011]
add_ln140_read        (read             ) [ 000]
trunc_ln8_read        (read             ) [ 000]
sext_ln158_read       (read             ) [ 000]
sext_ln158_cast       (sext             ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
bucket4               (alloca           ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
m4_1                  (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln158            (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln158             (add              ) [ 000]
br_ln158              (br               ) [ 000]
trunc_ln160           (trunc            ) [ 000]
add_ln160             (add              ) [ 000]
zext_ln160_1          (zext             ) [ 000]
bucket4_addr          (getelementptr    ) [ 011]
store_ln158           (store            ) [ 000]
k_load                (load             ) [ 000]
specloopname_ln104    (specloopname     ) [ 000]
bucket4_load          (load             ) [ 000]
trunc_ln160_1         (trunc            ) [ 000]
zext_ln160            (zext             ) [ 000]
sorted_data_addr      (getelementptr    ) [ 000]
store_ln160           (store            ) [ 000]
add_ln161             (add              ) [ 000]
store_ln158           (store            ) [ 000]
br_ln158              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln158">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln158"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln140">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln140"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sorted_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="m4_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m4/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="k_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="bucket4_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket4/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="add_ln140_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln140_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="trunc_ln8_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="31" slack="0"/>
<pin id="70" dir="0" index="1" bw="31" slack="0"/>
<pin id="71" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln8_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln158_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln158_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="bucket4_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket4_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket4_load/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="sorted_data_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln160_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sext_ln158_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln158_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="33" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="31" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="m4_1_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="31" slack="0"/>
<pin id="123" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m4_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln158_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="0"/>
<pin id="126" dir="0" index="1" bw="31" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln158_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln160_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln160_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln160_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_1/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln158_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="31" slack="0"/>
<pin id="153" dir="0" index="1" bw="31" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="k_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="33" slack="1"/>
<pin id="158" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln160_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="33" slack="0"/>
<pin id="161" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln160_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln161_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="33" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln158_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="33" slack="0"/>
<pin id="176" dir="0" index="1" bw="33" slack="1"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="m4_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="31" slack="0"/>
<pin id="181" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="m4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="k_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="33" slack="0"/>
<pin id="188" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="196" class="1005" name="bucket4_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bucket4_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="58" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="42" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="87" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="74" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="68" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="121" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="62" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="136" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="155"><net_src comp="130" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="172"><net_src comp="156" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="50" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="189"><net_src comp="54" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="199"><net_src comp="80" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="87" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_data | {2 }
 - Input state : 
	Port: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 : sext_ln158 | {1 }
	Port: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 : trunc_ln8 | {1 }
	Port: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 : add_ln140 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		m4_1 : 1
		icmp_ln158 : 2
		add_ln158 : 2
		br_ln158 : 3
		trunc_ln160 : 2
		add_ln160 : 3
		zext_ln160_1 : 4
		bucket4_addr : 5
		bucket4_load : 6
		store_ln158 : 3
	State 2
		trunc_ln160_1 : 1
		zext_ln160 : 2
		sorted_data_addr : 3
		store_ln160 : 4
		add_ln161 : 1
		store_ln158 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln158_fu_130      |    0    |    38   |
|    add   |      add_ln160_fu_140      |    0    |    15   |
|          |      add_ln161_fu_168      |    0    |    40   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln158_fu_124     |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |  add_ln140_read_read_fu_62 |    0    |    0    |
|   read   |  trunc_ln8_read_read_fu_68 |    0    |    0    |
|          | sext_ln158_read_read_fu_74 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln158_cast_fu_107   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln160_fu_136     |    0    |    0    |
|          |    trunc_ln160_1_fu_159    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |     zext_ln160_1_fu_146    |    0    |    0    |
|          |      zext_ln160_fu_163     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   112   |
|----------|----------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|bucket4|    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|bucket4_addr_reg_196|    8   |
|      k_reg_186     |   33   |
|     m4_reg_179     |   31   |
+--------------------+--------+
|        Total       |   72   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   112  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |   72   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   72   |   121  |    0   |
+-----------+--------+--------+--------+--------+--------+
