{
  "columns":
  ["", "Pipelined", "II", "Bottleneck", "Details"]
  , "children":
  [
    {
      "name":"Kernel: vector_add"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"d:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/device/vector_add.cl"
            , "line":4
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"Fully unrolled loop"
          , "data":
          ["n/a", "n/a", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"d:/intelfpga/18.1/hld/board/terasic/de10_nano/test/vectoradd_emulator/device/vector_add.cl"
                , "line":5
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Auto-unrolled"
            }
            , {
              "type":"text"
              , "text":"Auto-unrolled"
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
  ]
}
