INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sources_1/ip/clock/clock_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-311] analyzing module clock_clock_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enderaoe/Vivado/minisys/minisys.srcs/sim_1/new/clock_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_sim
