

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon May  2 01:13:09 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.136 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance    | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_prep_fu_44  |prep   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    170|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       45|    -|    2155|   3700|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     30|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       45|    0|    2224|   3900|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       16|    0|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------+-------+---------+----+------+------+-----+
    |    Instance    | Module| BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------+-------+---------+----+------+------+-----+
    |grp_prep_fu_44  |prep   |       45|   0|  2155|  3700|    0|
    +----------------+-------+---------+----+------+------+-----+
    |Total           |       |       45|   0|  2155|  3700|    0|
    +----------------+-------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_75_p2   |         +|   0|  0|  71|          64|          10|
    |add_ln14_fu_64_p2   |         +|   0|  0|  71|          64|           1|
    |icmp_ln10_fu_91_p2  |      icmp|   0|  0|  28|          63|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 170|         191|          12|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          5|    1|          5|
    |i_fu_40    |   9|          2|   64|        128|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          7|   65|        133|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |grp_prep_fu_44_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_40                      |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  69|   0|   69|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return          |  out|   32|  ap_ctrl_hs|          main|  return value|
+-------------------+-----+-----+------------+--------------+--------------+

