TimeQuest Timing Analyzer report for ov5640_rgb565_640x480_udp_pc
Fri Jan 11 11:04:38 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'cam_pclk'
 15. Slow 1200mV 85C Model Setup: 'eth_tx_clk'
 16. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'cam_pclk'
 18. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'eth_tx_clk'
 21. Slow 1200mV 85C Model Recovery: 'eth_tx_clk'
 22. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 23. Slow 1200mV 85C Model Removal: 'eth_tx_clk'
 24. Slow 1200mV 85C Model Removal: 'cam_pclk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'eth_tx_clk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'eth_rx_clk'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Setup: 'cam_pclk'
 48. Slow 1200mV 0C Model Setup: 'eth_tx_clk'
 49. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Hold: 'cam_pclk'
 52. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 53. Slow 1200mV 0C Model Hold: 'eth_tx_clk'
 54. Slow 1200mV 0C Model Recovery: 'eth_tx_clk'
 55. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 56. Slow 1200mV 0C Model Removal: 'eth_tx_clk'
 57. Slow 1200mV 0C Model Removal: 'cam_pclk'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Output Enable Times
 69. Minimum Output Enable Times
 70. Output Disable Times
 71. Minimum Output Disable Times
 72. Slow 1200mV 0C Model Metastability Report
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Setup: 'cam_pclk'
 80. Fast 1200mV 0C Model Setup: 'eth_tx_clk'
 81. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 82. Fast 1200mV 0C Model Hold: 'eth_tx_clk'
 83. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Hold: 'cam_pclk'
 85. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 86. Fast 1200mV 0C Model Recovery: 'eth_tx_clk'
 87. Fast 1200mV 0C Model Recovery: 'cam_pclk'
 88. Fast 1200mV 0C Model Removal: 'eth_tx_clk'
 89. Fast 1200mV 0C Model Removal: 'cam_pclk'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Output Enable Times
101. Minimum Output Enable Times
102. Output Disable Times
103. Minimum Output Disable Times
104. Fast 1200mV 0C Model Metastability Report
105. Multicorner Timing Analysis Summary
106. Setup Times
107. Hold Times
108. Clock to Output Times
109. Minimum Clock to Output Times
110. Board Trace Model Assignments
111. Input Transition Times
112. Signal Integrity Metrics (Slow 1200mv 0c Model)
113. Signal Integrity Metrics (Slow 1200mv 85c Model)
114. Signal Integrity Metrics (Fast 1200mv 0c Model)
115. Setup Transfers
116. Hold Transfers
117. Recovery Transfers
118. Removal Transfers
119. Report TCCS
120. Report RSKM
121. Unconstrained Paths
122. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; ov5640_rgb565_640x480_udp_pc                        ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  66.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------+
; SDC File List                                                        ;
+----------------------------------+--------+--------------------------+
; SDC File Path                    ; Status ; Read at                  ;
+----------------------------------+--------+--------------------------+
; ov5640_rgb565_640x480_udp_pc.sdc ; OK     ; Fri Jan 11 11:04:35 2019 ;
+----------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; cam_pclk                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { cam_pclk }                                              ;
; eth_rx_clk                                            ; Base      ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { eth_rx_clk }                                            ;
; eth_tx_clk                                            ; Base      ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { eth_tx_clk }                                            ;
; sys_clk                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { sys_clk }                                               ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 61.8 MHz   ; 61.8 MHz        ; eth_tx_clk                                            ;      ;
; 121.67 MHz ; 121.67 MHz      ; cam_pclk                                              ;      ;
; 131.18 MHz ; 131.18 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 336.93 MHz ; 336.93 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 2.298  ; 0.000         ;
; cam_pclk                                              ; 4.912  ; 0.000         ;
; eth_tx_clk                                            ; 5.787  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 37.032 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; cam_pclk                                              ; 0.439 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.450 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.453 ; 0.000         ;
; eth_tx_clk                                            ; 0.454 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+------------+-------+-------------------+
; Clock      ; Slack ; End Point TNS     ;
+------------+-------+-------------------+
; eth_tx_clk ; 6.159 ; 0.000             ;
; cam_pclk   ; 6.361 ; 0.000             ;
+------------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; eth_tx_clk ; 1.628 ; 0.000            ;
; cam_pclk   ; 2.117 ; 0.000            ;
+------------+-------+------------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.718  ; 0.000         ;
; cam_pclk                                              ; 9.687  ; 0.000         ;
; sys_clk                                               ; 9.934  ; 0.000         ;
; eth_tx_clk                                            ; 19.576 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 19.718 ; 0.000         ;
; eth_rx_clk                                            ; 36.000 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.524     ; 5.119      ;
; 2.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; eth_tx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.989     ; 4.638      ;
; 2.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.538      ;
; 2.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.308      ;
; 2.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.301      ;
; 2.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.301      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 7.274      ;
; 2.863 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.056      ;
; 2.869 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; eth_tx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.989     ; 4.083      ;
; 2.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.030      ;
; 2.886 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.029      ;
; 2.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.016      ;
; 2.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.987      ;
; 2.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.987      ;
; 2.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.987      ;
; 2.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.987      ;
; 2.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.987      ;
; 2.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.987      ;
; 2.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.987      ;
; 2.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.987      ;
; 2.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.987      ;
; 2.934 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.987      ;
; 2.948 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.967      ;
; 2.948 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.967      ;
; 2.948 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.967      ;
; 2.948 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.967      ;
; 2.948 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.967      ;
; 3.014 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.902      ;
; 3.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.872      ;
; 3.054 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.865      ;
; 3.077 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.842      ;
; 3.093 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.826      ;
; 3.096 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.824      ;
; 3.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.819      ;
; 3.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.819      ;
; 3.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.809      ;
; 3.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 6.803      ;
; 3.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.809      ;
; 3.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.809      ;
; 3.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.809      ;
; 3.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.809      ;
; 3.113 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.808      ;
; 3.113 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.808      ;
; 3.113 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.808      ;
; 3.113 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.808      ;
; 3.113 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.808      ;
; 3.113 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.808      ;
; 3.113 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.808      ;
; 3.113 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.808      ;
; 3.113 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.808      ;
; 3.113 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.808      ;
; 3.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.792      ;
; 3.160 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.759      ;
; 3.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.731      ;
; 3.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.524     ; 4.187      ;
; 3.277 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.642      ;
; 3.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.638      ;
; 3.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.638      ;
; 3.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.638      ;
; 3.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.638      ;
; 3.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.638      ;
; 3.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.638      ;
; 3.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.638      ;
; 3.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.638      ;
; 3.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.638      ;
; 3.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.638      ;
; 3.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.635      ;
; 3.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.635      ;
; 3.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.635      ;
; 3.292 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.628      ;
; 3.292 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.628      ;
; 3.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.607      ;
; 3.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.617      ;
; 3.307 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.612      ;
; 3.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 6.839      ;
; 3.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 6.839      ;
; 3.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 6.839      ;
; 3.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 6.839      ;
; 3.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 6.839      ;
; 3.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 6.839      ;
; 3.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 6.839      ;
; 3.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 6.839      ;
; 3.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.233      ; 6.839      ;
; 3.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.608      ;
; 3.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.606      ;
; 3.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.606      ;
; 3.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.606      ;
; 3.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.606      ;
; 3.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.606      ;
; 3.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.606      ;
; 3.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.606      ;
; 3.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.606      ;
; 3.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.606      ;
; 3.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.606      ;
; 3.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.605      ;
; 3.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.605      ;
; 3.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.600      ;
; 3.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.601      ;
; 3.326 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.594      ;
; 3.330 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.591      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 4.912  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.054      ; 7.053      ;
; 5.165  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.054      ; 6.800      ;
; 5.384  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.054      ; 6.581      ;
; 5.464  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.054      ; 6.501      ;
; 5.699  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.999      ; 6.211      ;
; 5.907  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.997      ;
; 5.969  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.935      ;
; 6.183  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.721      ;
; 6.270  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.634      ;
; 6.808  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.993      ; 5.096      ;
; 7.329  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.054      ; 4.636      ;
; 11.781 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.039     ; 8.201      ;
; 12.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.136     ; 7.555      ;
; 12.614 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 7.356      ;
; 12.634 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.055     ; 7.332      ;
; 12.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.083     ; 7.291      ;
; 12.703 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.083     ; 7.235      ;
; 12.920 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.055     ; 7.046      ;
; 13.006 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 6.964      ;
; 13.046 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.124     ; 6.851      ;
; 13.103 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.136     ; 6.782      ;
; 13.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 6.594      ;
; 13.399 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.124     ; 6.498      ;
; 13.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.094     ; 6.479      ;
; 13.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 6.461      ;
; 13.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 6.457      ;
; 13.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.083     ; 6.423      ;
; 13.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.051     ; 6.402      ;
; 13.648 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.052     ; 6.321      ;
; 13.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.124     ; 6.097      ;
; 13.801 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.094     ; 6.126      ;
; 13.817 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.094     ; 6.110      ;
; 13.837 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.083     ; 6.101      ;
; 14.085 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.094     ; 5.842      ;
; 14.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.069     ; 5.774      ;
; 14.407 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.162     ; 5.452      ;
; 14.453 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.092     ; 5.476      ;
; 14.489 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.069     ; 5.463      ;
; 14.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.069     ; 5.453      ;
; 14.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.162     ; 5.166      ;
; 14.749 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.069     ; 5.203      ;
; 14.778 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.069     ; 5.174      ;
; 14.887 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.083     ; 5.051      ;
; 14.965 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.151     ; 4.905      ;
; 15.036 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 4.929      ;
; 15.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.151     ; 4.619      ;
; 15.274 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.151     ; 4.596      ;
; 15.286 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.151     ; 4.584      ;
; 15.347 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 4.618      ;
; 15.357 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 4.608      ;
; 15.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.136     ; 4.482      ;
; 15.459 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.136     ; 4.426      ;
; 15.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.068     ; 4.420      ;
; 15.536 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.151     ; 4.334      ;
; 15.562 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.151     ; 4.308      ;
; 15.565 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.151     ; 4.305      ;
; 15.572 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.151     ; 4.298      ;
; 15.585 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.094     ; 4.342      ;
; 15.607 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 4.358      ;
; 15.636 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.056     ; 4.329      ;
; 15.822 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.151     ; 4.048      ;
; 15.851 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.151     ; 4.019      ;
; 15.927 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.125     ; 3.969      ;
; 15.996 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.068     ; 3.957      ;
; 16.076 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.083     ; 3.862      ;
; 16.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.027     ; 3.841      ;
; 16.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.027     ; 3.841      ;
; 16.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.027     ; 3.841      ;
; 16.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.027     ; 3.841      ;
; 16.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.027     ; 3.841      ;
; 16.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.027     ; 3.841      ;
; 16.153 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.027     ; 3.841      ;
; 16.238 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.125     ; 3.658      ;
; 16.248 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.125     ; 3.648      ;
; 16.304 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.068     ; 3.649      ;
; 16.318 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.150     ; 3.553      ;
; 16.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.662      ;
; 16.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.662      ;
; 16.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.662      ;
; 16.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.662      ;
; 16.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.662      ;
; 16.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.662      ;
; 16.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.662      ;
; 16.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.662      ;
; 16.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.662      ;
; 16.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.494      ; 4.228      ;
; 16.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.494      ; 4.228      ;
; 16.335 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.501      ; 4.234      ;
; 16.344 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.068     ; 3.609      ;
; 16.369 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.517      ; 4.216      ;
; 16.369 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.517      ; 4.216      ;
; 16.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.524      ; 4.222      ;
; 16.381 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.125     ; 3.515      ;
; 16.387 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.083     ; 3.551      ;
; 16.397 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.083     ; 3.541      ;
; 16.405 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.080     ; 3.536      ;
; 16.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.125     ; 3.398      ;
; 16.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.125     ; 3.369      ;
; 16.566 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.068     ; 3.387      ;
; 16.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.150     ; 3.226      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 5.787  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.397      ; 6.521      ;
; 5.838  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.396      ; 6.469      ;
; 5.857  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.397      ; 6.451      ;
; 5.908  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.395      ; 6.398      ;
; 5.972  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.395      ; 6.334      ;
; 6.001  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.396      ; 6.306      ;
; 6.083  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.396      ; 6.224      ;
; 6.134  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.397      ; 6.174      ;
; 6.196  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.397      ; 6.112      ;
; 6.407  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.396      ; 5.900      ;
; 7.160  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.396      ; 5.147      ;
; 23.820 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 16.408     ;
; 23.939 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 16.289     ;
; 23.953 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 16.275     ;
; 24.157 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 16.040     ;
; 24.186 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 16.042     ;
; 24.188 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 16.040     ;
; 24.200 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.997     ;
; 24.244 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.984     ;
; 24.276 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.921     ;
; 24.302 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.895     ;
; 24.319 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.878     ;
; 24.396 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.832     ;
; 24.421 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.776     ;
; 24.451 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.746     ;
; 24.452 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.776     ;
; 24.474 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.754     ;
; 24.486 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.711     ;
; 24.530 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.698     ;
; 24.548 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.649     ;
; 24.621 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.607     ;
; 24.659 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.538     ;
; 24.667 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.530     ;
; 24.677 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.551     ;
; 24.677 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.551     ;
; 24.698 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.183      ; 15.506     ;
; 24.731 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.466     ;
; 24.733 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.495     ;
; 24.737 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.460     ;
; 24.747 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.481     ;
; 24.748 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.449     ;
; 24.754 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.183      ; 15.450     ;
; 24.769 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.428     ;
; 24.771 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.426     ;
; 24.803 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.425     ;
; 24.833 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.364     ;
; 24.865 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.332     ;
; 24.867 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.330     ;
; 24.869 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.328     ;
; 24.873 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.183      ; 15.331     ;
; 24.884 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.313     ;
; 24.901 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][27]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.327     ;
; 24.929 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.183      ; 15.275     ;
; 24.940 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.257     ;
; 24.961 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.152      ; 15.212     ;
; 25.005 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.155      ; 15.171     ;
; 25.010 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.187     ;
; 25.012 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.216     ;
; 25.039 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][27]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.189     ;
; 25.040 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.188     ;
; 25.046 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.151     ;
; 25.047 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.150     ;
; 25.055 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 15.173     ;
; 25.066 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.131     ;
; 25.092 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.152      ; 15.081     ;
; 25.097 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.100     ;
; 25.124 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.073     ;
; 25.135 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.183      ; 15.069     ;
; 25.136 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.152      ; 15.037     ;
; 25.150 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.047     ;
; 25.164 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 15.033     ;
; 25.191 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.183      ; 15.013     ;
; 25.194 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.152      ; 14.979     ;
; 25.239 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 14.958     ;
; 25.240 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 14.957     ;
; 25.259 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.152      ; 14.914     ;
; 25.302 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 14.895     ;
; 25.342 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.124      ; 14.803     ;
; 25.349 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 14.848     ;
; 25.377 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 14.820     ;
; 25.382 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.275      ; 14.914     ;
; 25.385 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.124      ; 14.760     ;
; 25.392 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 14.805     ;
; 25.395 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][0]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.275      ; 14.901     ;
; 25.398 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.152      ; 14.775     ;
; 25.402 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.124      ; 14.743     ;
; 25.409 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 14.788     ;
; 25.429 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 14.768     ;
; 25.440 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.152      ; 14.733     ;
; 25.443 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 14.754     ;
; 25.486 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][3]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.275      ; 14.810     ;
; 25.487 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.124      ; 14.658     ;
; 25.494 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 14.703     ;
; 25.495 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.155      ; 14.681     ;
; 25.498 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.275      ; 14.798     ;
; 25.502 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.207      ; 14.726     ;
; 25.508 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.176      ; 14.689     ;
; 25.523 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.152      ; 14.650     ;
; 25.540 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.124      ; 14.605     ;
; 25.542 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.152      ; 14.631     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+--------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 37.032 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.888      ;
; 37.097 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.823      ;
; 37.260 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.660      ;
; 37.273 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.647      ;
; 37.347 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.573      ;
; 37.348 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.572      ;
; 37.374 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.546      ;
; 37.406 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.514      ;
; 37.412 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.508      ;
; 37.413 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.507      ;
; 37.418 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.502      ;
; 37.467 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.453      ;
; 37.502 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.418      ;
; 37.520 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.400      ;
; 37.530 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.390      ;
; 37.554 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.366      ;
; 37.560 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.360      ;
; 37.575 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.345      ;
; 37.576 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.344      ;
; 37.591 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.329      ;
; 37.597 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.323      ;
; 37.597 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.323      ;
; 37.602 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.318      ;
; 37.629 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.291      ;
; 37.648 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.272      ;
; 37.648 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.272      ;
; 37.653 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.267      ;
; 37.663 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.257      ;
; 37.676 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.244      ;
; 37.676 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.244      ;
; 37.693 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.227      ;
; 37.706 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.214      ;
; 37.706 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.214      ;
; 37.721 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.199      ;
; 37.722 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.198      ;
; 37.775 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.145      ;
; 37.775 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.145      ;
; 37.785 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.135      ;
; 37.791 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.129      ;
; 37.794 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.126      ;
; 37.794 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.126      ;
; 37.796 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.124      ;
; 37.809 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.111      ;
; 37.822 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.098      ;
; 37.822 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.098      ;
; 37.839 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.081      ;
; 37.852 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.068      ;
; 37.852 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.068      ;
; 37.908 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.012      ;
; 37.915 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.005      ;
; 37.920 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.000      ;
; 37.921 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.999      ;
; 37.921 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.999      ;
; 37.926 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.994      ;
; 37.937 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.983      ;
; 37.940 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.980      ;
; 37.942 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.978      ;
; 37.965 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.955      ;
; 37.968 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.952      ;
; 37.995 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.925      ;
; 37.998 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.922      ;
; 38.054 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.866      ;
; 38.062 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.858      ;
; 38.067 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.853      ;
; 38.083 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.837      ;
; 38.083 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.837      ;
; 38.086 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.834      ;
; 38.088 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.832      ;
; 38.407 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.513      ;
; 38.508 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.412      ;
; 38.590 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.330      ;
; 38.631 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.289      ;
; 38.638 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.282      ;
; 38.646 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.274      ;
; 38.647 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.273      ;
; 38.652 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.268      ;
; 38.664 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.256      ;
; 38.667 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 1.253      ;
; 39.062 ; i2c_dri:u_i2c_dri|dri_clk    ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 0.858      ;
+--------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.439 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.737      ; 1.430      ;
; 0.466 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.737      ; 1.457      ;
; 0.467 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.719      ; 1.440      ;
; 0.474 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.737      ; 1.465      ;
; 0.485 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.487 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.737      ; 1.478      ;
; 0.489 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.670      ; 1.413      ;
; 0.497 ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.758      ;
; 0.515 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.737      ; 1.506      ;
; 0.522 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.108      ; 0.842      ;
; 0.522 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.670      ; 1.446      ;
; 0.536 ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.055      ; 0.803      ;
; 0.540 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.108      ; 0.860      ;
; 0.542 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 0.810      ;
; 0.548 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 0.816      ;
; 0.559 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.057      ; 0.828      ;
; 0.572 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.657      ; 1.483      ;
; 0.575 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 0.843      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.681      ; 1.528      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.681      ; 1.530      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.657      ; 1.507      ;
; 0.600 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.657      ; 1.511      ;
; 0.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.681      ; 1.539      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.681      ; 1.555      ;
; 0.623 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.108      ; 0.943      ;
; 0.633 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.681      ; 1.568      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.057      ; 0.920      ;
; 0.674 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.105      ; 0.991      ;
; 0.675 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.105      ; 0.992      ;
; 0.675 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.105      ; 0.992      ;
; 0.676 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.105      ; 0.993      ;
; 0.678 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.105      ; 0.995      ;
; 0.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.108      ; 1.040      ;
; 0.725 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 0.993      ;
; 0.740 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.008      ;
; 0.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.057      ; 1.012      ;
; 0.748 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.016      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.108      ; 1.068      ;
; 0.763 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.016      ; 0.991      ;
; 0.763 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.016      ; 0.991      ;
; 0.763 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.016      ; 0.991      ;
; 0.764 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.108      ; 1.084      ;
; 0.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.057      ; 1.035      ;
; 0.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 1.010      ;
; 0.781 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.049      ;
; 0.782 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.108      ; 1.102      ;
; 0.788 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.056      ;
; 0.791 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.059      ;
; 0.798 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.066      ;
; 0.803 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.071      ;
; 0.810 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.719      ; 1.783      ;
; 0.816 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.695      ; 1.765      ;
; 0.818 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.086      ;
; 0.820 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.713      ; 1.787      ;
; 0.825 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.713      ; 1.792      ;
; 0.829 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.713      ; 1.796      ;
; 0.832 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.100      ;
; 0.834 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.102      ;
; 0.835 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.713      ; 1.802      ;
; 0.843 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.719      ; 1.816      ;
; 0.843 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.713      ; 1.810      ;
; 0.848 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.713      ; 1.815      ;
; 0.854 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.646      ; 1.754      ;
; 0.859 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.681      ; 1.794      ;
; 0.871 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.646      ; 1.771      ;
; 0.884 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.695      ; 1.833      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.681      ; 1.825      ;
; 0.894 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 1.131      ;
; 0.906 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.657      ; 1.817      ;
; 0.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.657      ; 1.835      ;
; 0.936 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.657      ; 1.847      ;
; 0.978 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.015      ; 1.205      ;
; 0.990 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 1.227      ;
; 1.012 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 1.249      ;
; 1.016 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.109      ; 1.337      ;
; 1.017 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.015      ; 1.244      ;
; 1.035 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.125      ; 1.372      ;
; 1.035 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.113      ; 1.360      ;
; 1.035 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.113      ; 1.360      ;
; 1.038 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.015      ; 1.265      ;
; 1.039 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.307      ;
; 1.043 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.113      ; 1.368      ;
; 1.046 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.015      ; 1.273      ;
; 1.050 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.109      ; 1.371      ;
; 1.064 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.113      ; 1.389      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.450 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.177      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.459 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.186      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.193      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.777      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.777      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.497 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.223      ;
; 0.497 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.223      ;
; 0.500 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.173      ;
; 0.532 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.826      ;
; 0.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.827      ;
; 0.540 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.834      ;
; 0.541 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.196      ;
; 0.542 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.542 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.836      ;
; 0.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.843      ;
; 0.556 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.849      ;
; 0.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.851      ;
; 0.560 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.288      ;
; 0.563 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.218      ;
; 0.565 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.858      ;
; 0.567 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.222      ;
; 0.574 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.230      ;
; 0.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.877      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.251      ;
; 0.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.271      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.919      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.920      ;
; 0.635 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.290      ;
; 0.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.931      ;
; 0.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.930      ;
; 0.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.932      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.931      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.944      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.951      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.953      ;
; 0.668 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.986      ;
; 0.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.987      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.989      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.990      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.991      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.994      ;
; 0.702 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.996      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.003      ;
; 0.711 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.004      ;
; 0.711 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.004      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.005      ;
; 0.716 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.009      ;
; 0.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.476      ;
; 0.729 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.482      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.483      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.024      ;
; 0.731 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.023      ;
; 0.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.487      ;
; 0.737 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+-------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.453 ; i2c_dri:u_i2c_dri|dri_clk    ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.744 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.746 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.748 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.766 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.769 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.062      ;
; 0.906 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.199      ;
; 0.906 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.199      ;
; 0.942 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.235      ;
; 1.046 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.339      ;
; 1.046 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.339      ;
; 1.100 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.102 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.395      ;
; 1.107 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.400      ;
; 1.110 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.116 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.119 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.412      ;
; 1.145 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.438      ;
; 1.193 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.486      ;
; 1.231 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.524      ;
; 1.233 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.526      ;
; 1.238 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.531      ;
; 1.240 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.533      ;
; 1.247 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.541      ;
; 1.250 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.543      ;
; 1.256 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.550      ;
; 1.288 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.581      ;
; 1.296 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.589      ;
; 1.333 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.626      ;
; 1.369 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.662      ;
; 1.371 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.664      ;
; 1.378 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.671      ;
; 1.380 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.673      ;
; 1.387 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.680      ;
; 1.387 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.680      ;
; 1.388 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.681      ;
; 1.392 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.685      ;
; 1.396 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.690      ;
; 1.436 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.729      ;
; 1.509 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.802      ;
; 1.511 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.804      ;
; 1.518 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.811      ;
; 1.527 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.820      ;
; 1.528 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.821      ;
; 1.532 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.825      ;
; 1.536 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.829      ;
; 1.557 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.850      ;
; 1.569 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.862      ;
; 1.583 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.876      ;
; 1.595 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.888      ;
; 1.649 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.942      ;
; 1.667 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.960      ;
; 1.684 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.977      ;
; 1.709 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.002      ;
; 1.734 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.027      ;
; 1.857 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.150      ;
; 1.878 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.171      ;
; 1.904 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.197      ;
; 1.926 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.219      ;
; 1.927 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.220      ;
; 1.971 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.264      ;
; 1.997 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.290      ;
; 2.062 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.355      ;
; 2.062 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.355      ;
; 2.095 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.388      ;
; 2.095 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.388      ;
; 2.166 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.459      ;
; 2.214 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.507      ;
; 2.349 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.642      ;
; 2.382 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.675      ;
+-------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[12]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.471      ; 1.179      ;
; 0.460 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[16]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.471      ; 1.185      ;
; 0.464 ; img_data_pkt:u_img_data_pkt|img_data_t[10]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.117      ; 0.793      ;
; 0.465 ; img_data_pkt:u_img_data_pkt|img_data_t[2]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.117      ; 0.794      ;
; 0.466 ; img_data_pkt:u_img_data_pkt|img_data_t[7]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.117      ; 0.795      ;
; 0.466 ; img_data_pkt:u_img_data_pkt|img_data_t[11]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.117      ; 0.795      ;
; 0.476 ; img_data_pkt:u_img_data_pkt|img_data_t[9]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[25]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.106      ; 0.794      ;
; 0.477 ; img_data_pkt:u_img_data_pkt|img_data_t[8]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[24]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.106      ; 0.795      ;
; 0.479 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[15]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.422      ; 1.155      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                         ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                            ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                                ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full           ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                            ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                           ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                           ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.489 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[28]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.471      ; 1.214      ;
; 0.494 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[8]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.471      ; 1.219      ;
; 0.497 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                            ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                                    ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.758      ;
; 0.510 ; img_data_pkt:u_img_data_pkt|fifo_empty_d0                                                                                                                                            ; img_data_pkt:u_img_data_pkt|udp_tx_start_en                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.778      ;
; 0.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.778      ;
; 0.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.107      ; 0.833      ;
; 0.514 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[24]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.471      ; 1.239      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.801      ;
; 0.535 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.360      ; 1.149      ;
; 0.542 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[17]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.364      ; 1.160      ;
; 0.545 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[30]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.379      ; 1.178      ;
; 0.549 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.058      ; 0.819      ;
; 0.549 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[16]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.058      ; 0.819      ;
; 0.555 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.360      ; 1.169      ;
; 0.557 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.418      ; 1.229      ;
; 0.562 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[21]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.364      ; 1.180      ;
; 0.565 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.383      ; 1.202      ;
; 0.575 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[5]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.364      ; 1.193      ;
; 0.582 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.383      ; 1.219      ;
; 0.588 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.418      ; 1.260      ;
; 0.589 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[25]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.321      ; 1.164      ;
; 0.591 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.383      ; 1.228      ;
; 0.593 ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                                ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.015      ; 0.820      ;
; 0.593 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.418      ; 1.265      ;
; 0.599 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[9]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.321      ; 1.174      ;
; 0.600 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.360      ; 1.214      ;
; 0.602 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.418      ; 1.274      ;
; 0.603 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.418      ; 1.275      ;
; 0.606 ; img_data_pkt:u_img_data_pkt|img_data_t[4]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.117      ; 0.935      ;
; 0.623 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[29]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.321      ; 1.198      ;
; 0.627 ; img_data_pkt:u_img_data_pkt|img_data_t[0]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[16]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.165      ; 1.004      ;
; 0.630 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.363      ; 1.247      ;
; 0.631 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[14]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.321      ; 1.206      ;
; 0.638 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.326      ; 1.218      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.107      ; 0.958      ;
; 0.639 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[13]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.321      ; 1.214      ;
; 0.643 ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                       ; udp:u_udp|ip_send:u_ip_send|total_num[4]                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.420      ; 1.275      ;
; 0.645 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.328      ; 1.227      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.918      ;
; 0.654 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.268      ; 1.176      ;
; 0.658 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[12]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.058      ; 0.928      ;
; 0.658 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.305      ; 1.217      ;
; 0.660 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.058      ; 0.930      ;
; 0.662 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.055      ; 0.929      ;
; 0.663 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.928      ;
; 0.663 ; img_data_pkt:u_img_data_pkt|img_data_t[12]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[28]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.106      ; 0.981      ;
; 0.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.107      ; 0.983      ;
; 0.666 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.326      ; 1.246      ;
; 0.670 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.305      ; 1.229      ;
; 0.671 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.328      ; 1.253      ;
; 0.672 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.291      ; 1.217      ;
; 0.673 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.058      ; 0.943      ;
; 0.673 ; udp:u_udp|ip_send:u_ip_send|udp_num[3]                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|ip_head[6][19]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.107      ; 0.992      ;
; 0.674 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.328      ; 1.256      ;
; 0.674 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.305      ; 1.233      ;
; 0.674 ; img_data_pkt:u_img_data_pkt|img_data_t[13]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[29]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.106      ; 0.992      ;
; 0.676 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.363      ; 1.293      ;
; 0.677 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[3]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.942      ;
; 0.677 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.053      ; 0.942      ;
; 0.680 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.291      ; 1.225      ;
; 0.681 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.268      ; 1.203      ;
; 0.684 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.363      ; 1.301      ;
; 0.685 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.328      ; 1.267      ;
; 0.685 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.291      ; 1.230      ;
; 0.687 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.268      ; 1.209      ;
; 0.692 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.291      ; 1.237      ;
; 0.692 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[27]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[31]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.096      ; 1.000      ;
; 0.693 ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                                    ; img_data_pkt:u_img_data_pkt|wr_fifo_en                                                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.056      ; 0.961      ;
; 0.693 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.268      ; 1.215      ;
; 0.695 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.291      ; 1.240      ;
; 0.697 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.328      ; 1.279      ;
; 0.697 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.112      ; 1.021      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 6.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[0]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.515      ;
; 6.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[1]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.515      ;
; 6.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[2]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.515      ;
; 6.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[3]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.515      ;
; 6.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[4]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.515      ;
; 6.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[6]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.515      ;
; 6.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[8]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.515      ;
; 6.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[9]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.515      ;
; 6.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[10]                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.515      ;
; 6.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[5]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.515      ;
; 6.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[7]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.515      ;
; 6.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[0]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.448      ;
; 6.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[1]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.448      ;
; 6.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[2]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.448      ;
; 6.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[3]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.448      ;
; 6.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[4]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.448      ;
; 6.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[6]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.448      ;
; 6.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[8]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.448      ;
; 6.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[9]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.448      ;
; 6.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[10]                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.448      ;
; 6.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[5]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.448      ;
; 6.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[7]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.448      ;
; 6.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[0]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.386      ;
; 6.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[1]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.386      ;
; 6.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[2]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.386      ;
; 6.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[3]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.386      ;
; 6.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[4]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.386      ;
; 6.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[6]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.386      ;
; 6.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[8]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.386      ;
; 6.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[9]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.386      ;
; 6.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[10]                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.386      ;
; 6.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[5]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.386      ;
; 6.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[7]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.763      ; 5.386      ;
; 6.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[1]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.514      ;
; 6.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[2]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.514      ;
; 6.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[3]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.514      ;
; 6.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[4]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.514      ;
; 6.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[5]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.514      ;
; 6.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[6]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.514      ;
; 6.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[7]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.514      ;
; 6.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[8]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.514      ;
; 6.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[9]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.514      ;
; 6.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[10]                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.514      ;
; 6.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[0]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.514      ;
; 6.396 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[10]                                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.999      ; 5.514      ;
; 6.396 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.999      ; 5.514      ;
; 6.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[1]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.447      ;
; 6.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[2]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.447      ;
; 6.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[3]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.447      ;
; 6.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[4]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.447      ;
; 6.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[5]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.447      ;
; 6.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[6]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.447      ;
; 6.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[7]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.447      ;
; 6.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[8]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.447      ;
; 6.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[9]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.447      ;
; 6.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[10]                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.447      ;
; 6.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[0]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.447      ;
; 6.445 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.048      ; 5.514      ;
; 6.445 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.048      ; 5.514      ;
; 6.445 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.048      ; 5.514      ;
; 6.445 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|fifo_empty_d0                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.048      ; 5.514      ;
; 6.445 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|udp_tx_start_en                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.048      ; 5.514      ;
; 6.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_val_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.065      ; 5.514      ;
; 6.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[10]                                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.999      ; 5.447      ;
; 6.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.999      ; 5.447      ;
; 6.479 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.082      ; 5.514      ;
; 6.479 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.082      ; 5.514      ;
; 6.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[1]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.385      ;
; 6.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[2]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.385      ;
; 6.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[3]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.385      ;
; 6.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[4]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.385      ;
; 6.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[5]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.385      ;
; 6.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[6]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.385      ;
; 6.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[7]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.385      ;
; 6.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[8]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.385      ;
; 6.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[9]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.385      ;
; 6.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[10]                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.385      ;
; 6.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[0]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.967      ; 5.385      ;
; 6.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.048      ; 5.447      ;
; 6.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.048      ; 5.447      ;
; 6.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.048      ; 5.447      ;
; 6.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|fifo_empty_d0                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.048      ; 5.447      ;
; 6.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|udp_tx_start_en                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.048      ; 5.447      ;
; 6.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[0]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.117      ; 5.515      ;
; 6.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[2]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.117      ; 5.515      ;
; 6.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[3]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.117      ; 5.515      ;
; 6.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[4]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.117      ; 5.515      ;
; 6.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[5]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.117      ; 5.515      ;
; 6.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[6]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.117      ; 5.515      ;
; 6.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[7]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.117      ; 5.515      ;
; 6.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[1]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.117      ; 5.515      ;
; 6.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[10]                                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.999      ; 5.385      ;
; 6.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.999      ; 5.385      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_val_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.065      ; 5.447      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.082      ; 5.447      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.082      ; 5.447      ;
; 6.549 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_done                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.153      ; 5.515      ;
; 6.574 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.048      ; 5.385      ;
; 6.574 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.048      ; 5.385      ;
; 6.574 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.048      ; 5.385      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 6.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.493      ;
; 6.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.493      ;
; 6.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.493      ;
; 6.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.493      ;
; 6.361 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.493      ;
; 6.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.493      ;
; 6.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.493      ;
; 6.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.493      ;
; 6.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.493      ;
; 6.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.493      ;
; 6.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.493      ;
; 6.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.493      ;
; 6.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.493      ;
; 6.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.493      ;
; 6.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.493      ;
; 6.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.493      ;
; 6.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.494      ;
; 6.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.494      ;
; 6.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.494      ;
; 6.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.494      ;
; 6.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.494      ;
; 6.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.494      ;
; 6.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.494      ;
; 6.418 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.493      ;
; 6.418 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.493      ;
; 6.418 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.493      ;
; 6.418 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.493      ;
; 6.418 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.493      ;
; 6.428 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.426      ;
; 6.428 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.426      ;
; 6.428 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.426      ;
; 6.428 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.426      ;
; 6.428 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.426      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.493      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.493      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.493      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.493      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.493      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.426      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.426      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.426      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.426      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.426      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.426      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.426      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.426      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.426      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.426      ;
; 6.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.426      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.427      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.427      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.427      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.427      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.427      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.427      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.427      ;
; 6.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.426      ;
; 6.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.426      ;
; 6.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.426      ;
; 6.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.426      ;
; 6.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.426      ;
; 6.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.364      ;
; 6.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.364      ;
; 6.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.364      ;
; 6.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.364      ;
; 6.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.943      ; 5.364      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.364      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.364      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.364      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.364      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.364      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.364      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.364      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.364      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.364      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.364      ;
; 6.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.982      ; 5.364      ;
; 6.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.426      ;
; 6.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.426      ;
; 6.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.426      ;
; 6.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.426      ;
; 6.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.426      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.365      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.365      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.365      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.365      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.365      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.365      ;
; 6.546 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.365      ;
; 6.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.364      ;
; 6.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.364      ;
; 6.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.364      ;
; 6.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.364      ;
; 6.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.000      ; 5.364      ;
; 6.596 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.364      ;
; 6.596 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.364      ;
; 6.596 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.364      ;
; 6.596 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.364      ;
; 6.596 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.049      ; 5.364      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.000      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.000      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.000      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[2]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.000      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.000      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.000      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[11]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.000      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.000      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.000      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.000      ;
; 1.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.000      ;
; 1.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.014      ;
; 1.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.014      ;
; 1.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.014      ;
; 1.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[2]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.014      ;
; 1.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.014      ;
; 1.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.014      ;
; 1.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[11]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.014      ;
; 1.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.014      ;
; 1.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.014      ;
; 1.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.014      ;
; 1.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.014      ;
; 1.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 4.993      ;
; 1.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 4.993      ;
; 1.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 4.993      ;
; 1.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 4.993      ;
; 1.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 4.993      ;
; 1.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 4.993      ;
; 1.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 4.993      ;
; 1.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 4.993      ;
; 1.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 4.993      ;
; 1.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 4.993      ;
; 1.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.007      ;
; 1.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.007      ;
; 1.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.007      ;
; 1.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.007      ;
; 1.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.007      ;
; 1.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.007      ;
; 1.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.007      ;
; 1.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.007      ;
; 1.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.007      ;
; 1.666 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.007      ;
; 1.679 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[4]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.029      ; 5.000      ;
; 1.679 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[10]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.029      ; 5.000      ;
; 1.679 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[2]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.029      ; 5.000      ;
; 1.679 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[11]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.029      ; 5.000      ;
; 1.679 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[7]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.029      ; 5.000      ;
; 1.693 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[4]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.029      ; 5.014      ;
; 1.693 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[10]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.029      ; 5.014      ;
; 1.693 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[2]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.029      ; 5.014      ;
; 1.693 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[11]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.029      ; 5.014      ;
; 1.693 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[7]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.029      ; 5.014      ;
; 1.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.113      ;
; 1.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.113      ;
; 1.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.113      ;
; 1.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[2]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.113      ;
; 1.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.113      ;
; 1.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.113      ;
; 1.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[11]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.113      ;
; 1.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.113      ;
; 1.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.113      ;
; 1.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.113      ;
; 1.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.080      ; 5.113      ;
; 1.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[28]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.000      ;
; 1.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[24]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.000      ;
; 1.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[16]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.000      ;
; 1.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[12]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.000      ;
; 1.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[8]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.000      ;
; 1.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[29]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.000      ;
; 1.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[25]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.000      ;
; 1.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[14]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.000      ;
; 1.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[13]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.000      ;
; 1.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[9]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.000      ;
; 1.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[30]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.000      ;
; 1.758 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[28]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.014      ;
; 1.758 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[24]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.014      ;
; 1.758 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[16]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.014      ;
; 1.758 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[12]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.014      ;
; 1.758 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[8]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.014      ;
; 1.758 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[29]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.014      ;
; 1.758 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[25]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.014      ;
; 1.758 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[14]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.014      ;
; 1.758 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[13]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.014      ;
; 1.758 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[9]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.014      ;
; 1.758 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[30]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.964      ; 5.014      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.106      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.106      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.106      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.106      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.106      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.106      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.106      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.106      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.106      ;
; 1.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 3.049      ; 5.106      ;
; 1.770 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.931      ; 4.993      ;
; 1.770 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.931      ; 4.993      ;
; 1.770 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.931      ; 4.993      ;
; 1.770 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.931      ; 4.993      ;
; 1.770 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.931      ; 4.993      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 2.117 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 4.986      ;
; 2.117 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 4.986      ;
; 2.117 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 4.986      ;
; 2.117 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 4.986      ;
; 2.117 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 4.986      ;
; 2.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 5.000      ;
; 2.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 5.000      ;
; 2.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 5.000      ;
; 2.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 5.000      ;
; 2.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 5.000      ;
; 2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 4.986      ;
; 2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 4.986      ;
; 2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 4.986      ;
; 2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 4.986      ;
; 2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 4.986      ;
; 2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 4.986      ;
; 2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 4.986      ;
; 2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 4.986      ;
; 2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 4.986      ;
; 2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 4.986      ;
; 2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 4.986      ;
; 2.168 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 4.986      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.000      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.000      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.000      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.000      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.000      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.000      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.000      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.000      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.000      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.000      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.000      ;
; 2.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.000      ;
; 2.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.985      ;
; 2.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.985      ;
; 2.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.985      ;
; 2.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.985      ;
; 2.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.985      ;
; 2.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.985      ;
; 2.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.985      ;
; 2.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.985      ;
; 2.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.985      ;
; 2.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.985      ;
; 2.185 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.985      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.999      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.999      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.999      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.999      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.999      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.999      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.999      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.999      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.999      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.999      ;
; 2.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 4.999      ;
; 2.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 4.985      ;
; 2.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 4.985      ;
; 2.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 4.985      ;
; 2.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 4.985      ;
; 2.226 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 4.985      ;
; 2.230 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 5.099      ;
; 2.230 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 5.099      ;
; 2.230 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 5.099      ;
; 2.230 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 5.099      ;
; 2.230 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.577      ; 5.099      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 4.999      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 4.999      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 4.999      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 4.999      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 4.999      ;
; 2.281 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.099      ;
; 2.281 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.099      ;
; 2.281 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.099      ;
; 2.281 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.099      ;
; 2.281 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.099      ;
; 2.281 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.099      ;
; 2.281 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.099      ;
; 2.281 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.099      ;
; 2.281 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.099      ;
; 2.281 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.099      ;
; 2.281 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.099      ;
; 2.281 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.099      ;
; 2.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 5.098      ;
; 2.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 5.098      ;
; 2.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 5.098      ;
; 2.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 5.098      ;
; 2.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 5.098      ;
; 2.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 5.098      ;
; 2.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 5.098      ;
; 2.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 5.098      ;
; 2.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 5.098      ;
; 2.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 5.098      ;
; 2.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.508      ; 5.098      ;
; 2.339 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 5.098      ;
; 2.339 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 5.098      ;
; 2.339 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 5.098      ;
; 2.339 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 5.098      ;
; 2.339 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.467      ; 5.098      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                             ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10] ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[7]  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                 ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                 ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.690 ; 9.925        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; 9.693 ; 9.928        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; 9.693 ; 9.928        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                 ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                 ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                 ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                 ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                 ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                 ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                 ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                 ;
; 9.702 ; 9.937        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                   ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                   ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ;
; 9.705 ; 9.940        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 9.705 ; 9.940        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                 ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                 ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                 ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                 ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                 ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                 ;
; 9.812 ; 10.047       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 9.812 ; 10.047       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 9.814 ; 10.049       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 9.824 ; 10.059       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; 9.824 ; 10.059       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; 9.826 ; 10.061       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                 ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                 ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                 ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                 ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                 ;
; 9.879 ; 10.067       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                 ;
; 9.881 ; 10.069       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ;
; 9.881 ; 10.069       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ;
; 9.881 ; 10.069       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ;
; 9.881 ; 10.069       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ;
; 9.881 ; 10.069       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'eth_tx_clk'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.576 ; 19.796       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                                       ;
; 19.576 ; 19.796       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                                       ;
; 19.576 ; 19.796       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                                       ;
; 19.576 ; 19.796       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                                       ;
; 19.576 ; 19.796       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                                       ;
; 19.576 ; 19.796       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                                       ;
; 19.576 ; 19.796       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                                       ;
; 19.576 ; 19.796       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                                        ;
; 19.576 ; 19.796       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                                        ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                ;
; 19.589 ; 19.809       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[0]                                                                                                                         ;
; 19.601 ; 19.821       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|real_add_cnt[0]                                                                                                                        ;
; 19.601 ; 19.821       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|real_add_cnt[1]                                                                                                                        ;
; 19.601 ; 19.821       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|real_add_cnt[2]                                                                                                                        ;
; 19.601 ; 19.821       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|real_add_cnt[3]                                                                                                                        ;
; 19.601 ; 19.821       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|real_add_cnt[4]                                                                                                                        ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_crc                                                                                                                       ;
; 19.605 ; 19.825       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_tx_data                                                                                                                   ;
; 19.614 ; 19.834       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|skip_en                                                                                                                                ;
; 19.619 ; 19.839       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                          ;
; 19.619 ; 19.839       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                          ;
; 19.619 ; 19.839       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                          ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[0]                                                                                                                                 ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                                                                                 ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[2]                                                                                                                                 ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[3]                                                                                                                                 ;
; 19.620 ; 19.840       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                 ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                         ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                         ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                         ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[1]                                                                                                                          ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                         ;
; 19.623 ; 19.843       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[27]                                                                                                                         ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[1]                                                                                                                         ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|eth_tx_en                                                                                                                              ;
; 19.625 ; 19.845       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_done_t                                                                                                                              ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]                                                                                                                        ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[12]                                                                                                                        ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[13]                                                                                                                        ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[14]                                                                                                                        ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[15]                                                                                                                        ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[16]                                                                                                                        ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[17]                                                                                                                        ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[18]                                                                                                                        ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[19]                                                                                                                        ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[20]                                                                                                                        ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[21]                                                                                                                        ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[12]                                                                                                                         ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[16]                                                                                                                         ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                         ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                         ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[22]                                                                                                                         ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                         ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                         ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                         ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                          ;
; 19.628 ; 19.848       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                          ;
; 19.629 ; 19.849       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum                                                                                                                 ;
; 19.629 ; 19.849       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_idle                                                                                                                      ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                         ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[13]                                                                                                                         ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                         ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[17]                                                                                                                         ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[3]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][0]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][10]                                                                                                                         ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][13]                                                                                                                         ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][14]                                                                                                                         ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][3]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][4]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][5]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][6]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][7]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][8]                                                                                                                          ;
; 19.632 ; 19.852       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][9]                                                                                                                          ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|total_num[4]                                                                                                                           ;
; 19.633 ; 19.853       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|udp_num[3]                                                                                                                             ;
; 19.635 ; 19.855       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ;
; 19.635 ; 19.855       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ;
; 19.635 ; 19.855       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ;
; 19.635 ; 19.855       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ;
; 19.635 ; 19.855       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ;
; 19.635 ; 19.855       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[6][19]                                                                                                                         ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[0]                                                                                                                           ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[10]                                                                                                                          ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[1]                                                                                                                           ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[2]                                                                                                                           ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[3]                                                                                                                           ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[4]                                                                                                                           ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[5]                                                                                                                           ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[6]                                                                                                                           ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[7]                                                                                                                           ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[8]                                                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                   ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                ;
; 19.872 ; 20.060       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                   ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                    ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                       ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                    ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                    ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                    ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                    ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                    ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                    ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                    ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                    ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                    ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                    ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                       ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'eth_rx_clk'                                   ;
+--------+--------------+----------------+-----------+------------+------------+------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock      ; Clock Edge ; Target     ;
+--------+--------------+----------------+-----------+------------+------------+------------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; eth_rx_clk ; Rise       ; eth_rx_clk ;
+--------+--------------+----------------+-----------+------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 3.097 ; 3.241 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 2.755 ; 2.955 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 3.097 ; 3.241 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 2.734 ; 2.992 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 2.770 ; 3.038 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 2.913 ; 3.212 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 2.875 ; 3.162 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 2.483 ; 2.727 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 2.514 ; 2.751 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 4.309 ; 4.408 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 2.459 ; 2.679 ; Rise       ; cam_pclk                                              ;
; sys_rst_n       ; eth_tx_clk ; 3.184 ; 3.238 ; Rise       ; eth_tx_clk                                            ;
; sdram_data[*]   ; sys_clk    ; 5.874 ; 6.180 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.254 ; 5.560 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.092 ; 5.320 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.618 ; 5.826 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.607 ; 5.829 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.351 ; 5.550 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.070 ; 5.285 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.874 ; 6.180 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.397 ; 5.644 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.906 ; 5.149 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.755 ; 4.974 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.789 ; 5.012 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.920 ; 5.148 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.159 ; 5.412 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.893 ; 5.134 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.370 ; 5.568 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.404 ; 5.582 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 6.826 ; 7.080 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -2.001 ; -2.227 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -2.170 ; -2.366 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -2.499 ; -2.641 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -2.242 ; -2.482 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -2.277 ; -2.526 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -2.417 ; -2.693 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -2.269 ; -2.549 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -2.001 ; -2.227 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -2.032 ; -2.250 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -2.148 ; -2.307 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -1.994 ; -2.206 ; Rise       ; cam_pclk                                              ;
; sys_rst_n       ; eth_tx_clk ; -2.585 ; -2.681 ; Rise       ; eth_tx_clk                                            ;
; sdram_data[*]   ; sys_clk    ; -3.956 ; -4.152 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -4.431 ; -4.714 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -4.280 ; -4.484 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -4.801 ; -4.997 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -4.790 ; -5.000 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -4.545 ; -4.733 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -4.258 ; -4.450 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -5.042 ; -5.337 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -4.589 ; -4.824 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -4.118 ; -4.348 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.956 ; -4.152 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.989 ; -4.189 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -4.131 ; -4.347 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -4.361 ; -4.601 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -4.088 ; -4.305 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -4.563 ; -4.751 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -4.596 ; -4.764 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -5.839 ; -6.078 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; eth_tx_data[*]  ; eth_tx_clk ; 9.133 ; 9.112 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0] ; eth_tx_clk ; 7.891 ; 7.759 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1] ; eth_tx_clk ; 7.662 ; 7.519 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2] ; eth_tx_clk ; 7.454 ; 7.352 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3] ; eth_tx_clk ; 9.133 ; 9.112 ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en       ; eth_tx_clk ; 7.643 ; 7.515 ; Rise       ; eth_tx_clk                                            ;
; sdram_addr[*]   ; sys_clk    ; 6.579 ; 6.588 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 5.125 ; 5.284 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.393 ; 5.565 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.320 ; 5.508 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.636 ; 5.858 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.396 ; 5.569 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.935 ; 5.034 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 5.035 ; 5.155 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 5.382 ; 5.549 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.656 ; 5.873 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 5.423 ; 5.592 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.579 ; 6.588 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 5.372 ; 5.531 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.103 ; 5.215 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 5.287 ; 5.467 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 5.287 ; 5.467 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.916 ; 5.085 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 5.433 ; 5.606 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 4.560 ; 4.500 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.433 ; 4.520 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 6.291 ; 6.298 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.570 ; 4.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.773 ; 4.649 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.822 ; 4.680 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.397 ; 4.325 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.864 ; 4.749 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.291 ; 6.298 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.540 ; 4.458 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.444 ; 4.363 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.740 ; 5.652 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.213 ; 5.076 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.239 ; 5.129 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.261 ; 5.132 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.307 ; 5.174 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.254 ; 5.142 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.275 ; 5.152 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.213 ; 5.101 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.392 ; 5.550 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 5.224 ; 5.420 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 1.223 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 1.115 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; eth_tx_data[*]  ; eth_tx_clk ; 7.190 ; 7.090 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0] ; eth_tx_clk ; 7.607 ; 7.480 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1] ; eth_tx_clk ; 7.383 ; 7.245 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2] ; eth_tx_clk ; 7.190 ; 7.090 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3] ; eth_tx_clk ; 8.855 ; 8.837 ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en       ; eth_tx_clk ; 7.367 ; 7.242 ; Rise       ; eth_tx_clk                                            ;
; sdram_addr[*]   ; sys_clk    ; 4.358 ; 4.456 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.540 ; 4.695 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.796 ; 4.963 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.726 ; 4.908 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.029 ; 5.244 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 4.799 ; 4.968 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.358 ; 4.456 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.449 ; 4.565 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.785 ; 4.946 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.049 ; 5.258 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.825 ; 4.988 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 5.992 ; 5.998 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.776 ; 4.930 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.517 ; 4.626 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.335 ; 4.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.690 ; 4.865 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.335 ; 4.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.835 ; 5.002 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.998 ; 3.939 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 3.875 ; 3.961 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.836 ; 3.766 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.009 ; 3.938 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.197 ; 4.077 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.245 ; 4.106 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.836 ; 3.766 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.285 ; 4.173 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.713 ; 5.722 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.980 ; 3.898 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.882 ; 3.803 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.130 ; 5.045 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.620 ; 4.487 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.649 ; 4.543 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.669 ; 4.545 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.714 ; 4.585 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.663 ; 4.554 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.683 ; 4.565 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.623 ; 4.515 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.790 ; 4.944 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.629 ; 4.818 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.725 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 0.620 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.450 ; 5.373 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 7.096 ; 6.982 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 7.029 ; 6.931 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 6.998 ; 6.900 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.977 ; 6.879 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 6.575 ; 6.477 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 8.036 ; 8.038 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 7.096 ; 6.982 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 6.977 ; 6.879 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.450 ; 5.373 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.992 ; 6.894 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 7.081 ; 7.004 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 7.073 ; 6.996 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 7.081 ; 7.004 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 7.081 ; 7.004 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.664 ; 6.587 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 6.664 ; 6.587 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.867 ; 4.790 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.408 ; 6.294 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 6.379 ; 6.281 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 6.349 ; 6.251 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.329 ; 6.231 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.943 ; 5.845 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.404 ; 7.406 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.408 ; 6.294 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 6.329 ; 6.231 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.867 ; 4.790 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.343 ; 6.245 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.432 ; 6.355 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 6.425 ; 6.348 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 6.432 ; 6.355 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.432 ; 6.355 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.032 ; 5.955 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 6.032 ; 5.955 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.196     ; 5.273     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.694     ; 6.808     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 6.648     ; 6.746     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 6.624     ; 6.722     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.605     ; 6.703     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 6.224     ; 6.322     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.790     ; 7.788     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.694     ; 6.808     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 6.605     ; 6.703     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.196     ; 5.273     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.620     ; 6.718     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.730     ; 6.807     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 6.726     ; 6.803     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 6.730     ; 6.807     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.730     ; 6.807     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.334     ; 6.411     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 6.334     ; 6.411     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.620     ; 4.697     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.018     ; 6.132     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 6.009     ; 6.107     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.986     ; 6.084     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.968     ; 6.066     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.603     ; 5.701     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.168     ; 7.166     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.018     ; 6.132     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.968     ; 6.066     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.620     ; 4.697     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.982     ; 6.080     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.092     ; 6.169     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 6.089     ; 6.166     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 6.092     ; 6.169     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.092     ; 6.169     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.713     ; 5.790     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.713     ; 5.790     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 66.63 MHz  ; 66.63 MHz       ; eth_tx_clk                                            ;      ;
; 128.87 MHz ; 128.87 MHz      ; cam_pclk                                              ;      ;
; 138.37 MHz ; 138.37 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 367.65 MHz ; 367.65 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 2.771  ; 0.000         ;
; cam_pclk                                              ; 5.032  ; 0.000         ;
; eth_tx_clk                                            ; 5.826  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 37.280 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; cam_pclk                                              ; 0.401 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.402 ; 0.000         ;
; eth_tx_clk                                            ; 0.429 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; eth_tx_clk ; 6.429 ; 0.000            ;
; cam_pclk   ; 6.620 ; 0.000            ;
+------------+-------+------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; eth_tx_clk ; 1.503 ; 0.000           ;
; cam_pclk   ; 1.961 ; 0.000           ;
+------------+-------+-----------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.715  ; 0.000         ;
; cam_pclk                                              ; 9.605  ; 0.000         ;
; sys_clk                                               ; 9.943  ; 0.000         ;
; eth_tx_clk                                            ; 19.473 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 19.718 ; 0.000         ;
; eth_rx_clk                                            ; 36.000 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.771 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 4.904      ;
; 2.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.153      ;
; 2.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; eth_tx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 4.395      ;
; 2.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.996      ;
; 2.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.978      ;
; 2.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.978      ;
; 2.971 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.956      ;
; 3.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.740      ;
; 3.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.740      ;
; 3.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.727      ;
; 3.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.668      ;
; 3.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.668      ;
; 3.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.668      ;
; 3.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.668      ;
; 3.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.668      ;
; 3.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.595      ;
; 3.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; eth_tx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 3.881      ;
; 3.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.525      ;
; 3.409 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.517      ;
; 3.420 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.510      ;
; 3.420 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.510      ;
; 3.420 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.510      ;
; 3.420 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.510      ;
; 3.420 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.510      ;
; 3.437 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.493      ;
; 3.437 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.493      ;
; 3.437 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.493      ;
; 3.437 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.493      ;
; 3.437 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.493      ;
; 3.437 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.493      ;
; 3.437 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.493      ;
; 3.437 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.493      ;
; 3.437 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.493      ;
; 3.437 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.493      ;
; 3.443 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.487      ;
; 3.529 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.401      ;
; 3.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.368      ;
; 3.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.360      ;
; 3.581 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.350      ;
; 3.581 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.350      ;
; 3.595 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.595 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.595 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.595 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.595 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.595 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.595 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.595 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.595 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.595 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.595 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.335      ;
; 3.599 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.330      ;
; 3.600 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.330      ;
; 3.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.328      ;
; 3.619 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.312      ;
; 3.619 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.312      ;
; 3.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.205      ; 6.501      ;
; 3.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.205      ; 6.501      ;
; 3.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.205      ; 6.501      ;
; 3.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.205      ; 6.501      ;
; 3.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.205      ; 6.501      ;
; 3.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.205      ; 6.501      ;
; 3.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.205      ; 6.501      ;
; 3.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.205      ; 6.501      ;
; 3.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.205      ; 6.501      ;
; 3.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.290      ;
; 3.653 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 4.022      ;
; 3.661 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.266      ;
; 3.662 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.268      ;
; 3.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.238      ;
; 3.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.211      ; 6.571      ;
; 3.686 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.244      ;
; 3.686 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.244      ;
; 3.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.239      ;
; 3.705 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.226      ;
; 3.705 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.226      ;
; 3.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.203      ;
; 3.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.204      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.319      ; 6.621      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.737 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.193      ;
; 3.738 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 6.615      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 5.032  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.855      ; 6.735      ;
; 5.283  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.855      ; 6.484      ;
; 5.534  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.855      ; 6.233      ;
; 5.572  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.855      ; 6.195      ;
; 5.773  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.801      ; 5.940      ;
; 5.996  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.797      ; 5.713      ;
; 6.074  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.797      ; 5.635      ;
; 6.290  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.797      ; 5.419      ;
; 6.334  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.797      ; 5.375      ;
; 6.987  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.797      ; 4.722      ;
; 7.362  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.855      ; 4.405      ;
; 12.240 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.034     ; 7.748      ;
; 12.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.118     ; 7.255      ;
; 12.949 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.040     ; 7.033      ;
; 12.972 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.052     ; 6.998      ;
; 13.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.073     ; 6.922      ;
; 13.075 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.073     ; 6.874      ;
; 13.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.052     ; 6.708      ;
; 13.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.114     ; 6.558      ;
; 13.399 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.040     ; 6.583      ;
; 13.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.118     ; 6.502      ;
; 13.672 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.040     ; 6.310      ;
; 13.734 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.074     ; 6.214      ;
; 13.738 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.114     ; 6.170      ;
; 13.803 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.040     ; 6.179      ;
; 13.860 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.040     ; 6.122      ;
; 13.862 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.073     ; 6.087      ;
; 13.878 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.040     ; 6.104      ;
; 14.022 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.048     ; 5.952      ;
; 14.067 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.074     ; 5.881      ;
; 14.106 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.074     ; 5.842      ;
; 14.149 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.073     ; 5.800      ;
; 14.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.114     ; 5.714      ;
; 14.337 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.074     ; 5.611      ;
; 14.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.069     ; 5.376      ;
; 14.650 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.152     ; 5.220      ;
; 14.686 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.081     ; 5.255      ;
; 14.857 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.069     ; 5.096      ;
; 14.869 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.069     ; 5.084      ;
; 14.940 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.152     ; 4.930      ;
; 15.116 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.069     ; 4.837      ;
; 15.136 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.069     ; 4.817      ;
; 15.150 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.073     ; 4.799      ;
; 15.232 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.146     ; 4.644      ;
; 15.291 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.052     ; 4.679      ;
; 15.512 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.146     ; 4.364      ;
; 15.522 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.146     ; 4.354      ;
; 15.524 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.146     ; 4.352      ;
; 15.571 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.052     ; 4.399      ;
; 15.583 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.052     ; 4.387      ;
; 15.612 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.118     ; 4.292      ;
; 15.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.118     ; 4.246      ;
; 15.771 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.146     ; 4.105      ;
; 15.786 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.074     ; 4.162      ;
; 15.791 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.146     ; 4.085      ;
; 15.802 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.146     ; 4.074      ;
; 15.814 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.146     ; 4.062      ;
; 15.830 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.052     ; 4.140      ;
; 15.850 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.052     ; 4.120      ;
; 15.868 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.075     ; 4.079      ;
; 16.061 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.146     ; 3.815      ;
; 16.081 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.146     ; 3.795      ;
; 16.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.112     ; 3.698      ;
; 16.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.075     ; 3.662      ;
; 16.349 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.068     ; 3.605      ;
; 16.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.034     ; 3.543      ;
; 16.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.034     ; 3.543      ;
; 16.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.034     ; 3.543      ;
; 16.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.034     ; 3.543      ;
; 16.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.034     ; 3.543      ;
; 16.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.034     ; 3.543      ;
; 16.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.034     ; 3.543      ;
; 16.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.112     ; 3.418      ;
; 16.504 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.112     ; 3.406      ;
; 16.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.075     ; 3.390      ;
; 16.558 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.152     ; 3.312      ;
; 16.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.416      ;
; 16.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.416      ;
; 16.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.416      ;
; 16.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.416      ;
; 16.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.416      ;
; 16.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.416      ;
; 16.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.416      ;
; 16.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.416      ;
; 16.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.038     ; 3.416      ;
; 16.591 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.075     ; 3.356      ;
; 16.594 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.081     ; 3.347      ;
; 16.614 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.112     ; 3.296      ;
; 16.620 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.452      ; 3.891      ;
; 16.620 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.452      ; 3.891      ;
; 16.621 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.457      ; 3.895      ;
; 16.629 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.068     ; 3.325      ;
; 16.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.068     ; 3.313      ;
; 16.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.463      ; 3.878      ;
; 16.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.463      ; 3.878      ;
; 16.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.468      ; 3.882      ;
; 16.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.112     ; 3.159      ;
; 16.771 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.112     ; 3.139      ;
; 16.802 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.075     ; 3.145      ;
; 16.848 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.152     ; 3.022      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 5.826  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.184      ; 6.270      ;
; 5.893  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.184      ; 6.203      ;
; 5.947  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.181      ; 6.146      ;
; 6.009  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.180      ; 6.083      ;
; 6.089  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.180      ; 6.003      ;
; 6.102  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.181      ; 5.991      ;
; 6.147  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.181      ; 5.946      ;
; 6.265  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.184      ; 5.831      ;
; 6.306  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.184      ; 5.790      ;
; 6.466  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.181      ; 5.627      ;
; 7.153  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 2.181      ; 4.940      ;
; 24.991 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 15.243     ;
; 25.152 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 15.082     ;
; 25.200 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.985     ;
; 25.263 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.971     ;
; 25.349 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.836     ;
; 25.358 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.827     ;
; 25.393 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.841     ;
; 25.433 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.752     ;
; 25.507 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.678     ;
; 25.513 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.721     ;
; 25.572 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.662     ;
; 25.575 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.610     ;
; 25.582 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.603     ;
; 25.609 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.576     ;
; 25.642 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.592     ;
; 25.665 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.569     ;
; 25.709 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.525     ;
; 25.724 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.461     ;
; 25.747 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.438     ;
; 25.755 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.430     ;
; 25.791 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.394     ;
; 25.802 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.432     ;
; 25.816 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.418     ;
; 25.843 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.342     ;
; 25.844 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.390     ;
; 25.845 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.191      ; 14.368     ;
; 25.868 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.317     ;
; 25.904 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.281     ;
; 25.905 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.280     ;
; 25.914 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.320     ;
; 25.980 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.205     ;
; 25.981 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.253     ;
; 25.993 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.191      ; 14.220     ;
; 25.998 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.187     ;
; 26.021 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.164     ;
; 26.032 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.153     ;
; 26.036 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.149     ;
; 26.070 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.154      ; 14.106     ;
; 26.074 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.160     ;
; 26.088 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.146     ;
; 26.091 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.094     ;
; 26.110 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.142      ; 14.054     ;
; 26.117 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.191      ; 14.096     ;
; 26.122 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.063     ;
; 26.125 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 14.060     ;
; 26.193 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.041     ;
; 26.196 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 14.038     ;
; 26.202 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.983     ;
; 26.221 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.191      ; 13.992     ;
; 26.237 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][27]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 13.997     ;
; 26.264 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.921     ;
; 26.265 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.920     ;
; 26.265 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.191      ; 13.948     ;
; 26.267 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.105      ; 13.860     ;
; 26.268 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.142      ; 13.896     ;
; 26.288 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.897     ;
; 26.289 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.896     ;
; 26.291 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.105      ; 13.836     ;
; 26.295 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.890     ;
; 26.302 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.883     ;
; 26.308 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][27]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 13.926     ;
; 26.310 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 13.924     ;
; 26.317 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.868     ;
; 26.343 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.142      ; 13.821     ;
; 26.370 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.142      ; 13.794     ;
; 26.390 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.795     ;
; 26.414 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.771     ;
; 26.415 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.770     ;
; 26.425 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.105      ; 13.702     ;
; 26.442 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.142      ; 13.722     ;
; 26.449 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.154      ; 13.727     ;
; 26.462 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][0]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.286      ; 13.846     ;
; 26.470 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.715     ;
; 26.485 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.142      ; 13.679     ;
; 26.493 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.191      ; 13.720     ;
; 26.500 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.105      ; 13.627     ;
; 26.508 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.677     ;
; 26.522 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.663     ;
; 26.525 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.105      ; 13.602     ;
; 26.530 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.286      ; 13.778     ;
; 26.532 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.653     ;
; 26.533 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.286      ; 13.775     ;
; 26.548 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.637     ;
; 26.551 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.634     ;
; 26.552 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.142      ; 13.612     ;
; 26.572 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.212      ; 13.662     ;
; 26.604 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.142      ; 13.560     ;
; 26.606 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.163      ; 13.579     ;
; 26.617 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.142      ; 13.547     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                           ;
+--------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 37.280 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.650      ;
; 37.333 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.597      ;
; 37.493 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.437      ;
; 37.494 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.436      ;
; 37.557 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.373      ;
; 37.558 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.372      ;
; 37.598 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.332      ;
; 37.610 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.320      ;
; 37.611 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.319      ;
; 37.662 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.268      ;
; 37.664 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.266      ;
; 37.687 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.243      ;
; 37.723 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.207      ;
; 37.752 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.178      ;
; 37.780 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.150      ;
; 37.781 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.149      ;
; 37.782 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.148      ;
; 37.783 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.147      ;
; 37.784 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.146      ;
; 37.788 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.142      ;
; 37.794 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.136      ;
; 37.796 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.134      ;
; 37.835 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.095      ;
; 37.871 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.059      ;
; 37.877 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.053      ;
; 37.878 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.052      ;
; 37.887 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.043      ;
; 37.910 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.020      ;
; 37.922 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.008      ;
; 37.922 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.008      ;
; 37.941 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.989      ;
; 37.942 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.988      ;
; 37.949 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.981      ;
; 37.950 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.980      ;
; 37.961 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.969      ;
; 37.961 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.969      ;
; 37.962 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.968      ;
; 38.003 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.927      ;
; 38.004 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.926      ;
; 38.004 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.926      ;
; 38.012 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.918      ;
; 38.013 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.917      ;
; 38.036 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.894      ;
; 38.048 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.882      ;
; 38.048 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.882      ;
; 38.071 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.859      ;
; 38.075 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.855      ;
; 38.076 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.854      ;
; 38.087 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.843      ;
; 38.087 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.843      ;
; 38.088 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.842      ;
; 38.125 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.805      ;
; 38.126 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.804      ;
; 38.129 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.801      ;
; 38.130 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.800      ;
; 38.138 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.792      ;
; 38.139 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.791      ;
; 38.171 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.759      ;
; 38.174 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.756      ;
; 38.210 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.720      ;
; 38.213 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.717      ;
; 38.251 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.679      ;
; 38.251 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.679      ;
; 38.252 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.678      ;
; 38.256 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.674      ;
; 38.256 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.674      ;
; 38.260 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.670      ;
; 38.264 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.666      ;
; 38.558 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.372      ;
; 38.606 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.324      ;
; 38.727 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.203      ;
; 38.766 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.164      ;
; 38.772 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.158      ;
; 38.780 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.150      ;
; 38.780 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.150      ;
; 38.785 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.145      ;
; 38.794 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.136      ;
; 38.797 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 1.133      ;
; 39.160 ; i2c_dri:u_i2c_dri|dri_clk    ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 0.770      ;
+--------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.428 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.074      ;
; 0.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.083      ;
; 0.444 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.090      ;
; 0.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.715      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.450 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.717      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.732      ;
; 0.468 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.114      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.116      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.069      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.494 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.768      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.769      ;
; 0.507 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.775      ;
; 0.510 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.091      ;
; 0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.782      ;
; 0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.785      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.789      ;
; 0.522 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.789      ;
; 0.526 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.175      ;
; 0.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.109      ;
; 0.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.112      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.118      ;
; 0.548 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.817      ;
; 0.561 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.142      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.589 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.170      ;
; 0.591 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.859      ;
; 0.592 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.859      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.174      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.860      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.861      ;
; 0.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.862      ;
; 0.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.862      ;
; 0.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.862      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.864      ;
; 0.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.602 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.878      ;
; 0.617 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.885      ;
; 0.618 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
; 0.621 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.893      ;
; 0.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.629 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.897      ;
; 0.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.900      ;
; 0.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.918      ;
; 0.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.919      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.924      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.926      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.928      ;
; 0.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.932      ;
; 0.671 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.938      ;
; 0.671 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.342      ;
; 0.674 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.942      ;
; 0.679 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.350      ;
; 0.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.351      ;
; 0.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.950      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.667      ; 1.298      ;
; 0.425 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.667      ; 1.322      ;
; 0.428 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.651      ; 1.309      ;
; 0.430 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.667      ; 1.329      ;
; 0.442 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.611      ; 1.283      ;
; 0.445 ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.684      ;
; 0.446 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.667      ; 1.343      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.611      ; 1.313      ;
; 0.473 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.667      ; 1.370      ;
; 0.479 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.102      ; 0.776      ;
; 0.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 0.745      ;
; 0.498 ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 0.745      ;
; 0.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.102      ; 0.798      ;
; 0.505 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 0.752      ;
; 0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.603      ; 1.341      ;
; 0.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.760      ;
; 0.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.048      ; 0.776      ;
; 0.535 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.603      ; 1.368      ;
; 0.539 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.615      ; 1.384      ;
; 0.540 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.603      ; 1.373      ;
; 0.547 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.615      ; 1.392      ;
; 0.552 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.615      ; 1.397      ;
; 0.570 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.102      ; 0.867      ;
; 0.570 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.615      ; 1.415      ;
; 0.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.615      ; 1.426      ;
; 0.602 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.848      ;
; 0.619 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.099      ; 0.913      ;
; 0.619 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.099      ; 0.913      ;
; 0.620 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.099      ; 0.914      ;
; 0.621 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.099      ; 0.915      ;
; 0.622 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.099      ; 0.916      ;
; 0.652 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 0.899      ;
; 0.663 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 0.910      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.102      ; 0.960      ;
; 0.665 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 0.912      ;
; 0.672 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.918      ;
; 0.690 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.102      ; 0.987      ;
; 0.705 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.017      ; 0.917      ;
; 0.706 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.011      ; 0.912      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.102      ; 1.004      ;
; 0.707 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.011      ; 0.913      ;
; 0.707 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.011      ; 0.913      ;
; 0.713 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.959      ;
; 0.723 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 0.970      ;
; 0.723 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.102      ; 1.020      ;
; 0.731 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.652      ; 1.613      ;
; 0.733 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.639      ; 1.602      ;
; 0.734 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 0.981      ;
; 0.734 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.655      ; 1.619      ;
; 0.737 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 0.984      ;
; 0.737 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 0.984      ;
; 0.737 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.655      ; 1.622      ;
; 0.739 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.655      ; 1.624      ;
; 0.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 0.990      ;
; 0.743 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.655      ; 1.628      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.599      ; 1.582      ;
; 0.757 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.655      ; 1.642      ;
; 0.757 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.655      ; 1.642      ;
; 0.765 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.651      ; 1.646      ;
; 0.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.048      ; 1.009      ;
; 0.771 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 1.018      ;
; 0.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.615      ; 1.617      ;
; 0.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.599      ; 1.602      ;
; 0.777 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.048      ; 1.020      ;
; 0.791 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.639      ; 1.660      ;
; 0.803 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.615      ; 1.648      ;
; 0.804 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.603      ; 1.637      ;
; 0.826 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.603      ; 1.659      ;
; 0.830 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.017      ; 1.042      ;
; 0.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.603      ; 1.674      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.110      ; 1.195      ;
; 0.914 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.012      ; 1.121      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.108      ; 1.220      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.108      ; 1.220      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.112      ; 1.229      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.110      ; 1.227      ;
; 0.923 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.108      ; 1.226      ;
; 0.928 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.017      ; 1.140      ;
; 0.941 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 1.188      ;
; 0.942 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.108      ; 1.245      ;
; 0.942 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.052      ; 1.189      ;
; 0.948 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.012      ; 1.155      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.017      ; 1.161      ;
; 0.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.081      ; 1.226      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                           ;
+-------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.402 ; i2c_dri:u_i2c_dri|dri_clk    ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.694 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.700 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.967      ;
; 0.712 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.719 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.986      ;
; 0.850 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.117      ;
; 0.851 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.118      ;
; 0.859 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.126      ;
; 0.978 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.245      ;
; 0.979 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.246      ;
; 1.014 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.283      ;
; 1.019 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.287      ;
; 1.030 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.297      ;
; 1.034 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.301      ;
; 1.059 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.326      ;
; 1.111 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.378      ;
; 1.114 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.381      ;
; 1.117 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.384      ;
; 1.137 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.404      ;
; 1.137 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.405      ;
; 1.140 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.407      ;
; 1.141 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.408      ;
; 1.151 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.419      ;
; 1.152 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.419      ;
; 1.204 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.471      ;
; 1.218 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.485      ;
; 1.233 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.500      ;
; 1.236 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.503      ;
; 1.246 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.513      ;
; 1.250 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.517      ;
; 1.258 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.525      ;
; 1.259 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.526      ;
; 1.259 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.526      ;
; 1.260 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.527      ;
; 1.262 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.529      ;
; 1.273 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.540      ;
; 1.274 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.541      ;
; 1.340 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.607      ;
; 1.355 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.622      ;
; 1.358 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.625      ;
; 1.368 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.635      ;
; 1.380 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.647      ;
; 1.381 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.648      ;
; 1.384 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.651      ;
; 1.395 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.662      ;
; 1.412 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.679      ;
; 1.422 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.689      ;
; 1.440 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.707      ;
; 1.450 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.717      ;
; 1.480 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.747      ;
; 1.502 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.769      ;
; 1.552 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.819      ;
; 1.576 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.843      ;
; 1.580 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.847      ;
; 1.682 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.949      ;
; 1.719 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.986      ;
; 1.747 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.014      ;
; 1.759 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.026      ;
; 1.767 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.034      ;
; 1.812 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.079      ;
; 1.848 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.115      ;
; 1.889 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.156      ;
; 1.890 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.157      ;
; 1.912 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.179      ;
; 1.913 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.180      ;
; 1.979 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.246      ;
; 2.019 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.286      ;
; 2.161 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.428      ;
; 2.184 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.451      ;
+-------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.429 ; img_data_pkt:u_img_data_pkt|img_data_t[2]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.113      ; 0.737      ;
; 0.429 ; img_data_pkt:u_img_data_pkt|img_data_t[10]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.113      ; 0.737      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                         ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                            ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                                ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full           ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                            ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                           ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                           ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.431 ; img_data_pkt:u_img_data_pkt|img_data_t[7]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.113      ; 0.739      ;
; 0.431 ; img_data_pkt:u_img_data_pkt|img_data_t[11]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.113      ; 0.739      ;
; 0.440 ; img_data_pkt:u_img_data_pkt|img_data_t[9]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[25]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.103      ; 0.738      ;
; 0.441 ; img_data_pkt:u_img_data_pkt|img_data_t[8]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[24]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.103      ; 0.739      ;
; 0.445 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                            ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                                    ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.684      ;
; 0.446 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[12]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.399      ; 1.075      ;
; 0.451 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[16]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.399      ; 1.080      ;
; 0.467 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[15]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.360      ; 1.057      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.105      ; 0.769      ;
; 0.470 ; img_data_pkt:u_img_data_pkt|fifo_empty_d0                                                                                                                                            ; img_data_pkt:u_img_data_pkt|udp_tx_start_en                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.716      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.716      ;
; 0.478 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[28]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.399      ; 1.107      ;
; 0.481 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[8]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.399      ; 1.110      ;
; 0.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.742      ;
; 0.499 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[24]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.399      ; 1.128      ;
; 0.512 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.759      ;
; 0.512 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[16]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.759      ;
; 0.518 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.304      ; 1.052      ;
; 0.523 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[30]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.322      ; 1.075      ;
; 0.526 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[17]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.304      ; 1.060      ;
; 0.532 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.356      ; 1.118      ;
; 0.536 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.304      ; 1.070      ;
; 0.542 ; img_data_pkt:u_img_data_pkt|img_data_t[0]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[16]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.159      ; 0.896      ;
; 0.546 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[21]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.304      ; 1.080      ;
; 0.550 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.323      ; 1.103      ;
; 0.555 ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                                ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.009      ; 0.759      ;
; 0.555 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[5]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.304      ; 1.089      ;
; 0.558 ; img_data_pkt:u_img_data_pkt|img_data_t[4]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.113      ; 0.866      ;
; 0.558 ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                       ; udp:u_udp|ip_send:u_ip_send|total_num[4]                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.392      ; 1.145      ;
; 0.559 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.356      ; 1.145      ;
; 0.559 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.323      ; 1.112      ;
; 0.565 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.356      ; 1.151      ;
; 0.570 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[25]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.266      ; 1.066      ;
; 0.572 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.323      ; 1.125      ;
; 0.573 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.356      ; 1.159      ;
; 0.575 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.304      ; 1.109      ;
; 0.576 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.356      ; 1.162      ;
; 0.578 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[9]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.266      ; 1.074      ;
; 0.580 ; img_data_pkt:u_img_data_pkt|img_data_t[12]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[28]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.103      ; 0.878      ;
; 0.582 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.105      ; 0.882      ;
; 0.592 ; img_data_pkt:u_img_data_pkt|img_data_t[13]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[29]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.103      ; 0.890      ;
; 0.599 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[29]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.266      ; 1.095      ;
; 0.600 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.846      ;
; 0.601 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.279      ; 1.110      ;
; 0.603 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.304      ; 1.137      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.105      ; 0.906      ;
; 0.607 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[14]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.266      ; 1.103      ;
; 0.610 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[12]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.857      ;
; 0.612 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.859      ;
; 0.613 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.858      ;
; 0.613 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[13]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.266      ; 1.109      ;
; 0.614 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[27]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[31]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.090      ; 0.899      ;
; 0.614 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.049      ; 0.858      ;
; 0.615 ; udp:u_udp|ip_send:u_ip_send|udp_num[3]                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|ip_head[6][19]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.103      ; 0.913      ;
; 0.619 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.271      ; 1.120      ;
; 0.620 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.223      ; 1.073      ;
; 0.621 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.868      ;
; 0.622 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[3]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.050      ; 0.867      ;
; 0.624 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.279      ; 1.133      ;
; 0.627 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.100      ; 0.922      ;
; 0.628 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.252      ; 1.110      ;
; 0.634 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.246      ; 1.110      ;
; 0.637 ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[10]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.446      ; 1.278      ;
; 0.638 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.252      ; 1.120      ;
; 0.640 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.271      ; 1.141      ;
; 0.641 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.252      ; 1.123      ;
; 0.641 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.227      ; 1.098      ;
; 0.643 ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                                    ; img_data_pkt:u_img_data_pkt|wr_fifo_en                                                                                                                                                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.051      ; 0.889      ;
; 0.644 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.271      ; 1.145      ;
; 0.645 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.304      ; 1.179      ;
; 0.645 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.246      ; 1.121      ;
; 0.647 ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[7]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[7]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.886      ;
; 0.647 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.246      ; 1.123      ;
; 0.649 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.227      ; 1.106      ;
; 0.652 ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[10]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[12]                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.446      ; 1.293      ;
; 0.652 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.246      ; 1.128      ;
; 0.653 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.271      ; 1.154      ;
; 0.654 ; img_data_pkt:u_img_data_pkt|img_data_t[1]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[17]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.107      ; 0.956      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 6.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[0]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.057      ;
; 6.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[1]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.057      ;
; 6.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[2]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.057      ;
; 6.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[3]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.057      ;
; 6.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[4]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.057      ;
; 6.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[6]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.057      ;
; 6.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[8]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.057      ;
; 6.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[9]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.057      ;
; 6.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[10]                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.057      ;
; 6.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[5]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.057      ;
; 6.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[7]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.057      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[0]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.002      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[1]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.002      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[2]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.002      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[3]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.002      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[4]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.002      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[6]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.002      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[8]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.002      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[9]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.002      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[10]                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.002      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[5]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.002      ;
; 6.484 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[7]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 5.002      ;
; 6.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[0]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 4.954      ;
; 6.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[1]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 4.954      ;
; 6.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[2]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 4.954      ;
; 6.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[3]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 4.954      ;
; 6.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[4]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 4.954      ;
; 6.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[6]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 4.954      ;
; 6.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[8]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 4.954      ;
; 6.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[9]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 4.954      ;
; 6.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[10]                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 4.954      ;
; 6.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[5]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 4.954      ;
; 6.532 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[7]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.574      ; 4.954      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[1]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.056      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[2]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.056      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[3]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.056      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[4]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.056      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[5]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.056      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[6]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.056      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[7]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.056      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[8]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.056      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[9]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.056      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[10]                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.056      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[0]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.056      ;
; 6.651 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[10]                                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.795      ; 5.056      ;
; 6.651 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.795      ; 5.056      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[1]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.001      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[2]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.001      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[3]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.001      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[4]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.001      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[5]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.001      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[6]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.001      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[7]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.001      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[8]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.001      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[9]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.001      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[10]                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.001      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[0]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 5.001      ;
; 6.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.846      ; 5.056      ;
; 6.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.846      ; 5.056      ;
; 6.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.846      ; 5.056      ;
; 6.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|fifo_empty_d0                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.846      ; 5.056      ;
; 6.702 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|udp_tx_start_en                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.846      ; 5.056      ;
; 6.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[10]                                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.795      ; 5.001      ;
; 6.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.795      ; 5.001      ;
; 6.718 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_val_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.863      ; 5.057      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[1]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 4.953      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[2]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 4.953      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[3]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 4.953      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[4]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 4.953      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[5]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 4.953      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[6]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 4.953      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[7]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 4.953      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[8]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 4.953      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[9]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 4.953      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[10]                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 4.953      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[0]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.764      ; 4.953      ;
; 6.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.878      ; 5.055      ;
; 6.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.878      ; 5.055      ;
; 6.754 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[10]                                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.795      ; 4.953      ;
; 6.754 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.795      ; 4.953      ;
; 6.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.846      ; 5.001      ;
; 6.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.846      ; 5.001      ;
; 6.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.846      ; 5.001      ;
; 6.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|fifo_empty_d0                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.846      ; 5.001      ;
; 6.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|udp_tx_start_en                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.846      ; 5.001      ;
; 6.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[0]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.904      ; 5.056      ;
; 6.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[2]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.904      ; 5.056      ;
; 6.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[3]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.904      ; 5.056      ;
; 6.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[4]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.904      ; 5.056      ;
; 6.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[5]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.904      ; 5.056      ;
; 6.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[6]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.904      ; 5.056      ;
; 6.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[7]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.904      ; 5.056      ;
; 6.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[1]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.904      ; 5.056      ;
; 6.773 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_val_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.863      ; 5.002      ;
; 6.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.878      ; 5.000      ;
; 6.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.878      ; 5.000      ;
; 6.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_done                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.941      ; 5.056      ;
; 6.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.846      ; 4.953      ;
; 6.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.846      ; 4.953      ;
; 6.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.846      ; 4.953      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 5.035      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 5.035      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 5.035      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 5.035      ;
; 6.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 5.035      ;
; 6.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 5.035      ;
; 6.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 5.035      ;
; 6.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 5.035      ;
; 6.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 5.035      ;
; 6.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 5.035      ;
; 6.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 5.035      ;
; 6.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 5.035      ;
; 6.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 5.035      ;
; 6.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 5.035      ;
; 6.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 5.035      ;
; 6.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 5.035      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.036      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.036      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.036      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.036      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.036      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.036      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 5.036      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 4.980      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 4.980      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 4.980      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 4.980      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 4.980      ;
; 6.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 5.036      ;
; 6.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 5.036      ;
; 6.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 5.036      ;
; 6.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 5.036      ;
; 6.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 5.036      ;
; 6.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.980      ;
; 6.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.980      ;
; 6.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.980      ;
; 6.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.980      ;
; 6.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.980      ;
; 6.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.980      ;
; 6.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.980      ;
; 6.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.980      ;
; 6.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.980      ;
; 6.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.980      ;
; 6.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.980      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 4.932      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 4.932      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 4.932      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 4.932      ;
; 6.723 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.743      ; 4.932      ;
; 6.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 5.036      ;
; 6.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 5.036      ;
; 6.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 5.036      ;
; 6.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 5.036      ;
; 6.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 5.036      ;
; 6.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.981      ;
; 6.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.981      ;
; 6.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.981      ;
; 6.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.981      ;
; 6.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.981      ;
; 6.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.981      ;
; 6.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.981      ;
; 6.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 4.981      ;
; 6.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 4.981      ;
; 6.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 4.981      ;
; 6.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 4.981      ;
; 6.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 4.981      ;
; 6.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.932      ;
; 6.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.932      ;
; 6.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.932      ;
; 6.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.932      ;
; 6.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.932      ;
; 6.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.932      ;
; 6.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.932      ;
; 6.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.932      ;
; 6.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.932      ;
; 6.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.932      ;
; 6.764 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.784      ; 4.932      ;
; 6.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.933      ;
; 6.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.933      ;
; 6.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.933      ;
; 6.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.933      ;
; 6.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.933      ;
; 6.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.933      ;
; 6.778 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.799      ; 4.933      ;
; 6.779 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 4.933      ;
; 6.779 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 4.933      ;
; 6.779 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 4.933      ;
; 6.779 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 4.933      ;
; 6.779 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.800      ; 4.933      ;
; 6.782 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 4.981      ;
; 6.782 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 4.981      ;
; 6.782 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 4.981      ;
; 6.782 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 4.981      ;
; 6.782 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 4.981      ;
; 6.830 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 4.933      ;
; 6.830 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 4.933      ;
; 6.830 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 4.933      ;
; 6.830 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 4.933      ;
; 6.830 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.851      ; 4.933      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.566      ;
; 1.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.566      ;
; 1.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.566      ;
; 1.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[2]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.566      ;
; 1.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.566      ;
; 1.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.566      ;
; 1.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[11]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.566      ;
; 1.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.566      ;
; 1.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.566      ;
; 1.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.566      ;
; 1.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.566      ;
; 1.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.581      ;
; 1.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.581      ;
; 1.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.581      ;
; 1.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[2]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.581      ;
; 1.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.581      ;
; 1.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.581      ;
; 1.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[11]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.581      ;
; 1.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.581      ;
; 1.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.581      ;
; 1.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.581      ;
; 1.518 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.581      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.559      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.559      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.559      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.559      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.559      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.559      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.559      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.559      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.559      ;
; 1.523 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.559      ;
; 1.538 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.574      ;
; 1.538 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.574      ;
; 1.538 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.574      ;
; 1.538 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.574      ;
; 1.538 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.574      ;
; 1.538 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.574      ;
; 1.538 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.574      ;
; 1.538 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.574      ;
; 1.538 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.574      ;
; 1.538 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.574      ;
; 1.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[4]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.735      ; 4.566      ;
; 1.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[10]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.735      ; 4.566      ;
; 1.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[2]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.735      ; 4.566      ;
; 1.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[11]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.735      ; 4.566      ;
; 1.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[7]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.735      ; 4.566      ;
; 1.571 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[4]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.735      ; 4.581      ;
; 1.571 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[10]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.735      ; 4.581      ;
; 1.571 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[2]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.735      ; 4.581      ;
; 1.571 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[11]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.735      ; 4.581      ;
; 1.571 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[7]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.735      ; 4.581      ;
; 1.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[28]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.566      ;
; 1.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[24]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.566      ;
; 1.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[16]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.566      ;
; 1.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[12]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.566      ;
; 1.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[8]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.566      ;
; 1.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[29]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.566      ;
; 1.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[25]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.566      ;
; 1.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[14]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.566      ;
; 1.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[13]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.566      ;
; 1.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[9]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.566      ;
; 1.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[30]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.566      ;
; 1.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.680      ;
; 1.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.680      ;
; 1.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.680      ;
; 1.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[2]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.680      ;
; 1.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.680      ;
; 1.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.680      ;
; 1.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[11]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.680      ;
; 1.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.680      ;
; 1.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.680      ;
; 1.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.680      ;
; 1.617 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.788      ; 4.680      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[28]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.581      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[24]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.581      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[16]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.581      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[12]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.581      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[8]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.581      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[29]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.581      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[25]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.581      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[14]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.581      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[13]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.581      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[9]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.581      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[30]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.688      ; 4.581      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.654      ; 4.559      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.654      ; 4.559      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.654      ; 4.559      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.654      ; 4.559      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.654      ; 4.559      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.654      ; 4.559      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.654      ; 4.559      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.654      ; 4.559      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.654      ; 4.559      ;
; 1.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.654      ; 4.559      ;
; 1.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.673      ;
; 1.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.673      ;
; 1.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.673      ;
; 1.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.673      ;
; 1.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 2.761      ; 4.673      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.555      ;
; 1.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.555      ;
; 1.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.555      ;
; 1.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.555      ;
; 1.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.555      ;
; 1.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.570      ;
; 1.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.570      ;
; 1.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.570      ;
; 1.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.570      ;
; 1.976 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.570      ;
; 2.014 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.555      ;
; 2.014 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.555      ;
; 2.014 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.555      ;
; 2.014 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.555      ;
; 2.014 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.555      ;
; 2.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.556      ;
; 2.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.556      ;
; 2.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.556      ;
; 2.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.556      ;
; 2.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.556      ;
; 2.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.556      ;
; 2.016 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.556      ;
; 2.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.570      ;
; 2.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.570      ;
; 2.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.570      ;
; 2.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.570      ;
; 2.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.570      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.555      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.555      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.555      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.555      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.555      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.555      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.555      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.555      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.555      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.555      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.555      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.571      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.571      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.571      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.571      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.571      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.571      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.571      ;
; 2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.570      ;
; 2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.570      ;
; 2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.570      ;
; 2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.570      ;
; 2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.570      ;
; 2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.570      ;
; 2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.570      ;
; 2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.570      ;
; 2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.570      ;
; 2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.570      ;
; 2.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.570      ;
; 2.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.555      ;
; 2.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.555      ;
; 2.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.555      ;
; 2.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.555      ;
; 2.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.555      ;
; 2.075 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.669      ;
; 2.075 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.669      ;
; 2.075 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.669      ;
; 2.075 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.669      ;
; 2.075 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.319      ; 4.669      ;
; 2.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.570      ;
; 2.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.570      ;
; 2.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.570      ;
; 2.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.570      ;
; 2.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.570      ;
; 2.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.669      ;
; 2.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.669      ;
; 2.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.669      ;
; 2.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.669      ;
; 2.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.266      ; 4.669      ;
; 2.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.670      ;
; 2.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.670      ;
; 2.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.670      ;
; 2.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.670      ;
; 2.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.670      ;
; 2.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.670      ;
; 2.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.265      ; 4.670      ;
; 2.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.669      ;
; 2.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.669      ;
; 2.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.669      ;
; 2.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.669      ;
; 2.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.669      ;
; 2.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.669      ;
; 2.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.669      ;
; 2.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.669      ;
; 2.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.669      ;
; 2.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.669      ;
; 2.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.249      ; 4.669      ;
; 2.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.669      ;
; 2.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.669      ;
; 2.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.669      ;
; 2.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.669      ;
; 2.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.206      ; 4.669      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                             ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                          ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[2]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[3]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[0]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[1]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[4]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[5]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[6]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[7]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[8]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                              ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.605 ; 9.821        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ;
; 9.605 ; 9.821        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ;
; 9.605 ; 9.821        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                 ;
; 9.605 ; 9.821        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                 ;
; 9.605 ; 9.821        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                 ;
; 9.605 ; 9.821        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.606 ; 9.822        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                 ;
; 9.606 ; 9.822        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ;
; 9.606 ; 9.822        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                 ;
; 9.606 ; 9.822        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ;
; 9.606 ; 9.822        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                   ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                   ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.625 ; 9.841        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                 ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                 ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                 ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                 ;
; 9.630 ; 9.846        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                 ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                 ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                 ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                 ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                 ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                 ;
; 9.631 ; 9.847        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                 ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ;
; 9.632 ; 9.848        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ;
; 9.640 ; 9.870        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 9.640 ; 9.870        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; 9.641 ; 9.871        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 9.641 ; 9.871        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; 9.817 ; 9.817        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a9|clk0                                                                                   ;
; 9.818 ; 9.818        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0|clk0                                                                                   ;
; 9.875 ; 9.875        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|byte_flag_d0|clk                                                                                                                                                 ;
; 9.875 ; 9.875        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|byte_flag|clk                                                                                                                                                    ;
; 9.875 ; 9.875        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[0]|clk                                                                                                                                               ;
; 9.875 ; 9.875        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[1]|clk                                                                                                                                               ;
; 9.875 ; 9.875        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[5]|clk                                                                                                                                               ;
; 9.875 ; 9.875        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg|clk                                                                                ;
; 9.876 ; 9.876        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[0]|clk                                                                                                                                               ;
; 9.876 ; 9.876        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[13]|clk                                                                                                                                              ;
; 9.876 ; 9.876        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[1]|clk                                                                                                                                               ;
; 9.876 ; 9.876        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[8]|clk                                                                                                                                               ;
; 9.876 ; 9.876        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[9]|clk                                                                                                                                               ;
; 9.880 ; 9.880        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]|clk                                                                                        ;
; 9.880 ; 9.880        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]|clk                                                                                        ;
; 9.880 ; 9.880        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]|clk                                                                                        ;
; 9.880 ; 9.880        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]|clk                                                                                        ;
; 9.880 ; 9.880        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]|clk                                                                                        ;
; 9.880 ; 9.880        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]|clk                                                                                        ;
; 9.880 ; 9.880        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg|clk                                                                                ;
; 9.888 ; 9.888        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]|clk                                                                                ;
; 9.888 ; 9.888        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10]|clk                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.473 ; 19.689       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                                       ;
; 19.473 ; 19.689       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                                       ;
; 19.473 ; 19.689       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                                       ;
; 19.473 ; 19.689       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                                       ;
; 19.473 ; 19.689       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                                       ;
; 19.473 ; 19.689       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                                       ;
; 19.473 ; 19.689       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                                       ;
; 19.473 ; 19.689       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                                        ;
; 19.473 ; 19.689       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                                        ;
; 19.473 ; 19.689       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|crc_clr                                                                                                                                ;
; 19.473 ; 19.689       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[0]                                                                                                                         ;
; 19.474 ; 19.690       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_crc                                                                                                                       ;
; 19.474 ; 19.690       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_tx_data                                                                                                                   ;
; 19.481 ; 19.697       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                          ;
; 19.481 ; 19.697       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                          ;
; 19.481 ; 19.697       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                          ;
; 19.485 ; 19.701       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|skip_en                                                                                                                                ;
; 19.490 ; 19.706       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|real_add_cnt[0]                                                                                                                        ;
; 19.490 ; 19.706       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|real_add_cnt[1]                                                                                                                        ;
; 19.490 ; 19.706       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|real_add_cnt[2]                                                                                                                        ;
; 19.490 ; 19.706       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|real_add_cnt[3]                                                                                                                        ;
; 19.490 ; 19.706       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|real_add_cnt[4]                                                                                                                        ;
; 19.491 ; 19.707       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[0]                                                                                                                                 ;
; 19.491 ; 19.707       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[1]                                                                                                                                 ;
; 19.491 ; 19.707       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[2]                                                                                                                                 ;
; 19.491 ; 19.707       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[3]                                                                                                                                 ;
; 19.491 ; 19.707       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cnt[4]                                                                                                                                 ;
; 19.494 ; 19.710       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_eth_head                                                                                                                  ;
; 19.494 ; 19.710       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_ip_head                                                                                                                   ;
; 19.494 ; 19.710       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_preamble                                                                                                                  ;
; 19.507 ; 19.723       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[0]                                                                                                                        ;
; 19.507 ; 19.723       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                                       ;
; 19.507 ; 19.723       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                                       ;
; 19.507 ; 19.723       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[1]                                                                                                                        ;
; 19.507 ; 19.723       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[2]                                                                                                                        ;
; 19.507 ; 19.723       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[3]                                                                                                                        ;
; 19.507 ; 19.723       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[4]                                                                                                                        ;
; 19.507 ; 19.723       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[5]                                                                                                                        ;
; 19.507 ; 19.723       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[6]                                                                                                                        ;
; 19.507 ; 19.723       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]                                                                                                                        ;
; 19.510 ; 19.726       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_check_sum                                                                                                                 ;
; 19.510 ; 19.726       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_idle                                                                                                                      ;
; 19.513 ; 19.729       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ;
; 19.513 ; 19.729       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ;
; 19.513 ; 19.729       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ;
; 19.513 ; 19.729       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ;
; 19.513 ; 19.729       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[12]                                                                                                                         ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[16]                                                                                                                         ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                         ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                         ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[22]                                                                                                                         ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                         ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                         ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                         ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                          ;
; 19.518 ; 19.734       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                          ;
; 19.523 ; 19.739       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                         ;
; 19.523 ; 19.739       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                         ;
; 19.523 ; 19.739       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                         ;
; 19.523 ; 19.739       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[1]                                                                                                                          ;
; 19.523 ; 19.739       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                         ;
; 19.523 ; 19.739       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[27]                                                                                                                         ;
; 19.523 ; 19.739       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[1]                                                                                                                         ;
; 19.523 ; 19.739       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|eth_tx_en                                                                                                                              ;
; 19.523 ; 19.739       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_done_t                                                                                                                              ;
; 19.528 ; 19.744       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                         ;
; 19.528 ; 19.744       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[13]                                                                                                                         ;
; 19.528 ; 19.744       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                         ;
; 19.528 ; 19.744       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[17]                                                                                                                         ;
; 19.528 ; 19.744       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                          ;
; 19.528 ; 19.744       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[3]                                                                                                                          ;
; 19.528 ; 19.744       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                          ;
; 19.528 ; 19.744       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                          ;
; 19.528 ; 19.744       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                          ;
; 19.528 ; 19.744       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                          ;
; 19.534 ; 19.750       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]                                                                                                                        ;
; 19.534 ; 19.750       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[12]                                                                                                                        ;
; 19.534 ; 19.750       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[13]                                                                                                                        ;
; 19.534 ; 19.750       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[14]                                                                                                                        ;
; 19.534 ; 19.750       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[15]                                                                                                                        ;
; 19.534 ; 19.750       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[16]                                                                                                                        ;
; 19.534 ; 19.750       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[17]                                                                                                                        ;
; 19.534 ; 19.750       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[18]                                                                                                                        ;
; 19.534 ; 19.750       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[19]                                                                                                                        ;
; 19.534 ; 19.750       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[20]                                                                                                                        ;
; 19.534 ; 19.750       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[21]                                                                                                                        ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[0]                                                                                                                           ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[10]                                                                                                                          ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[1]                                                                                                                           ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[2]                                                                                                                           ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[3]                                                                                                                           ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[4]                                                                                                                           ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[5]                                                                                                                           ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[6]                                                                                                                           ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[7]                                                                                                                           ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[8]                                                                                                                           ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_h_cnt[9]                                                                                                                           ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|img_req                                                                                                                                ;
; 19.542 ; 19.758       ; 0.216          ; High Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[0]                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                   ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                   ;
; 19.965 ; 19.965       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 19.965 ; 19.965       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                    ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                    ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                    ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                    ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                    ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                    ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                    ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                    ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                    ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                    ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                       ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                    ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                    ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                    ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                    ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                    ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                    ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                    ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                    ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                    ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                    ;
; 20.011 ; 20.011       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                       ;
; 20.033 ; 20.033       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 20.033 ; 20.033       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'                                    ;
+--------+--------------+----------------+-----------+------------+------------+------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock      ; Clock Edge ; Target     ;
+--------+--------------+----------------+-----------+------------+------------+------------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; eth_rx_clk ; Rise       ; eth_rx_clk ;
+--------+--------------+----------------+-----------+------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 2.710 ; 2.695 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 2.383 ; 2.435 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 2.710 ; 2.695 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 2.390 ; 2.458 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 2.423 ; 2.501 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 2.556 ; 2.664 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 2.505 ; 2.624 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 2.136 ; 2.225 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 2.175 ; 2.250 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 3.871 ; 3.750 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 2.097 ; 2.195 ; Rise       ; cam_pclk                                              ;
; sys_rst_n       ; eth_tx_clk ; 2.885 ; 3.007 ; Rise       ; eth_tx_clk                                            ;
; sdram_data[*]   ; sys_clk    ; 5.225 ; 5.332 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.643 ; 4.760 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.507 ; 4.538 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.000 ; 5.011 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.988 ; 5.013 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.734 ; 4.764 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.492 ; 4.500 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.225 ; 5.332 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.776 ; 4.850 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.300 ; 4.409 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.172 ; 4.232 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.202 ; 4.266 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.313 ; 4.407 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.537 ; 4.648 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.296 ; 4.379 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.739 ; 4.788 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.779 ; 4.799 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 6.168 ; 6.501 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.702 ; -1.781 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -1.854 ; -1.890 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -2.167 ; -2.140 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -1.950 ; -2.006 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -1.982 ; -2.049 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -2.109 ; -2.204 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -1.956 ; -2.057 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -1.702 ; -1.781 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -1.740 ; -1.805 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -1.847 ; -1.841 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -1.678 ; -1.774 ; Rise       ; cam_pclk                                              ;
; sys_rst_n       ; eth_tx_clk ; -2.341 ; -2.495 ; Rise       ; eth_tx_clk                                            ;
; sdram_data[*]   ; sys_clk    ; -3.460 ; -3.506 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.910 ; -4.014 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -3.782 ; -3.800 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -4.271 ; -4.279 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -4.259 ; -4.281 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -4.016 ; -4.042 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.768 ; -3.763 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -4.484 ; -4.588 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -4.057 ; -4.125 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -3.600 ; -3.702 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.460 ; -3.506 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.490 ; -3.539 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.612 ; -3.699 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.827 ; -3.931 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.579 ; -3.647 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -4.021 ; -4.065 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -4.059 ; -4.076 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -5.276 ; -5.601 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; eth_tx_data[*]  ; eth_tx_clk ; 8.403 ; 8.241 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0] ; eth_tx_clk ; 7.355 ; 7.092 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1] ; eth_tx_clk ; 7.117 ; 6.876 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2] ; eth_tx_clk ; 6.906 ; 6.732 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3] ; eth_tx_clk ; 8.403 ; 8.241 ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en       ; eth_tx_clk ; 7.083 ; 6.872 ; Rise       ; eth_tx_clk                                            ;
; sdram_addr[*]   ; sys_clk    ; 5.928 ; 6.066 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.706 ; 4.932 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.948 ; 5.199 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.868 ; 5.157 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.156 ; 5.495 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 4.949 ; 5.203 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.541 ; 4.693 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.615 ; 4.818 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.919 ; 5.210 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.160 ; 5.535 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.953 ; 5.256 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 5.928 ; 6.066 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.911 ; 5.187 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.664 ; 4.892 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.840 ; 5.112 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.840 ; 5.112 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.515 ; 4.742 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.961 ; 5.269 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 4.258 ; 4.131 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.078 ; 4.208 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 5.779 ; 5.681 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.245 ; 4.138 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.452 ; 4.267 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.488 ; 4.296 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.083 ; 3.977 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.527 ; 4.360 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.779 ; 5.681 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.217 ; 4.101 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.126 ; 4.013 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.392 ; 5.158 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.870 ; 4.652 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.907 ; 4.691 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.926 ; 4.696 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.973 ; 4.733 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.921 ; 4.704 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.941 ; 4.714 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.883 ; 4.665 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.933 ; 5.196 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.787 ; 5.064 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.997 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 0.868 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; eth_tx_data[*]  ; eth_tx_clk ; 6.640 ; 6.472 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0] ; eth_tx_clk ; 7.073 ; 6.818 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1] ; eth_tx_clk ; 6.839 ; 6.607 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2] ; eth_tx_clk ; 6.640 ; 6.472 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3] ; eth_tx_clk ; 8.125 ; 7.971 ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en       ; eth_tx_clk ; 6.808 ; 6.604 ; Rise       ; eth_tx_clk                                            ;
; sdram_addr[*]   ; sys_clk    ; 4.011 ; 4.158 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.168 ; 4.387 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.399 ; 4.642 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.322 ; 4.602 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.599 ; 4.927 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 4.401 ; 4.646 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.011 ; 4.158 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.079 ; 4.274 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.373 ; 4.653 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 4.605 ; 4.966 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.406 ; 4.698 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 5.390 ; 5.521 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.365 ; 4.632 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.128 ; 4.348 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 3.981 ; 4.200 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.293 ; 4.555 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 3.981 ; 4.200 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.413 ; 4.711 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.740 ; 3.617 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 3.565 ; 3.691 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.567 ; 3.465 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.727 ; 3.623 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.922 ; 3.744 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.956 ; 3.771 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.567 ; 3.465 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 3.994 ; 3.833 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.247 ; 5.153 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.699 ; 3.587 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.609 ; 3.500 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.829 ; 4.602 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.323 ; 4.113 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.363 ; 4.154 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.381 ; 4.158 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.427 ; 4.194 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.376 ; 4.166 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.395 ; 4.177 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.339 ; 4.129 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.383 ; 4.636 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.243 ; 4.509 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.536 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 0.412 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.089 ; 4.990 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.654 ; 6.561 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 6.587 ; 6.512 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 6.551 ; 6.476 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.530 ; 6.455 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 6.145 ; 6.070 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.426 ; 7.399 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.654 ; 6.561 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 6.530 ; 6.455 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.089 ; 4.990 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.546 ; 6.471 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.647 ; 6.548 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 6.638 ; 6.539 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 6.647 ; 6.548 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.647 ; 6.548 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 6.246 ; 6.147 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 6.246 ; 6.147 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.568 ; 4.469 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.024 ; 5.931 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 6.002 ; 5.927 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.968 ; 5.893 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.947 ; 5.872 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.577 ; 5.502 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.858 ; 6.831 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.024 ; 5.931 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.947 ; 5.872 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.568 ; 4.469 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.963 ; 5.888 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.063 ; 5.964 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 6.055 ; 5.956 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 6.063 ; 5.964 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.063 ; 5.964 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.678 ; 5.579 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.678 ; 5.579 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.718     ; 4.817     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 6.101     ; 6.194     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 6.051     ; 6.126     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 6.026     ; 6.101     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 6.012     ; 6.087     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.667     ; 5.742     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 7.001     ; 7.028     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 6.101     ; 6.194     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 6.012     ; 6.087     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.718     ; 4.817     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 6.021     ; 6.096     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 6.098     ; 6.197     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 6.095     ; 6.194     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 6.098     ; 6.197     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 6.098     ; 6.197     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.744     ; 5.843     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.744     ; 5.843     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.208     ; 4.307     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.489     ; 5.582     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.484     ; 5.559     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.460     ; 5.535     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.447     ; 5.522     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.115     ; 5.190     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.449     ; 6.476     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.489     ; 5.582     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.447     ; 5.522     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.208     ; 4.307     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.456     ; 5.531     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.533     ; 5.632     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.530     ; 5.629     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.533     ; 5.632     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.533     ; 5.632     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.192     ; 5.291     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.192     ; 5.291     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 6.441  ; 0.000         ;
; cam_pclk                                              ; 7.721  ; 0.000         ;
; eth_tx_clk                                            ; 8.081  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 38.749 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; eth_tx_clk                                            ; 0.121 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.162 ; 0.000         ;
; cam_pclk                                              ; 0.168 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; eth_tx_clk ; 8.283 ; 0.000            ;
; cam_pclk   ; 8.398 ; 0.000            ;
+------------+-------+------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; eth_tx_clk ; 0.700 ; 0.000           ;
; cam_pclk   ; 0.908 ; 0.000           ;
+------------+-------+-----------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.734  ; 0.000         ;
; cam_pclk                                              ; 9.337  ; 0.000         ;
; sys_clk                                               ; 9.594  ; 0.000         ;
; eth_tx_clk                                            ; 19.334 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 19.797 ; 0.000         ;
; eth_rx_clk                                            ; 36.000 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.441 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.195     ; 2.291      ;
; 6.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.482      ;
; 6.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; eth_tx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 2.021      ;
; 6.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.405      ;
; 6.560 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.389      ;
; 6.560 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.389      ;
; 6.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.366      ;
; 6.663 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.285      ;
; 6.663 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.285      ;
; 6.672 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.276      ;
; 6.710 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.238      ;
; 6.710 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.238      ;
; 6.710 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.238      ;
; 6.710 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.238      ;
; 6.710 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.238      ;
; 6.730 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.219      ;
; 6.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.176      ;
; 6.775 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; eth_tx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.381     ; 1.771      ;
; 6.807 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.144      ;
; 6.807 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.144      ;
; 6.807 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.144      ;
; 6.807 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.144      ;
; 6.807 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.144      ;
; 6.842 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.109      ;
; 6.869 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.081      ;
; 6.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.171      ;
; 6.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.171      ;
; 6.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.171      ;
; 6.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.171      ;
; 6.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.171      ;
; 6.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.171      ;
; 6.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.171      ;
; 6.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.171      ;
; 6.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.171      ;
; 6.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.052      ;
; 6.897 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.059      ;
; 6.916 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.195     ; 1.816      ;
; 6.919 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.032      ;
; 6.920 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.107      ; 3.196      ;
; 6.920 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.036      ;
; 6.925 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.024      ;
; 6.936 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.016      ;
; 6.936 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.016      ;
; 6.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.993      ;
; 6.972 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.975      ;
; 6.973 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.983      ;
; 6.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.982      ;
; 6.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.974      ;
; 6.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.974      ;
; 6.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.974      ;
; 6.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.974      ;
; 6.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.974      ;
; 6.977 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.979      ;
; 6.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.966      ;
; 6.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.966      ;
; 6.997 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.959      ;
; 7.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.945      ;
; 7.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.945      ;
; 7.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.945      ;
; 7.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.945      ;
; 7.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.945      ;
; 7.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.945      ;
; 7.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.945      ;
; 7.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.945      ;
; 7.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.945      ;
; 7.006 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.945      ;
; 7.014 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.943      ;
; 7.014 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.943      ;
; 7.014 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.943      ;
; 7.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.938      ;
; 7.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.933      ;
; 7.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.933      ;
; 7.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.933      ;
; 7.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.933      ;
; 7.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.933      ;
; 7.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.933      ;
; 7.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.933      ;
; 7.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.933      ;
; 7.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.933      ;
; 7.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.933      ;
; 7.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 3.036      ;
; 7.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 3.036      ;
; 7.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 3.036      ;
; 7.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 3.036      ;
; 7.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 3.036      ;
; 7.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 3.036      ;
; 7.027 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 3.036      ;
; 7.028 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.928      ;
; 7.032 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; eth_tx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.395     ; 1.500      ;
; 7.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.920      ;
; 7.039 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.039 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.912      ;
; 7.048 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.903      ;
; 7.049 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 2.898      ;
; 7.050 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.906      ;
; 7.054 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.108      ; 3.063      ;
; 7.054 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.902      ;
; 7.066 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.882      ;
; 7.066 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 2.882      ;
; 7.067 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 2.890      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 7.721  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.953      ; 3.129      ;
; 7.825  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.953      ; 3.025      ;
; 7.892  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.953      ; 2.958      ;
; 7.920  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.953      ; 2.930      ;
; 7.976  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.946      ; 2.867      ;
; 8.113  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.726      ;
; 8.139  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.700      ;
; 8.166  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.673      ;
; 8.282  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.557      ;
; 8.594  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.245      ;
; 8.733  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.953      ; 2.117      ;
; 16.338 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.034     ; 3.635      ;
; 16.481 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 3.467      ;
; 16.651 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.030     ; 3.326      ;
; 16.652 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.024     ; 3.331      ;
; 16.738 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.050     ; 3.219      ;
; 16.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.049     ; 3.216      ;
; 16.761 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.049     ; 3.197      ;
; 16.788 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 3.160      ;
; 16.803 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.024     ; 3.180      ;
; 16.834 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.030     ; 3.143      ;
; 16.984 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.030     ; 2.993      ;
; 17.004 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.050     ; 2.953      ;
; 17.045 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.044     ; 2.918      ;
; 17.053 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.030     ; 2.924      ;
; 17.065 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.030     ; 2.912      ;
; 17.069 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.030     ; 2.908      ;
; 17.078 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.049     ; 2.880      ;
; 17.150 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.044     ; 2.813      ;
; 17.157 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.023     ; 2.827      ;
; 17.158 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.044     ; 2.805      ;
; 17.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.050     ; 2.723      ;
; 17.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.049     ; 2.722      ;
; 17.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.044     ; 2.631      ;
; 17.418 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.055     ; 2.534      ;
; 17.447 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.031     ; 2.529      ;
; 17.490 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.039     ; 2.478      ;
; 17.569 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.055     ; 2.383      ;
; 17.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.039     ; 2.343      ;
; 17.634 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.039     ; 2.334      ;
; 17.678 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.049     ; 2.280      ;
; 17.738 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.039     ; 2.230      ;
; 17.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.039     ; 2.217      ;
; 17.763 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 2.185      ;
; 17.801 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.026     ; 2.180      ;
; 17.898 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 2.050      ;
; 17.907 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 2.041      ;
; 17.914 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 2.034      ;
; 17.936 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.026     ; 2.045      ;
; 17.936 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 2.012      ;
; 17.945 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.026     ; 2.036      ;
; 17.980 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 1.968      ;
; 18.011 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 1.937      ;
; 18.020 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.044     ; 1.943      ;
; 18.024 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 1.924      ;
; 18.049 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.026     ; 1.932      ;
; 18.049 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 1.899      ;
; 18.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 1.890      ;
; 18.062 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.026     ; 1.919      ;
; 18.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.027     ; 1.867      ;
; 18.162 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 1.786      ;
; 18.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.059     ; 1.773      ;
; 18.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.063     ; 1.679      ;
; 18.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.027     ; 1.672      ;
; 18.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.048     ; 1.627      ;
; 18.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.012     ; 1.636      ;
; 18.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.012     ; 1.636      ;
; 18.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.012     ; 1.636      ;
; 18.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.012     ; 1.636      ;
; 18.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.012     ; 1.636      ;
; 18.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.012     ; 1.636      ;
; 18.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.012     ; 1.636      ;
; 18.386 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.047     ; 1.574      ;
; 18.395 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.063     ; 1.549      ;
; 18.399 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.205      ; 1.835      ;
; 18.399 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.208      ; 1.838      ;
; 18.399 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.205      ; 1.835      ;
; 18.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.063     ; 1.544      ;
; 18.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.021     ; 1.578      ;
; 18.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.021     ; 1.578      ;
; 18.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.021     ; 1.578      ;
; 18.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.021     ; 1.578      ;
; 18.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.021     ; 1.578      ;
; 18.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.021     ; 1.578      ;
; 18.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.021     ; 1.578      ;
; 18.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.021     ; 1.578      ;
; 18.408 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.021     ; 1.578      ;
; 18.409 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.063     ; 1.535      ;
; 18.415 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.023     ; 1.569      ;
; 18.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.027     ; 1.543      ;
; 18.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.232      ; 1.824      ;
; 18.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.235      ; 1.827      ;
; 18.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.232      ; 1.824      ;
; 18.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.027     ; 1.531      ;
; 18.467 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.048     ; 1.492      ;
; 18.476 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.048     ; 1.483      ;
; 18.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.063     ; 1.431      ;
; 18.526 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.063     ; 1.418      ;
; 18.530 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.063     ; 1.414      ;
; 18.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.027     ; 1.444      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 8.081  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.096      ; 2.912      ;
; 8.127  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.097      ; 2.867      ;
; 8.134  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.097      ; 2.860      ;
; 8.144  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.095      ; 2.848      ;
; 8.145  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.096      ; 2.848      ;
; 8.172  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.096      ; 2.821      ;
; 8.172  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.097      ; 2.822      ;
; 8.182  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.095      ; 2.810      ;
; 8.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.097      ; 2.793      ;
; 8.356  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.096      ; 2.637      ;
; 8.677  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 1.096      ; 2.316      ;
; 33.100 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.993      ;
; 33.114 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.979      ;
; 33.183 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.910      ;
; 33.197 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.896      ;
; 33.203 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.890      ;
; 33.217 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.876      ;
; 33.248 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.812      ;
; 33.301 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.792      ;
; 33.315 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.778      ;
; 33.331 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.729      ;
; 33.337 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.756      ;
; 33.351 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.709      ;
; 33.351 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.742      ;
; 33.359 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.701      ;
; 33.379 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.681      ;
; 33.410 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.683      ;
; 33.412 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.648      ;
; 33.424 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.669      ;
; 33.432 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.628      ;
; 33.434 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.659      ;
; 33.445 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.062      ; 6.624      ;
; 33.448 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.645      ;
; 33.449 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.611      ;
; 33.459 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.062      ; 6.610      ;
; 33.460 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.600      ;
; 33.470 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.623      ;
; 33.484 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.609      ;
; 33.485 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.575      ;
; 33.490 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.570      ;
; 33.512 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.548      ;
; 33.512 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][27]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.581      ;
; 33.513 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][27]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.580      ;
; 33.522 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.538      ;
; 33.527 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.062      ; 6.542      ;
; 33.532 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.528      ;
; 33.541 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.062      ; 6.528      ;
; 33.558 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.502      ;
; 33.564 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.496      ;
; 33.575 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.485      ;
; 33.578 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.515      ;
; 33.579 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][26]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.514      ;
; 33.582 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.478      ;
; 33.593 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.029      ; 6.443      ;
; 33.595 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.465      ;
; 33.603 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.457      ;
; 33.607 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][18]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.453      ;
; 33.613 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.480      ;
; 33.618 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.442      ;
; 33.621 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.029      ; 6.415      ;
; 33.622 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.438      ;
; 33.623 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.437      ;
; 33.627 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.433      ;
; 33.649 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.062      ; 6.420      ;
; 33.657 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.070      ; 6.420      ;
; 33.661 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.399      ;
; 33.663 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.062      ; 6.406      ;
; 33.674 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.029      ; 6.362      ;
; 33.675 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][5]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.029      ; 6.361      ;
; 33.678 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.382      ;
; 33.685 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.375      ;
; 33.697 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][23]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.363      ;
; 33.713 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[11]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.347      ;
; 33.717 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[12]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.343      ;
; 33.754 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][3]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.125      ; 6.378      ;
; 33.765 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.295      ;
; 33.765 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.125      ; 6.367      ;
; 33.768 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][20]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[9]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.292      ;
; 33.770 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][22]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.290      ;
; 33.774 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.029      ; 6.262      ;
; 33.778 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.282      ;
; 33.781 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][29]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.312      ;
; 33.782 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][29]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.311      ;
; 33.783 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.277      ;
; 33.793 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][1]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.125      ; 6.339      ;
; 33.794 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][25]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.266      ;
; 33.797 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.029      ; 6.239      ;
; 33.798 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.029      ; 6.238      ;
; 33.799 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][19]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.261      ;
; 33.801 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[8]                                                                                                      ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.259      ;
; 33.809 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[16]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.037      ; 6.235      ;
; 33.816 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.277      ;
; 33.821 ; udp:u_udp|ip_send:u_ip_send|ip_head[2][0]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.125      ; 6.311      ;
; 33.826 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][28]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.267      ;
; 33.827 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.037      ; 6.217      ;
; 33.827 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][28]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.086      ; 6.266      ;
; 33.830 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][24]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[15]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.230      ;
; 33.831 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][21]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[14]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.229      ;
; 33.836 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][17]                                                                                                     ; udp:u_udp|ip_send:u_ip_send|check_buffer[13]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.053      ; 6.224      ;
; 33.837 ; udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                                                                                      ; udp:u_udp|ip_send:u_ip_send|check_buffer[10]                                                                                                     ; eth_tx_clk                                            ; eth_tx_clk  ; 40.000       ; 0.029      ; 6.199      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                           ;
+--------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 38.749 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.201      ;
; 38.769 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.181      ;
; 38.826 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.124      ;
; 38.839 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.111      ;
; 38.865 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.085      ;
; 38.870 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.080      ;
; 38.887 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.063      ;
; 38.894 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.056      ;
; 38.897 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.053      ;
; 38.912 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.038      ;
; 38.912 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.038      ;
; 38.912 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.038      ;
; 38.913 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.037      ;
; 38.916 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.034      ;
; 38.929 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.021      ;
; 38.949 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 1.001      ;
; 38.955 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.995      ;
; 38.966 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.984      ;
; 38.970 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.980      ;
; 38.970 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.980      ;
; 38.970 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.980      ;
; 38.971 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.979      ;
; 38.974 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.976      ;
; 38.974 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.976      ;
; 38.980 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.970      ;
; 38.980 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.970      ;
; 38.983 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.967      ;
; 38.984 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.966      ;
; 38.984 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.966      ;
; 38.984 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.966      ;
; 38.997 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.953      ;
; 38.997 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.953      ;
; 38.999 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.951      ;
; 39.010 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.940      ;
; 39.013 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.937      ;
; 39.032 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.918      ;
; 39.034 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.916      ;
; 39.038 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.912      ;
; 39.042 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.908      ;
; 39.048 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.902      ;
; 39.048 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.902      ;
; 39.052 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.898      ;
; 39.052 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.898      ;
; 39.057 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.893      ;
; 39.060 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.890      ;
; 39.063 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.887      ;
; 39.065 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.885      ;
; 39.065 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.885      ;
; 39.100 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.850      ;
; 39.100 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.850      ;
; 39.102 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.848      ;
; 39.115 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.835      ;
; 39.115 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.835      ;
; 39.116 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.834      ;
; 39.116 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.834      ;
; 39.118 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.832      ;
; 39.120 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.830      ;
; 39.120 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.830      ;
; 39.131 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.819      ;
; 39.131 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.819      ;
; 39.133 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.817      ;
; 39.166 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.784      ;
; 39.168 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.782      ;
; 39.168 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.782      ;
; 39.199 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.751      ;
; 39.199 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.751      ;
; 39.199 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.751      ;
; 39.201 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.749      ;
; 39.312 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.638      ;
; 39.335 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.615      ;
; 39.385 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.565      ;
; 39.398 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.552      ;
; 39.402 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.548      ;
; 39.403 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.547      ;
; 39.403 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.547      ;
; 39.406 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.544      ;
; 39.413 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.537      ;
; 39.413 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.537      ;
; 39.591 ; i2c_dri:u_i2c_dri|dri_clk    ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.359      ;
+--------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.121 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[12]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.247      ; 0.472      ;
; 0.124 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[16]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.247      ; 0.475      ;
; 0.135 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[8]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.247      ; 0.486      ;
; 0.135 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[28]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.247      ; 0.486      ;
; 0.144 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[24]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.247      ; 0.495      ;
; 0.156 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[15]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.212      ; 0.472      ;
; 0.176 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[30]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.198      ; 0.478      ;
; 0.183 ; img_data_pkt:u_img_data_pkt|img_data_t[10]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.046      ; 0.313      ;
; 0.184 ; img_data_pkt:u_img_data_pkt|img_data_t[2]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; img_data_pkt:u_img_data_pkt|img_data_t[7]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; img_data_pkt:u_img_data_pkt|img_data_t[11]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.046      ; 0.315      ;
; 0.187 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[17]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.180      ; 0.471      ;
; 0.187 ; img_data_pkt:u_img_data_pkt|img_data_t[9]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[25]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.043      ; 0.314      ;
; 0.189 ; img_data_pkt:u_img_data_pkt|img_data_t[8]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[24]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.043      ; 0.316      ;
; 0.191 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.201      ; 0.496      ;
; 0.192 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.180      ; 0.476      ;
; 0.194 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.192      ; 0.490      ;
; 0.198 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.192      ; 0.494      ;
; 0.199 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.180      ; 0.483      ;
; 0.199 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[21]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.180      ; 0.483      ;
; 0.200 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.201      ; 0.505      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                         ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                            ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                                ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                                                                      ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full           ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                            ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                           ; udp:u_udp|ip_send:u_ip_send|ip_head[1][16]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                           ; udp:u_udp|ip_send:u_ip_send|eth_tx_data[2]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[5]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.180      ; 0.485      ;
; 0.203 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.201      ; 0.508      ;
; 0.203 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[25]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.166      ; 0.473      ;
; 0.206 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.201      ; 0.511      ;
; 0.208 ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                            ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                                    ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.192      ; 0.504      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.209 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.201      ; 0.514      ;
; 0.209 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[9]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.166      ; 0.479      ;
; 0.211 ; img_data_pkt:u_img_data_pkt|fifo_empty_d0                                                                                                                                            ; img_data_pkt:u_img_data_pkt|udp_tx_start_en                                                                                                                                                                                ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.319      ;
; 0.212 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.180      ; 0.496      ;
; 0.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.042      ; 0.342      ;
; 0.217 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[16]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[29]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.166      ; 0.487      ;
; 0.218 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.174      ; 0.496      ;
; 0.218 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.326      ;
; 0.222 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                          ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.328      ;
; 0.223 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.183      ; 0.510      ;
; 0.223 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.162      ; 0.489      ;
; 0.226 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.174      ; 0.504      ;
; 0.226 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[13]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.166      ; 0.496      ;
; 0.227 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.162      ; 0.493      ;
; 0.228 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.174      ; 0.506      ;
; 0.229 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.162      ; 0.495      ;
; 0.229 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[14]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.166      ; 0.499      ;
; 0.232 ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                                ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.009      ; 0.325      ;
; 0.232 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.174      ; 0.510      ;
; 0.235 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.152      ; 0.491      ;
; 0.238 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.174      ; 0.516      ;
; 0.239 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.183      ; 0.526      ;
; 0.240 ; img_data_pkt:u_img_data_pkt|img_data_t[0]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[16]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.065      ; 0.389      ;
; 0.243 ; img_data_pkt:u_img_data_pkt|img_data_t[4]                                                                                                                                            ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.046      ; 0.373      ;
; 0.244 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.152      ; 0.500      ;
; 0.246 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.183      ; 0.533      ;
; 0.248 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.143      ; 0.495      ;
; 0.249 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.131      ; 0.484      ;
; 0.252 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.143      ; 0.499      ;
; 0.253 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.143      ; 0.500      ;
; 0.253 ; img_data_pkt:u_img_data_pkt|img_data_t[12]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[28]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.043      ; 0.380      ;
; 0.254 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.131      ; 0.489      ;
; 0.254 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[1]                                                                                                                                          ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.261      ; 0.619      ;
; 0.254 ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                       ; udp:u_udp|ip_send:u_ip_send|total_num[4]                                                                                                                                                                                   ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.168      ; 0.506      ;
; 0.256 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.120      ; 0.480      ;
; 0.256 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.143      ; 0.503      ;
; 0.258 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.143      ; 0.505      ;
; 0.258 ; img_data_pkt:u_img_data_pkt|img_data_t[13]                                                                                                                                           ; img_data_pkt:u_img_data_pkt|wr_fifo_data[29]                                                                                                                                                                               ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.043      ; 0.385      ;
; 0.259 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[27]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[31]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; udp:u_udp|ip_send:u_ip_send|udp_num[3]                                                                                                                                               ; udp:u_udp|ip_send:u_ip_send|ip_head[6][19]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.043      ; 0.387      ;
; 0.262 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.052      ; 0.398      ;
; 0.262 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[11]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.131      ; 0.497      ;
; 0.266 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.143      ; 0.513      ;
; 0.266 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                             ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.022      ; 0.372      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                     ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                         ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.131      ; 0.503      ;
; 0.269 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[12]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.377      ;
; 0.270 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~portb_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.120      ; 0.494      ;
; 0.270 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                                           ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                                                                                 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.025      ; 0.379      ;
; 0.271 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.023      ; 0.378      ;
; 0.272 ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                                            ; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                                                                                  ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.024      ; 0.380      ;
; 0.275 ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_address_reg0 ; eth_tx_clk   ; eth_tx_clk  ; 0.000        ; 0.111      ; 0.490      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.162 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.170 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.492      ;
; 0.170 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.492      ;
; 0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.496      ;
; 0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.504      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.480      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.530      ;
; 0.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.496      ;
; 0.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.496      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.500      ;
; 0.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.501      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.342      ;
; 0.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.342      ;
; 0.222 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.343      ;
; 0.223 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.343      ;
; 0.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.515      ;
; 0.233 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.353      ;
; 0.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.354      ;
; 0.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.358      ;
; 0.245 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.530      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.557      ;
; 0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.628      ;
; 0.293 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.168 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.333      ; 0.605      ;
; 0.171 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.341      ; 0.616      ;
; 0.177 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.333      ; 0.614      ;
; 0.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.309      ; 0.590      ;
; 0.181 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.333      ; 0.618      ;
; 0.184 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.333      ; 0.621      ;
; 0.192 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.309      ; 0.605      ;
; 0.198 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.333      ; 0.635      ;
; 0.201 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.318      ; 0.624      ;
; 0.208 ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.290      ; 0.602      ;
; 0.211 ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.319      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.318      ; 0.639      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.318      ; 0.640      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.329      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.347      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.347      ;
; 0.223 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.333      ;
; 0.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.290      ; 0.624      ;
; 0.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.318      ; 0.652      ;
; 0.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.318      ; 0.654      ;
; 0.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 0.344      ;
; 0.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 0.346      ;
; 0.240 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.290      ; 0.634      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.383      ;
; 0.260 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.043      ; 0.387      ;
; 0.262 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.043      ; 0.389      ;
; 0.263 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.043      ; 0.390      ;
; 0.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 0.374      ;
; 0.277 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.387      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.412      ;
; 0.286 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.396      ;
; 0.287 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.397      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 0.398      ;
; 0.290 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.338      ; 0.732      ;
; 0.291 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.011      ; 0.386      ;
; 0.292 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.011      ; 0.387      ;
; 0.292 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.011      ; 0.387      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.014      ; 0.397      ;
; 0.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.431      ;
; 0.307 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 0.416      ;
; 0.313 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.423      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.443      ;
; 0.319 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.429      ;
; 0.321 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.431      ;
; 0.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.449      ;
; 0.322 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.432      ;
; 0.323 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.433      ;
; 0.329 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 0.438      ;
; 0.331 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.341      ; 0.776      ;
; 0.335 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.318      ; 0.757      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.025      ; 0.449      ;
; 0.342 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.313      ; 0.759      ;
; 0.342 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.281      ; 0.727      ;
; 0.344 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.454      ;
; 0.344 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.318      ; 0.766      ;
; 0.357 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.305      ; 0.766      ;
; 0.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.016      ; 0.460      ;
; 0.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.014      ; 0.459      ;
; 0.361 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.305      ; 0.770      ;
; 0.362 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.305      ; 0.771      ;
; 0.363 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.305      ; 0.772      ;
; 0.363 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.305      ; 0.772      ;
; 0.364 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.305      ; 0.773      ;
; 0.365 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.313      ; 0.782      ;
; 0.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.281      ; 0.751      ;
; 0.370 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.290      ; 0.764      ;
; 0.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.290      ; 0.770      ;
; 0.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.016      ; 0.478      ;
; 0.380 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.016      ; 0.480      ;
; 0.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                        ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.016      ; 0.484      ;
; 0.393 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.290      ; 0.787      ;
; 0.395 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.014      ; 0.493      ;
; 0.405 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.515      ;
; 0.406 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.014      ; 0.504      ;
; 0.409 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.063      ; 0.556      ;
; 0.413 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.041      ; 0.538      ;
; 0.416 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.054      ; 0.554      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.054      ; 0.555      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.054      ; 0.555      ;
; 0.426 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.054      ; 0.564      ;
; 0.427 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.026      ; 0.537      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                           ;
+-------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; i2c_dri:u_i2c_dri|dri_clk    ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.298 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.421      ;
; 0.306 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.429      ;
; 0.359 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.480      ;
; 0.364 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.485      ;
; 0.364 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.485      ;
; 0.418 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.539      ;
; 0.423 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.544      ;
; 0.447 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.569      ;
; 0.450 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.571      ;
; 0.455 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.582      ;
; 0.477 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.598      ;
; 0.510 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.635      ;
; 0.522 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.647      ;
; 0.536 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.657      ;
; 0.576 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.697      ;
; 0.576 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.697      ;
; 0.577 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.698      ;
; 0.579 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.700      ;
; 0.579 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.700      ;
; 0.580 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.701      ;
; 0.587 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.708      ;
; 0.588 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.709      ;
; 0.589 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.710      ;
; 0.590 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.711      ;
; 0.591 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.712      ;
; 0.642 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.763      ;
; 0.642 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.763      ;
; 0.643 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.764      ;
; 0.645 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.766      ;
; 0.650 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.771      ;
; 0.653 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.774      ;
; 0.654 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.775      ;
; 0.655 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.776      ;
; 0.655 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.776      ;
; 0.656 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.777      ;
; 0.660 ; i2c_dri:u_i2c_dri|clk_cnt[2] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.781      ;
; 0.669 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.790      ;
; 0.700 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.821      ;
; 0.705 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.826      ;
; 0.708 ; i2c_dri:u_i2c_dri|clk_cnt[1] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.829      ;
; 0.719 ; i2c_dri:u_i2c_dri|clk_cnt[0] ; i2c_dri:u_i2c_dri|clk_cnt[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.840      ;
; 0.768 ; i2c_dri:u_i2c_dri|clk_cnt[7] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.889      ;
; 0.787 ; i2c_dri:u_i2c_dri|clk_cnt[3] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.908      ;
; 0.793 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.914      ;
; 0.796 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.917      ;
; 0.798 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.919      ;
; 0.801 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.922      ;
; 0.818 ; i2c_dri:u_i2c_dri|clk_cnt[6] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.939      ;
; 0.865 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.986      ;
; 0.870 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.991      ;
; 0.875 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|dri_clk    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.996      ;
; 0.880 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.001      ;
; 0.911 ; i2c_dri:u_i2c_dri|clk_cnt[8] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.032      ;
; 0.914 ; i2c_dri:u_i2c_dri|clk_cnt[4] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.035      ;
; 0.983 ; i2c_dri:u_i2c_dri|clk_cnt[5] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.104      ;
; 0.993 ; i2c_dri:u_i2c_dri|clk_cnt[9] ; i2c_dri:u_i2c_dri|clk_cnt[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.114      ;
+-------+------------------------------+------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 8.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[0]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.444      ;
; 8.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[1]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.444      ;
; 8.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[2]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.444      ;
; 8.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[3]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.444      ;
; 8.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[4]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.444      ;
; 8.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[6]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.444      ;
; 8.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[8]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.444      ;
; 8.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[9]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.444      ;
; 8.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[10]                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.444      ;
; 8.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[5]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.444      ;
; 8.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_v_cnt[7]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.444      ;
; 8.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[0]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.443      ;
; 8.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[1]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.443      ;
; 8.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[2]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.443      ;
; 8.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[3]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.443      ;
; 8.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[4]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.443      ;
; 8.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[6]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.443      ;
; 8.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[8]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.443      ;
; 8.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[9]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.443      ;
; 8.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[10]                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.443      ;
; 8.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[5]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.443      ;
; 8.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_v_cnt[7]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.443      ;
; 8.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[0]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.396      ;
; 8.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[1]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.396      ;
; 8.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[2]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.396      ;
; 8.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[3]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.396      ;
; 8.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[4]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.396      ;
; 8.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[6]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.396      ;
; 8.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[8]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.396      ;
; 8.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[9]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.396      ;
; 8.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[10]                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.396      ;
; 8.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[5]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.396      ;
; 8.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_v_cnt[7]                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.830      ; 2.396      ;
; 8.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[1]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.444      ;
; 8.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[2]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.444      ;
; 8.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[3]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.444      ;
; 8.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[4]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.444      ;
; 8.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[5]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.444      ;
; 8.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[6]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.444      ;
; 8.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[7]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.444      ;
; 8.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[8]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.444      ;
; 8.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[9]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.444      ;
; 8.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[10]                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.444      ;
; 8.365 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[0]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.444      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[1]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.443      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[2]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.443      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[3]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.443      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[4]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.443      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[5]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.443      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[6]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.443      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[7]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.443      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[8]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.443      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[9]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.443      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[10]                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.443      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[0]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.443      ;
; 8.381 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[10]                                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.927      ; 2.443      ;
; 8.381 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.927      ; 2.443      ;
; 8.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[10]                                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.927      ; 2.442      ;
; 8.382 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.927      ; 2.442      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_val_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.945      ; 2.444      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.944      ; 2.443      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.944      ; 2.443      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.944      ; 2.443      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|fifo_empty_d0                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.944      ; 2.443      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|udp_tx_start_en                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.944      ; 2.443      ;
; 8.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_val_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.945      ; 2.443      ;
; 8.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_sw                                                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.944      ; 2.442      ;
; 8.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|head_flag                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.944      ; 2.442      ;
; 8.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_en                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.944      ; 2.442      ;
; 8.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|fifo_empty_d0                                                                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.944      ; 2.442      ;
; 8.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|udp_tx_start_en                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.944      ; 2.442      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[1]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.395      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[2]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.395      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[3]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.395      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[4]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.395      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[5]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.395      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[6]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.395      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[7]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.395      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[8]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.395      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[9]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.395      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[10]                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.395      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_ifg_cnt[0]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.912      ; 2.395      ;
; 8.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.971      ; 2.444      ;
; 8.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.971      ; 2.444      ;
; 8.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_full      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.971      ; 2.443      ;
; 8.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.971      ; 2.443      ;
; 8.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[10]                                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.927      ; 2.395      ;
; 8.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[2]                                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.927      ; 2.395      ;
; 8.433 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[0]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.980      ; 2.444      ;
; 8.433 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[2]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.980      ; 2.444      ;
; 8.433 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[3]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.980      ; 2.444      ;
; 8.433 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[4]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.980      ; 2.444      ;
; 8.433 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[5]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.980      ; 2.444      ;
; 8.433 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[6]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.980      ; 2.444      ;
; 8.433 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[7]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.980      ; 2.444      ;
; 8.433 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[1]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.980      ; 2.444      ;
; 8.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[0]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.980      ; 2.443      ;
; 8.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[2]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.980      ; 2.443      ;
; 8.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[3]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.980      ; 2.443      ;
; 8.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|eth_ifg_cnt[4]                                                                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 10.000       ; 0.980      ; 2.443      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.432      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.432      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.432      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.432      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.432      ;
; 8.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.431      ;
; 8.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.431      ;
; 8.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.431      ;
; 8.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.431      ;
; 8.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.431      ;
; 8.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.433      ;
; 8.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.433      ;
; 8.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.433      ;
; 8.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.433      ;
; 8.404 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.433      ;
; 8.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.432      ;
; 8.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.432      ;
; 8.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.432      ;
; 8.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.432      ;
; 8.405 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.432      ;
; 8.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.433      ;
; 8.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.433      ;
; 8.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.433      ;
; 8.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.433      ;
; 8.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.433      ;
; 8.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.433      ;
; 8.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.433      ;
; 8.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.432      ;
; 8.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.432      ;
; 8.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.432      ;
; 8.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.432      ;
; 8.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.432      ;
; 8.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.432      ;
; 8.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.432      ;
; 8.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.432      ;
; 8.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.432      ;
; 8.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.432      ;
; 8.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.432      ;
; 8.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.432      ;
; 8.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.432      ;
; 8.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.432      ;
; 8.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.432      ;
; 8.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.432      ;
; 8.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.432      ;
; 8.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.432      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.431      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.431      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.431      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.431      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.431      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.431      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.431      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.431      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.431      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.431      ;
; 8.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.431      ;
; 8.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.433      ;
; 8.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.433      ;
; 8.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.433      ;
; 8.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.433      ;
; 8.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.433      ;
; 8.422 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.432      ;
; 8.422 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.432      ;
; 8.422 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.432      ;
; 8.422 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.432      ;
; 8.422 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.432      ;
; 8.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.383      ;
; 8.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.383      ;
; 8.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.383      ;
; 8.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.383      ;
; 8.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.933      ; 2.383      ;
; 8.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.384      ;
; 8.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.384      ;
; 8.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.384      ;
; 8.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.384      ;
; 8.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.940      ; 2.384      ;
; 8.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.385      ;
; 8.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.385      ;
; 8.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.385      ;
; 8.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.385      ;
; 8.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.385      ;
; 8.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.385      ;
; 8.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.943      ; 2.385      ;
; 8.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.383      ;
; 8.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.383      ;
; 8.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.383      ;
; 8.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.383      ;
; 8.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.383      ;
; 8.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.383      ;
; 8.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.383      ;
; 8.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.383      ;
; 8.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.383      ;
; 8.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.383      ;
; 8.462 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.948      ; 2.383      ;
; 8.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.384      ;
; 8.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.384      ;
; 8.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.384      ;
; 8.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.384      ;
; 8.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.957      ; 2.384      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'eth_tx_clk'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.284      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.284      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.284      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[2]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.284      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.284      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.284      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[11]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.284      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.284      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.284      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.284      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.284      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.277      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.277      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.277      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.277      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.277      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.277      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.277      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.277      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.277      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.277      ;
; 0.718 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[4]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.284      ;
; 0.718 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[10]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.284      ;
; 0.718 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[2]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.284      ;
; 0.718 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[11]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.284      ;
; 0.718 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[7]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.284      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.323      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.323      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.323      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[2]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.323      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.323      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.323      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[11]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.323      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.323      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.323      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.323      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.323      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.329      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.329      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.329      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[2]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.329      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.329      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.329      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[11]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.329      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.329      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.329      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.329      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.420      ; 2.329      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.316      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.316      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.316      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.316      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.316      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.316      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.316      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.316      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.316      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.316      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.322      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.322      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.322      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.322      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.322      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.322      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.322      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.322      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.322      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.406      ; 2.322      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[4]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.323      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[10]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.323      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[2]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.323      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[11]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.323      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; img_data_pkt:u_img_data_pkt|img_data_t[7]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.323      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.353      ; 2.277      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.353      ; 2.277      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.353      ; 2.277      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.353      ; 2.277      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.353      ; 2.277      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.353      ; 2.277      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.353      ; 2.277      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.353      ; 2.277      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.353      ; 2.277      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.353      ; 2.277      ;
; 0.763 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_data_t[4]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.329      ;
; 0.763 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_data_t[10]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.329      ;
; 0.763 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_data_t[2]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.329      ;
; 0.763 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_data_t[11]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.329      ;
; 0.763 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; img_data_pkt:u_img_data_pkt|img_data_t[7]                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.402      ; 2.329      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[28]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.351      ; 2.284      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[24]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.351      ; 2.284      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[16]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.351      ; 2.284      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[12]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.351      ; 2.284      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[8]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.351      ; 2.284      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[29]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.351      ; 2.284      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[25]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.351      ; 2.284      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[14]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.351      ; 2.284      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[13]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.351      ; 2.284      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[9]                                                                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.351      ; 2.284      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|wr_fifo_data[30]                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.351      ; 2.284      ;
; 0.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; img_data_pkt:u_img_data_pkt|img_data_t[12]                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk  ; 0.000        ; 1.336      ; 2.284      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.908 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.279      ;
; 0.908 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.279      ;
; 0.908 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.279      ;
; 0.908 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.279      ;
; 0.908 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.279      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.278      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.278      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.278      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.278      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.278      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.278      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.278      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.278      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.278      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.278      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.278      ;
; 0.923 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.279      ;
; 0.923 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.279      ;
; 0.923 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.279      ;
; 0.923 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.279      ;
; 0.923 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.279      ;
; 0.923 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.279      ;
; 0.923 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.279      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.279      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.279      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.279      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.279      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.279      ;
; 0.933 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.278      ;
; 0.933 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.278      ;
; 0.933 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.278      ;
; 0.933 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.278      ;
; 0.933 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.278      ;
; 0.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.317      ;
; 0.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.317      ;
; 0.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.317      ;
; 0.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.317      ;
; 0.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.317      ;
; 0.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.323      ;
; 0.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.323      ;
; 0.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.323      ;
; 0.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.323      ;
; 0.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.207      ; 2.323      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.316      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.316      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.316      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.316      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.316      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.316      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.316      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.316      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.316      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.316      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.316      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.322      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.322      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.322      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.322      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.322      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.322      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.322      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.322      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.322      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.322      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.197      ; 2.322      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.317      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.317      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.317      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.317      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.317      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.317      ;
; 0.961 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.317      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.317      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.317      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.317      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.317      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.317      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.323      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.323      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.323      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.323      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.323      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.323      ;
; 0.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.192      ; 2.323      ;
; 0.970 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.323      ;
; 0.970 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.323      ;
; 0.970 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.323      ;
; 0.970 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.323      ;
; 0.970 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.189      ; 2.323      ;
; 0.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.316      ;
; 0.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.316      ;
; 0.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.316      ;
; 0.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.316      ;
; 0.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.316      ;
; 0.977 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.322      ;
; 0.977 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.322      ;
; 0.977 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.322      ;
; 0.977 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.322      ;
; 0.977 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.181      ; 2.322      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_we_reg       ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.337 ; 9.567        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 9.337 ; 9.567        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 9.339 ; 9.569        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 9.355 ; 9.585        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; 9.355 ; 9.585        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; 9.357 ; 9.587        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; 9.396 ; 9.580        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ;
; 9.396 ; 9.580        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ;
; 9.396 ; 9.580        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                 ;
; 9.396 ; 9.580        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                 ;
; 9.396 ; 9.580        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                 ;
; 9.396 ; 9.580        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                   ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                   ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                 ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                 ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                 ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                 ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                 ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                 ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ;
; 9.404 ; 9.588        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                 ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                 ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                 ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                 ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                 ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                 ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                 ;
; 9.576 ; 9.576        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|byte_flag_d0|clk                                                                                                                                                 ;
; 9.576 ; 9.576        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|byte_flag|clk                                                                                                                                                    ;
; 9.576 ; 9.576        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[0]|clk                                                                                                                                               ;
; 9.576 ; 9.576        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[1]|clk                                                                                                                                               ;
; 9.576 ; 9.576        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_data_d0[5]|clk                                                                                                                                               ;
; 9.576 ; 9.576        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg|clk                                                                                ;
; 9.577 ; 9.577        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0|clk                                                                                      ;
; 9.577 ; 9.577        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity9|clk                                                                                         ;
; 9.577 ; 9.577        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0]|clk                                                                                ;
; 9.577 ; 9.577        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]|clk                                                                                ;
; 9.577 ; 9.577        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]|clk                                                                                                ;
; 9.577 ; 9.577        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2]|clk                                                                                                ;
; 9.577 ; 9.577        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]|clk                                                                                                ;
; 9.579 ; 9.579        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0|clk0                                                                                   ;
; 9.580 ; 9.580        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_vsync_d0|clk                                                                                                                                                 ;
; 9.580 ; 9.580        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cam_vsync_d1|clk                                                                                                                                                 ;
; 9.580 ; 9.580        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_ps_cnt[0]|clk                                                                                                                                               ;
; 9.580 ; 9.580        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_ps_cnt[1]|clk                                                                                                                                               ;
; 9.580 ; 9.580        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_ps_cnt[2]|clk                                                                                                                                               ;
; 9.580 ; 9.580        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_ps_cnt[3]|clk                                                                                                                                               ;
; 9.580 ; 9.580        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|frame_val_flag|clk                                                                                                                                               ;
; 9.580 ; 9.580        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10|clk                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'eth_tx_clk'                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+-----------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                                                                 ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                                                                ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                                                                ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                                                                ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                                                                ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                                                                ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                                ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                                                                 ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                                                                 ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                                                                 ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                                 ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                                 ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                                 ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                                 ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                                                                 ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                                 ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0                                       ;
; 19.334 ; 19.564       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a3~portb_address_reg0                                       ;
; 19.337 ; 19.567       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_address_reg0 ;
; 19.337 ; 19.567       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_we_reg       ;
; 19.339 ; 19.569       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~porta_datain_reg0  ;
; 19.340 ; 19.570       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 19.340 ; 19.570       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 19.340 ; 19.570       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a7~portb_address_reg0 ;
; 19.342 ; 19.572       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 19.344 ; 19.574       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 19.345 ; 19.575       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_address_reg0 ;
; 19.345 ; 19.575       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_we_reg       ;
; 19.347 ; 19.577       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~porta_datain_reg0  ;
; 19.347 ; 19.531       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_eth_head                                                                                                                                                                          ;
; 19.347 ; 19.531       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_ip_head                                                                                                                                                                           ;
; 19.347 ; 19.531       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_preamble                                                                                                                                                                          ;
; 19.348 ; 19.578       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a3~portb_address_reg0 ;
; 19.352 ; 19.582       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_address_reg0 ;
; 19.352 ; 19.582       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_we_reg       ;
; 19.354 ; 19.584       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_datain_reg0  ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[0]                                                                                                                                                                                  ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                                                                                                                                                  ;
; 19.354 ; 19.538       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|tx_bit_sel[2]                                                                                                                                                                                  ;
; 19.355 ; 19.585       ; 0.230          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~portb_address_reg0 ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                          ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                             ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                     ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                                     ;
; 19.356 ; 19.540       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                                     ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[0]                                                                                                                                                                                ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[17]                                                                                                                                                                               ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                                                                                                                                               ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[1]                                                                                                                                                                                ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[2]                                                                                                                                                                                ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[3]                                                                                                                                                                                ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[4]                                                                                                                                                                                ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[5]                                                                                                                                                                                ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[6]                                                                                                                                                                                ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|check_buffer[7]                                                                                                                                                                                ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_crc                                                                                                                                                                               ;
; 19.357 ; 19.541       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|cur_state.st_tx_data                                                                                                                                                                           ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                                             ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                                             ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                                             ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                                             ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                                             ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                                             ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                                             ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                             ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                                             ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                                             ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                         ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                          ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                          ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                          ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                          ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                                     ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                                      ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                                      ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                                      ;
; 19.362 ; 19.546       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                                      ;
; 19.365 ; 19.549       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|wr_fifo_data[0]                                                                                                                                                                                ;
; 19.365 ; 19.549       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|wr_fifo_data[10]                                                                                                                                                                               ;
; 19.365 ; 19.549       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|wr_fifo_data[11]                                                                                                                                                                               ;
; 19.365 ; 19.549       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|wr_fifo_data[18]                                                                                                                                                                               ;
; 19.365 ; 19.549       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|wr_fifo_data[20]                                                                                                                                                                               ;
; 19.365 ; 19.549       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|wr_fifo_data[23]                                                                                                                                                                               ;
; 19.365 ; 19.549       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|wr_fifo_data[26]                                                                                                                                                                               ;
; 19.365 ; 19.549       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|wr_fifo_data[27]                                                                                                                                                                               ;
; 19.365 ; 19.549       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|wr_fifo_data[2]                                                                                                                                                                                ;
; 19.365 ; 19.549       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|wr_fifo_data[4]                                                                                                                                                                                ;
; 19.365 ; 19.549       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; img_data_pkt:u_img_data_pkt|wr_fifo_data[7]                                                                                                                                                                                ;
; 19.366 ; 19.550       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                          ;
; 19.366 ; 19.550       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                          ;
; 19.366 ; 19.550       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                          ;
; 19.366 ; 19.550       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                          ;
; 19.366 ; 19.550       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                          ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                                                      ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                                                      ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                                                      ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                                                      ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][11]                                                                                                                                                                                 ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][12]                                                                                                                                                                                 ;
; 19.370 ; 19.554       ; 0.184          ; Low Pulse Width ; eth_tx_clk ; Rise       ; udp:u_udp|ip_send:u_ip_send|ip_head[2][15]                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                   ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                ;
; 19.801 ; 20.017       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                   ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                    ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                    ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                    ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                    ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                    ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                    ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                    ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                    ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                    ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                    ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                       ;
; 19.999 ; 19.999       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 19.999 ; 19.999       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 20.001 ; 20.001       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 20.001 ; 20.001       ; 0.000          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_pll_clk|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 20.023 ; 20.023       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[0]|clk                                                    ;
; 20.023 ; 20.023       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[1]|clk                                                    ;
; 20.023 ; 20.023       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[2]|clk                                                    ;
; 20.023 ; 20.023       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[3]|clk                                                    ;
; 20.023 ; 20.023       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[4]|clk                                                    ;
; 20.023 ; 20.023       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[5]|clk                                                    ;
; 20.023 ; 20.023       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[6]|clk                                                    ;
; 20.023 ; 20.023       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[7]|clk                                                    ;
; 20.023 ; 20.023       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[8]|clk                                                    ;
; 20.023 ; 20.023       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|clk_cnt[9]|clk                                                    ;
; 20.023 ; 20.023       ; 0.000          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_i2c_dri|dri_clk|clk                                                       ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'                                    ;
+--------+--------------+----------------+-----------+------------+------------+------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock      ; Clock Edge ; Target     ;
+--------+--------------+----------------+-----------+------------+------------+------------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; eth_rx_clk ; Rise       ; eth_rx_clk ;
+--------+--------------+----------------+-----------+------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 1.474 ; 2.072 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 1.341 ; 1.924 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 1.474 ; 2.072 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 1.306 ; 1.935 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 1.329 ; 1.968 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 1.407 ; 2.064 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 1.388 ; 2.025 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 1.211 ; 1.806 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 1.231 ; 1.828 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 1.950 ; 2.579 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 1.214 ; 1.786 ; Rise       ; cam_pclk                                              ;
; sys_rst_n       ; eth_tx_clk ; 1.511 ; 1.770 ; Rise       ; eth_tx_clk                                            ;
; sdram_data[*]   ; sys_clk    ; 2.804 ; 3.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.542 ; 3.212 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.440 ; 3.066 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.643 ; 3.276 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.631 ; 3.274 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.531 ; 3.142 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.408 ; 3.031 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.804 ; 3.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.577 ; 3.200 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.362 ; 2.945 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.299 ; 2.895 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.322 ; 2.919 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.362 ; 2.943 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.474 ; 3.094 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.370 ; 2.985 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.559 ; 3.167 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.555 ; 3.171 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 3.222 ; 3.520 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.006 ; -1.575 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -1.103 ; -1.688 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -1.231 ; -1.830 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -1.098 ; -1.699 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -1.118 ; -1.729 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -1.190 ; -1.817 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -1.157 ; -1.792 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -1.006 ; -1.575 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -1.024 ; -1.594 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -1.065 ; -1.646 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -1.013 ; -1.577 ; Rise       ; cam_pclk                                              ;
; sys_rst_n       ; eth_tx_clk ; -1.247 ; -1.539 ; Rise       ; eth_tx_clk                                            ;
; sdram_data[*]   ; sys_clk    ; -1.932 ; -2.514 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.167 ; -2.819 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.067 ; -2.678 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.267 ; -2.892 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.255 ; -2.889 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -2.160 ; -2.762 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -2.036 ; -2.645 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.423 ; -3.105 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.204 ; -2.819 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -1.998 ; -2.574 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.932 ; -2.514 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.955 ; -2.537 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.997 ; -2.571 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -2.105 ; -2.717 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -2.000 ; -2.601 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -2.187 ; -2.787 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -2.183 ; -2.791 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -2.775 ; -3.067 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; eth_tx_data[*]  ; eth_tx_clk ; 4.355  ; 4.498  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0] ; eth_tx_clk ; 3.493  ; 3.599  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1] ; eth_tx_clk ; 3.382  ; 3.477  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2] ; eth_tx_clk ; 3.326  ; 3.396  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3] ; eth_tx_clk ; 4.355  ; 4.498  ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en       ; eth_tx_clk ; 3.403  ; 3.484  ; Rise       ; eth_tx_clk                                            ;
; sdram_addr[*]   ; sys_clk    ; 3.342  ; 3.197  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.450  ; 2.365  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.571  ; 2.476  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.522  ; 2.435  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.696  ; 2.589  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.588  ; 2.493  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.367  ; 2.289  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.392  ; 2.304  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.583  ; 2.468  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.726  ; 2.596  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.610  ; 2.488  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.342  ; 3.197  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.583  ; 2.470  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.434  ; 2.330  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.513  ; 2.414  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.513  ; 2.414  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.320  ; 2.248  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 2.613  ; 2.489  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 2.059  ; 2.127  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 2.080  ; 2.035  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.089  ; 3.218  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.068  ; 2.121  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.120  ; 2.182  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.129  ; 2.190  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.961  ; 2.009  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.162  ; 2.237  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.089  ; 3.218  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.044  ; 2.096  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.992  ; 2.037  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.570  ; 2.723  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.311  ; 2.407  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.350  ; 2.456  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.346  ; 2.458  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.375  ; 2.483  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.350  ; 2.459  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.358  ; 2.470  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.332  ; 2.438  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.568  ; 2.463  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 2.475  ; 2.391  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.544 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.498 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; eth_tx_data[*]  ; eth_tx_clk ; 3.213  ; 3.280  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0] ; eth_tx_clk ; 3.377  ; 3.479  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1] ; eth_tx_clk ; 3.268  ; 3.359  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2] ; eth_tx_clk ; 3.213  ; 3.280  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3] ; eth_tx_clk ; 4.240  ; 4.379  ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en       ; eth_tx_clk ; 3.290  ; 3.368  ; Rise       ; eth_tx_clk                                            ;
; sdram_addr[*]   ; sys_clk    ; 2.094  ; 2.019  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.173  ; 2.092  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.288  ; 2.196  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.241  ; 2.157  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.408  ; 2.305  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.305  ; 2.214  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.094  ; 2.019  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.119  ; 2.034  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.304  ; 2.192  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.442  ; 2.317  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.331  ; 2.213  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.068  ; 2.927  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.305  ; 2.195  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.161  ; 2.060  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.049  ; 1.979  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.234  ; 2.138  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.049  ; 1.979  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 2.332  ; 2.212  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.800  ; 1.866  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 1.817  ; 1.774  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 1.703  ; 1.749  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.805  ; 1.857  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.856  ; 1.916  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.865  ; 1.924  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.703  ; 1.749  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 1.897  ; 1.969  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.824  ; 2.950  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.782  ; 1.832  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.733  ; 1.777  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.291  ; 2.439  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.040  ; 2.132  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.079  ; 2.183  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.076  ; 2.184  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.104  ; 2.208  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.080  ; 2.185  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.088  ; 2.196  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.063  ; 2.165  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.286  ; 2.185  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 2.196  ; 2.115  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.779 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.734 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.430 ; 2.429 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.132 ; 3.118 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.098 ; 3.085 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.081 ; 3.068 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.081 ; 3.068 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.899 ; 2.886 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.845 ; 3.880 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.132 ; 3.118 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.081 ; 3.068 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.430 ; 2.429 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 3.080 ; 3.067 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 3.135 ; 3.134 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 3.138 ; 3.137 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 3.135 ; 3.134 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 3.135 ; 3.134 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.954 ; 2.953 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.954 ; 2.953 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.163 ; 2.162 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.827 ; 2.813 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.802 ; 2.789 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.785 ; 2.772 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.786 ; 2.773 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.611 ; 2.598 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.555 ; 3.590 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.827 ; 2.813 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.786 ; 2.773 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.163 ; 2.162 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.784 ; 2.771 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.839 ; 2.838 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.842 ; 2.841 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.839 ; 2.838 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.839 ; 2.838 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.666 ; 2.665 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.666 ; 2.665 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.500     ; 2.501     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.277     ; 3.291     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.257     ; 3.270     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.235     ; 3.248     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.230     ; 3.243     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 3.023     ; 3.036     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.020     ; 3.985     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.277     ; 3.291     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.230     ; 3.243     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.500     ; 2.501     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 3.234     ; 3.247     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 3.301     ; 3.302     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 3.301     ; 3.302     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 3.301     ; 3.302     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 3.301     ; 3.302     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 3.090     ; 3.091     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 3.090     ; 3.091     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.229     ; 2.230     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.966     ; 2.980     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.954     ; 2.967     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.932     ; 2.945     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.928     ; 2.941     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.729     ; 2.742     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.725     ; 3.690     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.966     ; 2.980     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.928     ; 2.941     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.229     ; 2.230     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.931     ; 2.944     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.998     ; 2.999     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.998     ; 2.999     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.998     ; 2.999     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.998     ; 2.999     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.796     ; 2.797     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.796     ; 2.797     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 2.298  ; 0.121 ; 6.159    ; 0.700   ; 4.715               ;
;  cam_pclk                                              ; 4.912  ; 0.168 ; 6.361    ; 0.908   ; 9.337               ;
;  eth_rx_clk                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 36.000              ;
;  eth_tx_clk                                            ; 5.787  ; 0.121 ; 6.159    ; 0.700   ; 19.334              ;
;  sys_clk                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 2.298  ; 0.162 ; N/A      ; N/A     ; 4.715               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 37.032 ; 0.186 ; N/A      ; N/A     ; 19.718              ;
; Design-wide TNS                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  cam_pclk                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  eth_rx_clk                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  eth_tx_clk                                            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 3.097 ; 3.241 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 2.755 ; 2.955 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 3.097 ; 3.241 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 2.734 ; 2.992 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 2.770 ; 3.038 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 2.913 ; 3.212 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 2.875 ; 3.162 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 2.483 ; 2.727 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 2.514 ; 2.751 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 4.309 ; 4.408 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 2.459 ; 2.679 ; Rise       ; cam_pclk                                              ;
; sys_rst_n       ; eth_tx_clk ; 3.184 ; 3.238 ; Rise       ; eth_tx_clk                                            ;
; sdram_data[*]   ; sys_clk    ; 5.874 ; 6.180 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.254 ; 5.560 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.092 ; 5.320 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.618 ; 5.826 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.607 ; 5.829 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.351 ; 5.550 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.070 ; 5.285 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.874 ; 6.180 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.397 ; 5.644 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.906 ; 5.149 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.755 ; 4.974 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.789 ; 5.012 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.920 ; 5.148 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.159 ; 5.412 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.893 ; 5.134 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.370 ; 5.568 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.404 ; 5.582 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 6.826 ; 7.080 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.006 ; -1.575 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -1.103 ; -1.688 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -1.231 ; -1.830 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -1.098 ; -1.699 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -1.118 ; -1.729 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -1.190 ; -1.817 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -1.157 ; -1.792 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -1.006 ; -1.575 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -1.024 ; -1.594 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -1.065 ; -1.646 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -1.013 ; -1.577 ; Rise       ; cam_pclk                                              ;
; sys_rst_n       ; eth_tx_clk ; -1.247 ; -1.539 ; Rise       ; eth_tx_clk                                            ;
; sdram_data[*]   ; sys_clk    ; -1.932 ; -2.514 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.167 ; -2.819 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.067 ; -2.678 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.267 ; -2.892 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.255 ; -2.889 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -2.160 ; -2.762 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -2.036 ; -2.645 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.423 ; -3.105 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.204 ; -2.819 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -1.998 ; -2.574 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.932 ; -2.514 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.955 ; -2.537 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.997 ; -2.571 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -2.105 ; -2.717 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -2.000 ; -2.601 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -2.187 ; -2.787 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -2.183 ; -2.791 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -2.775 ; -3.067 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; eth_tx_data[*]  ; eth_tx_clk ; 9.133 ; 9.112 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0] ; eth_tx_clk ; 7.891 ; 7.759 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1] ; eth_tx_clk ; 7.662 ; 7.519 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2] ; eth_tx_clk ; 7.454 ; 7.352 ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3] ; eth_tx_clk ; 9.133 ; 9.112 ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en       ; eth_tx_clk ; 7.643 ; 7.515 ; Rise       ; eth_tx_clk                                            ;
; sdram_addr[*]   ; sys_clk    ; 6.579 ; 6.588 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 5.125 ; 5.284 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.393 ; 5.565 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.320 ; 5.508 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.636 ; 5.858 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.396 ; 5.569 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.935 ; 5.034 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 5.035 ; 5.155 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 5.382 ; 5.549 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.656 ; 5.873 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 5.423 ; 5.592 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.579 ; 6.588 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 5.372 ; 5.531 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.103 ; 5.215 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 5.287 ; 5.467 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 5.287 ; 5.467 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.916 ; 5.085 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 5.433 ; 5.606 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 4.560 ; 4.500 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.433 ; 4.520 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 6.291 ; 6.298 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.570 ; 4.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.773 ; 4.649 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.822 ; 4.680 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.397 ; 4.325 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.864 ; 4.749 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.291 ; 6.298 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.540 ; 4.458 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.444 ; 4.363 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.740 ; 5.652 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.213 ; 5.076 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.239 ; 5.129 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.261 ; 5.132 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.307 ; 5.174 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.254 ; 5.142 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.275 ; 5.152 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.213 ; 5.101 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.392 ; 5.550 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 5.224 ; 5.420 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 1.223 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 1.115 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; eth_tx_data[*]  ; eth_tx_clk ; 3.213  ; 3.280  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[0] ; eth_tx_clk ; 3.377  ; 3.479  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[1] ; eth_tx_clk ; 3.268  ; 3.359  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[2] ; eth_tx_clk ; 3.213  ; 3.280  ; Rise       ; eth_tx_clk                                            ;
;  eth_tx_data[3] ; eth_tx_clk ; 4.240  ; 4.379  ; Rise       ; eth_tx_clk                                            ;
; eth_tx_en       ; eth_tx_clk ; 3.290  ; 3.368  ; Rise       ; eth_tx_clk                                            ;
; sdram_addr[*]   ; sys_clk    ; 2.094  ; 2.019  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.173  ; 2.092  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.288  ; 2.196  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.241  ; 2.157  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.408  ; 2.305  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.305  ; 2.214  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.094  ; 2.019  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.119  ; 2.034  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.304  ; 2.192  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.442  ; 2.317  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.331  ; 2.213  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.068  ; 2.927  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.305  ; 2.195  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.161  ; 2.060  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.049  ; 1.979  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.234  ; 2.138  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.049  ; 1.979  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 2.332  ; 2.212  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.800  ; 1.866  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 1.817  ; 1.774  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 1.703  ; 1.749  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.805  ; 1.857  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.856  ; 1.916  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.865  ; 1.924  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.703  ; 1.749  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 1.897  ; 1.969  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.824  ; 2.950  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.782  ; 1.832  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.733  ; 1.777  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.291  ; 2.439  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.040  ; 2.132  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.079  ; 2.183  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.076  ; 2.184  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.104  ; 2.208  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.080  ; 2.185  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.088  ; 2.196  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.063  ; 2.165  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.286  ; 2.185  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 2.196  ; 2.115  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.779 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.734 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam_rst_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_pwdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_en      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_data[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_rst_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; eth_rx_clk              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rxdv                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_tx_clk              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_pclk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_href                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_vsync               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_en      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; eth_tx_data[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; eth_tx_data[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; eth_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_en      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; eth_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; eth_tx_en      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; eth_tx_data[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_data[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; eth_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                              ; cam_pclk                                              ; 408      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 21       ; 0        ; 0        ; 0        ;
; eth_tx_clk                                            ; eth_tx_clk                                            ; 1969592  ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk                                            ; 21       ; 0        ; 0        ; 0        ;
; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; eth_tx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5621     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 86       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                              ; cam_pclk                                              ; 408      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 21       ; 0        ; 0        ; 0        ;
; eth_tx_clk                                            ; eth_tx_clk                                            ; 1969592  ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk                                            ; 21       ; 0        ; 0        ; 0        ;
; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; eth_tx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5621     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 86       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                             ;
+-------------------------------------------------------+------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+------------+----------+----------+----------+----------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk   ; 99       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk ; 426      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                              ;
+-------------------------------------------------------+------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+------------+----------+----------+----------+----------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk   ; 99       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; eth_tx_clk ; 426      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 826   ; 826  ;
; Unconstrained Output Ports      ; 44    ; 44   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jan 11 11:04:34 2019
Info: Command: quartus_sta ov5640_rgb565_640x480_udp_pc -c ov5640_rgb565_640x480_udp_pc
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe3|dffe4a* 
Info (332104): Reading SDC File: 'ov5640_rgb565_640x480_udp_pc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.298               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.912               0.000 cam_pclk 
    Info (332119):     5.787               0.000 eth_tx_clk 
    Info (332119):    37.032               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.439               0.000 cam_pclk 
    Info (332119):     0.450               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.454               0.000 eth_tx_clk 
Info (332146): Worst-case recovery slack is 6.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.159               0.000 eth_tx_clk 
    Info (332119):     6.361               0.000 cam_pclk 
Info (332146): Worst-case removal slack is 1.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.628               0.000 eth_tx_clk 
    Info (332119):     2.117               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.718               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.687               0.000 cam_pclk 
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    19.576               0.000 eth_tx_clk 
    Info (332119):    19.718               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    36.000               0.000 eth_rx_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.771               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.032               0.000 cam_pclk 
    Info (332119):     5.826               0.000 eth_tx_clk 
    Info (332119):    37.280               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 cam_pclk 
    Info (332119):     0.402               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.429               0.000 eth_tx_clk 
Info (332146): Worst-case recovery slack is 6.429
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.429               0.000 eth_tx_clk 
    Info (332119):     6.620               0.000 cam_pclk 
Info (332146): Worst-case removal slack is 1.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.503               0.000 eth_tx_clk 
    Info (332119):     1.961               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.715               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.605               0.000 cam_pclk 
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    19.473               0.000 eth_tx_clk 
    Info (332119):    19.718               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    36.000               0.000 eth_rx_clk 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.441               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.721               0.000 cam_pclk 
    Info (332119):     8.081               0.000 eth_tx_clk 
    Info (332119):    38.749               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.121
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.121               0.000 eth_tx_clk 
    Info (332119):     0.162               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.168               0.000 cam_pclk 
    Info (332119):     0.186               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 8.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.283               0.000 eth_tx_clk 
    Info (332119):     8.398               0.000 cam_pclk 
Info (332146): Worst-case removal slack is 0.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.700               0.000 eth_tx_clk 
    Info (332119):     0.908               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.734               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.337               0.000 cam_pclk 
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    19.334               0.000 eth_tx_clk 
    Info (332119):    19.797               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    36.000               0.000 eth_rx_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 544 megabytes
    Info: Processing ended: Fri Jan 11 11:04:38 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


