# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 19 2024 22:41:56

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 119.58 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 90.92 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 78.65 MHz   | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            54137       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           489002      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            8116        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  4005         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  3489         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  11626         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  10812         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -2807       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -2259       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  8995                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  9550                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 119.58 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_1_20_LC_12_26_4/lcout
Path End         : up_cnt_1_20_LC_12_26_4/in3
Capture Clock    : up_cnt_1_20_LC_12_26_4/clk
Setup Constraint : 62500p
Path slack       : 54137p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         69222

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                      7163
-----------------------------------   ----- 
End-of-path arrival time (ps)         15085
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1409/I                                   Odrv12                         0              1420  RISE       1
I__1409/O                                   Odrv12                       724              2143  RISE       1
I__1410/I                                   Span12Mux_h                    0              2143  RISE       1
I__1410/O                                   Span12Mux_h                  724              2867  RISE       1
I__1411/I                                   Span12Mux_v                    0              2867  RISE       1
I__1411/O                                   Span12Mux_v                  724              3590  RISE       1
I__1412/I                                   Span12Mux_v                    0              3590  RISE       1
I__1412/O                                   Span12Mux_v                  724              4314  RISE       1
I__1413/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1413/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1414/I                                   LocalMux                       0              4665  RISE       1
I__1414/O                                   LocalMux                     486              5151  RISE       1
I__1415/I                                   IoInMux                        0              5151  RISE       1
I__1415/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__11981/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__11981/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__11982/I                                  GlobalMux                      0              6443  RISE       1
I__11982/O                                  GlobalMux                    227              6671  RISE       1
I__11991/I                                  ClkMux                         0              6671  RISE       1
I__11991/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_12_26_4/clk                  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_1_20_LC_12_26_4/lcout         LogicCell40_SEQ_MODE_1010    796              7922  54137  RISE       4
I__8612/I                            LocalMux                       0              7922  54137  RISE       1
I__8612/O                            LocalMux                     486              8407  54137  RISE       1
I__8616/I                            InMux                          0              8407  54137  RISE       1
I__8616/O                            InMux                        382              8790  54137  RISE       1
sleep_sq_RNINCSC_0_LC_13_25_7/in1    LogicCell40_SEQ_MODE_0000      0              8790  54137  RISE       1
sleep_sq_RNINCSC_0_LC_13_25_7/lcout  LogicCell40_SEQ_MODE_0000    589              9379  54137  RISE       2
I__8607/I                            LocalMux                       0              9379  54137  RISE       1
I__8607/O                            LocalMux                     486              9865  54137  RISE       1
I__8609/I                            InMux                          0              9865  54137  RISE       1
I__8609/O                            InMux                        382             10247  54137  RISE       1
I__8611/I                            CascadeMux                     0             10247  54137  RISE       1
I__8611/O                            CascadeMux                     0             10247  54137  RISE       1
up_cnt_0_LC_12_24_0/in2              LogicCell40_SEQ_MODE_1010      0             10247  54137  RISE       1
up_cnt_0_LC_12_24_0/carryout         LogicCell40_SEQ_MODE_1010    341             10588  54137  RISE       2
up_cnt_1_LC_12_24_1/carryin          LogicCell40_SEQ_MODE_1010      0             10588  54137  RISE       1
up_cnt_1_LC_12_24_1/carryout         LogicCell40_SEQ_MODE_1010    186             10775  54137  RISE       2
up_cnt_2_LC_12_24_2/carryin          LogicCell40_SEQ_MODE_1010      0             10775  54137  RISE       1
up_cnt_2_LC_12_24_2/carryout         LogicCell40_SEQ_MODE_1010    186             10961  54137  RISE       2
up_cnt_3_LC_12_24_3/carryin          LogicCell40_SEQ_MODE_1010      0             10961  54137  RISE       1
up_cnt_3_LC_12_24_3/carryout         LogicCell40_SEQ_MODE_1010    186             11147  54137  RISE       2
up_cnt_4_LC_12_24_4/carryin          LogicCell40_SEQ_MODE_1010      0             11147  54137  RISE       1
up_cnt_4_LC_12_24_4/carryout         LogicCell40_SEQ_MODE_1010    186             11333  54137  RISE       2
up_cnt_5_LC_12_24_5/carryin          LogicCell40_SEQ_MODE_1010      0             11333  54137  RISE       1
up_cnt_5_LC_12_24_5/carryout         LogicCell40_SEQ_MODE_1010    186             11519  54137  RISE       2
up_cnt_6_LC_12_24_6/carryin          LogicCell40_SEQ_MODE_1010      0             11519  54137  RISE       1
up_cnt_6_LC_12_24_6/carryout         LogicCell40_SEQ_MODE_1010    186             11705  54137  RISE       2
up_cnt_7_LC_12_24_7/carryin          LogicCell40_SEQ_MODE_1010      0             11705  54137  RISE       1
up_cnt_7_LC_12_24_7/carryout         LogicCell40_SEQ_MODE_1010    186             11891  54137  RISE       1
IN_MUX_bfv_12_25_0_/carryinitin      ICE_CARRY_IN_MUX               0             11891  54137  RISE       1
IN_MUX_bfv_12_25_0_/carryinitout     ICE_CARRY_IN_MUX             289             12180  54137  RISE       2
up_cnt_8_LC_12_25_0/carryin          LogicCell40_SEQ_MODE_1010      0             12180  54137  RISE       1
up_cnt_8_LC_12_25_0/carryout         LogicCell40_SEQ_MODE_1010    186             12366  54137  RISE       2
up_cnt_9_LC_12_25_1/carryin          LogicCell40_SEQ_MODE_1010      0             12366  54137  RISE       1
up_cnt_9_LC_12_25_1/carryout         LogicCell40_SEQ_MODE_1010    186             12553  54137  RISE       2
up_cnt_10_LC_12_25_2/carryin         LogicCell40_SEQ_MODE_1010      0             12553  54137  RISE       1
up_cnt_10_LC_12_25_2/carryout        LogicCell40_SEQ_MODE_1010    186             12739  54137  RISE       2
up_cnt_11_LC_12_25_3/carryin         LogicCell40_SEQ_MODE_1010      0             12739  54137  RISE       1
up_cnt_11_LC_12_25_3/carryout        LogicCell40_SEQ_MODE_1010    186             12925  54137  RISE       2
up_cnt_12_LC_12_25_4/carryin         LogicCell40_SEQ_MODE_1010      0             12925  54137  RISE       1
up_cnt_12_LC_12_25_4/carryout        LogicCell40_SEQ_MODE_1010    186             13111  54137  RISE       2
up_cnt_13_LC_12_25_5/carryin         LogicCell40_SEQ_MODE_1010      0             13111  54137  RISE       1
up_cnt_13_LC_12_25_5/carryout        LogicCell40_SEQ_MODE_1010    186             13297  54137  RISE       2
up_cnt_14_LC_12_25_6/carryin         LogicCell40_SEQ_MODE_1010      0             13297  54137  RISE       1
up_cnt_14_LC_12_25_6/carryout        LogicCell40_SEQ_MODE_1010    186             13483  54137  RISE       2
up_cnt_15_LC_12_25_7/carryin         LogicCell40_SEQ_MODE_1010      0             13483  54137  RISE       1
up_cnt_15_LC_12_25_7/carryout        LogicCell40_SEQ_MODE_1010    186             13669  54137  RISE       1
IN_MUX_bfv_12_26_0_/carryinitin      ICE_CARRY_IN_MUX               0             13669  54137  RISE       1
IN_MUX_bfv_12_26_0_/carryinitout     ICE_CARRY_IN_MUX             289             13958  54137  RISE       2
up_cnt_16_LC_12_26_0/carryin         LogicCell40_SEQ_MODE_1010      0             13958  54137  RISE       1
up_cnt_16_LC_12_26_0/carryout        LogicCell40_SEQ_MODE_1010    186             14144  54137  RISE       2
up_cnt_17_LC_12_26_1/carryin         LogicCell40_SEQ_MODE_1010      0             14144  54137  RISE       1
up_cnt_17_LC_12_26_1/carryout        LogicCell40_SEQ_MODE_1010    186             14330  54137  RISE       2
up_cnt_18_LC_12_26_2/carryin         LogicCell40_SEQ_MODE_1010      0             14330  54137  RISE       1
up_cnt_18_LC_12_26_2/carryout        LogicCell40_SEQ_MODE_1010    186             14517  54137  RISE       2
up_cnt_19_LC_12_26_3/carryin         LogicCell40_SEQ_MODE_1010      0             14517  54137  RISE       1
up_cnt_19_LC_12_26_3/carryout        LogicCell40_SEQ_MODE_1010    186             14703  54137  RISE       1
I__7795/I                            InMux                          0             14703  54137  RISE       1
I__7795/O                            InMux                        382             15085  54137  RISE       1
up_cnt_1_20_LC_12_26_4/in3           LogicCell40_SEQ_MODE_1010      0             15085  54137  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1409/I                                   Odrv12                         0              1420  RISE       1
I__1409/O                                   Odrv12                       724              2143  RISE       1
I__1410/I                                   Span12Mux_h                    0              2143  RISE       1
I__1410/O                                   Span12Mux_h                  724              2867  RISE       1
I__1411/I                                   Span12Mux_v                    0              2867  RISE       1
I__1411/O                                   Span12Mux_v                  724              3590  RISE       1
I__1412/I                                   Span12Mux_v                    0              3590  RISE       1
I__1412/O                                   Span12Mux_v                  724              4314  RISE       1
I__1413/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1413/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1414/I                                   LocalMux                       0              4665  RISE       1
I__1414/O                                   LocalMux                     486              5151  RISE       1
I__1415/I                                   IoInMux                        0              5151  RISE       1
I__1415/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__11981/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__11981/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__11982/I                                  GlobalMux                      0              6443  RISE       1
I__11982/O                                  GlobalMux                    227              6671  RISE       1
I__11991/I                                  ClkMux                         0              6671  RISE       1
I__11991/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_12_26_4/clk                  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 90.92 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_5_LC_14_24_6/lcout
Path End         : u_app.data_q_3_LC_15_22_5/ce
Capture Clock    : u_app.data_q_3_LC_15_22_5/clk
Setup Constraint : 500000p
Path slack       : 489002p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5696
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505696

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5696
+ Clock To Q                                796
+ Data Path Delay                         10202
---------------------------------------   ----- 
End-of-path arrival time (ps)             16694
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_9_22_5/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__5503/I                                       Odrv12                         0                 0  RISE       1
I__5503/O                                       Odrv12                       724               724  RISE       1
I__5507/I                                       Span12Mux_h                    0               724  RISE       1
I__5507/O                                       Span12Mux_h                  724              1447  RISE       1
I__5509/I                                       Sp12to4                        0              1447  RISE       1
I__5509/O                                       Sp12to4                      631              2078  RISE       1
I__5510/I                                       Span4Mux_v                     0              2078  RISE       1
I__5510/O                                       Span4Mux_v                   517              2595  RISE       1
I__5511/I                                       Span4Mux_s0_h                  0              2595  RISE       1
I__5511/O                                       Span4Mux_s0_h                217              2812  RISE       1
I__5512/I                                       IoSpan4Mux                     0              2812  RISE       1
I__5512/O                                       IoSpan4Mux                   424              3235  RISE       1
I__5513/I                                       LocalMux                       0              3235  RISE       1
I__5513/O                                       LocalMux                     486              3721  RISE       1
I__5514/I                                       IoInMux                        0              3721  RISE       1
I__5514/O                                       IoInMux                      382              4104  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4104  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              5013  RISE      68
I__11326/I                                      gio2CtrlBuf                    0              5013  RISE       1
I__11326/O                                      gio2CtrlBuf                    0              5013  RISE       1
I__11327/I                                      GlobalMux                      0              5013  RISE       1
I__11327/O                                      GlobalMux                    227              5241  RISE       1
I__11342/I                                      ClkMux                         0              5241  RISE       1
I__11342/O                                      ClkMux                       455              5696  RISE       1
u_app.data_q_5_LC_14_24_6/clk                   LogicCell40_SEQ_MODE_1010      0              5696  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_5_LC_14_24_6/lcout             LogicCell40_SEQ_MODE_1010    796              6492  489002  RISE       6
I__11488/I                                  Odrv4                          0              6492  489002  RISE       1
I__11488/O                                  Odrv4                        517              7008  489002  RISE       1
I__11493/I                                  Span4Mux_h                     0              7008  489002  RISE       1
I__11493/O                                  Span4Mux_h                   444              7453  489002  RISE       1
I__11499/I                                  Span4Mux_v                     0              7453  489002  RISE       1
I__11499/O                                  Span4Mux_v                   517              7970  489002  RISE       1
I__11503/I                                  LocalMux                       0              7970  489002  RISE       1
I__11503/O                                  LocalMux                     486              8456  489002  RISE       1
I__11506/I                                  InMux                          0              8456  489002  RISE       1
I__11506/O                                  InMux                        382              8838  489002  RISE       1
u_app.data_q_RNIJQPU_5_LC_10_29_6/in1       LogicCell40_SEQ_MODE_0000      0              8838  489002  RISE       1
u_app.data_q_RNIJQPU_5_LC_10_29_6/lcout     LogicCell40_SEQ_MODE_0000    558              9396  489002  FALL       2
I__9250/I                                   Odrv12                         0              9396  489002  FALL       1
I__9250/O                                   Odrv12                       796             10192  489002  FALL       1
I__9251/I                                   Span12Mux_h                    0             10192  489002  FALL       1
I__9251/O                                   Span12Mux_h                  796             10988  489002  FALL       1
I__9252/I                                   LocalMux                       0             10988  489002  FALL       1
I__9252/O                                   LocalMux                     455             11443  489002  FALL       1
I__9253/I                                   InMux                          0             11443  489002  FALL       1
I__9253/O                                   InMux                        320             11763  489002  FALL       1
u_app.data_q_RNIF9QB3_3_LC_14_23_2/in0      LogicCell40_SEQ_MODE_0000      0             11763  489002  FALL       1
u_app.data_q_RNIF9QB3_3_LC_14_23_2/ltout    LogicCell40_SEQ_MODE_0000    569             12332  489002  FALL       1
I__9258/I                                   CascadeMux                     0             12332  489002  FALL       1
I__9258/O                                   CascadeMux                     0             12332  489002  FALL       1
u_app.status_q_RNI25J8G_6_LC_14_23_3/in2    LogicCell40_SEQ_MODE_0000      0             12332  489002  FALL       1
u_app.status_q_RNI25J8G_6_LC_14_23_3/ltout  LogicCell40_SEQ_MODE_0000    507             12838  489002  FALL       1
I__9257/I                                   CascadeMux                     0             12838  489002  FALL       1
I__9257/O                                   CascadeMux                     0             12838  489002  FALL       1
u_app.status_q_RNISGRUI_8_LC_14_23_4/in2    LogicCell40_SEQ_MODE_0000      0             12838  489002  FALL       1
u_app.status_q_RNISGRUI_8_LC_14_23_4/lcout  LogicCell40_SEQ_MODE_0000    558             13397  489002  RISE       8
I__10231/I                                  Odrv4                          0             13397  489002  RISE       1
I__10231/O                                  Odrv4                        517             13913  489002  RISE       1
I__10232/I                                  Span4Mux_h                     0             13913  489002  RISE       1
I__10232/O                                  Span4Mux_h                   444             14358  489002  RISE       1
I__10233/I                                  Span4Mux_v                     0             14358  489002  RISE       1
I__10233/O                                  Span4Mux_v                   517             14875  489002  RISE       1
I__10236/I                                  Span4Mux_h                     0             14875  489002  RISE       1
I__10236/O                                  Span4Mux_h                   444             15319  489002  RISE       1
I__10239/I                                  LocalMux                       0             15319  489002  RISE       1
I__10239/O                                  LocalMux                     486             15805  489002  RISE       1
I__10240/I                                  CEMux                          0             15805  489002  RISE       1
I__10240/O                                  CEMux                        889             16694  489002  RISE       1
u_app.data_q_3_LC_15_22_5/ce                LogicCell40_SEQ_MODE_1010      0             16694  489002  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_9_22_5/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__5503/I                                       Odrv12                         0                 0  RISE       1
I__5503/O                                       Odrv12                       724               724  RISE       1
I__5507/I                                       Span12Mux_h                    0               724  RISE       1
I__5507/O                                       Span12Mux_h                  724              1447  RISE       1
I__5509/I                                       Sp12to4                        0              1447  RISE       1
I__5509/O                                       Sp12to4                      631              2078  RISE       1
I__5510/I                                       Span4Mux_v                     0              2078  RISE       1
I__5510/O                                       Span4Mux_v                   517              2595  RISE       1
I__5511/I                                       Span4Mux_s0_h                  0              2595  RISE       1
I__5511/O                                       Span4Mux_s0_h                217              2812  RISE       1
I__5512/I                                       IoSpan4Mux                     0              2812  RISE       1
I__5512/O                                       IoSpan4Mux                   424              3235  RISE       1
I__5513/I                                       LocalMux                       0              3235  RISE       1
I__5513/O                                       LocalMux                     486              3721  RISE       1
I__5514/I                                       IoInMux                        0              3721  RISE       1
I__5514/O                                       IoInMux                      382              4104  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4104  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              5013  RISE      68
I__11326/I                                      gio2CtrlBuf                    0              5013  RISE       1
I__11326/O                                      gio2CtrlBuf                    0              5013  RISE       1
I__11327/I                                      GlobalMux                      0              5013  RISE       1
I__11327/O                                      GlobalMux                    227              5241  RISE       1
I__11336/I                                      ClkMux                         0              5241  RISE       1
I__11336/O                                      ClkMux                       455              5696  RISE       1
u_app.data_q_3_LC_15_22_5/clk                   LogicCell40_SEQ_MODE_1010      0              5696  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 78.65 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_cnt_q_1_LC_11_29_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_6_22_4/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_6_22_4/clk
Setup Constraint : 20830p
Path slack       : 8115p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         11516
---------------------------------------   ----- 
End-of-path arrival time (ps)             12994
 
Launch Clock Path
pin name                              model name                          delay  cumulative delay  edge  Fanout
------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__12175/I                            GlobalMux                               0                 0  RISE       1
I__12175/O                            GlobalMux                             227               227  RISE       1
I__12274/I                            ClkMux                                  0               227  RISE       1
I__12274/O                            ClkMux                                455               682  RISE       1
u_usb_cdc.clk_cnt_q_1_LC_11_29_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_cnt_q_1_LC_11_29_0/lcout                                                   LogicCell40_SEQ_MODE_1010    796              1478   8116  RISE       3
I__7296/I                                                                                LocalMux                       0              1478   8116  RISE       1
I__7296/O                                                                                LocalMux                     486              1964   8116  RISE       1
I__7299/I                                                                                InMux                          0              1964   8116  RISE       1
I__7299/O                                                                                InMux                        382              2346   8116  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_10_29_7/in1                                             LogicCell40_SEQ_MODE_0000      0              2346   8116  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_10_29_7/lcout                                           LogicCell40_SEQ_MODE_0000    589              2936   8116  RISE       1
I__6695/I                                                                                Odrv4                          0              2936   8116  RISE       1
I__6695/O                                                                                Odrv4                        517              3453   8116  RISE       1
I__6696/I                                                                                Span4Mux_h                     0              3453   8116  RISE       1
I__6696/O                                                                                Span4Mux_h                   444              3897   8116  RISE       1
I__6697/I                                                                                Span4Mux_s3_v                  0              3897   8116  RISE       1
I__6697/O                                                                                Span4Mux_s3_v                465              4362   8116  RISE       1
I__6698/I                                                                                LocalMux                       0              4362   8116  RISE       1
I__6698/O                                                                                LocalMux                     486              4848   8116  RISE       1
I__6699/I                                                                                IoInMux                        0              4848   8116  RISE       1
I__6699/O                                                                                IoInMux                      382              5230   8116  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/USERSIGNALTOGLOBALBUFFER                                 ICE_GB                         0              5230   8116  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/GLOBALBUFFEROUTPUT                                       ICE_GB                       910              6140   8116  RISE      92
I__12050/I                                                                               gio2CtrlBuf                    0              6140   8116  RISE       1
I__12050/O                                                                               gio2CtrlBuf                    0              6140   8116  RISE       1
I__12051/I                                                                               GlobalMux                      0              6140   8116  RISE       1
I__12051/O                                                                               GlobalMux                    227              6368   8116  RISE       1
I__12052/I                                                                               Glb2LocalMux                   0              6368   8116  RISE       1
I__12052/O                                                                               Glb2LocalMux                 662              7029   8116  RISE       1
I__12102/I                                                                               LocalMux                       0              7029   8116  RISE       1
I__12102/O                                                                               LocalMux                     486              7515   8116  RISE       1
I__12130/I                                                                               InMux                          0              7515   8116  RISE       1
I__12130/O                                                                               InMux                        382              7897   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_6_22_5/in3    LogicCell40_SEQ_MODE_0000      0              7897   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_6_22_5/lcout  LogicCell40_SEQ_MODE_0000    465              8363   8116  RISE       7
I__4502/I                                                                                LocalMux                       0              8363   8116  RISE       1
I__4502/O                                                                                LocalMux                     486              8848   8116  RISE       1
I__4506/I                                                                                InMux                          0              8848   8116  RISE       1
I__4506/O                                                                                InMux                        382              9231   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNIIK6QD_LC_5_21_6/in3        LogicCell40_SEQ_MODE_0000      0              9231   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNIIK6QD_LC_5_21_6/lcout      LogicCell40_SEQ_MODE_0000    465              9696   8116  RISE       2
I__3252/I                                                                                LocalMux                       0              9696   8116  RISE       1
I__3252/O                                                                                LocalMux                     486             10182   8116  RISE       1
I__3254/I                                                                                InMux                          0             10182   8116  RISE       1
I__3254/O                                                                                InMux                        382             10564   8116  RISE       1
I__3256/I                                                                                CascadeMux                     0             10564   8116  RISE       1
I__3256/O                                                                                CascadeMux                     0             10564   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_0_LC_6_21_0/in2       LogicCell40_SEQ_MODE_0000      0             10564   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_0_LC_6_21_0/carryout  LogicCell40_SEQ_MODE_0000    341             10905   8116  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_6_21_1/carryin   LogicCell40_SEQ_MODE_0000      0             10905   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_6_21_1/carryout  LogicCell40_SEQ_MODE_0000    186             11092   8116  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_6_21_2/carryin   LogicCell40_SEQ_MODE_0000      0             11092   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_6_21_2/carryout  LogicCell40_SEQ_MODE_0000    186             11278   8116  RISE       1
I__3244/I                                                                                InMux                          0             11278   8116  RISE       1
I__3244/O                                                                                InMux                        382             11660   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0             11660   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465             12125   8116  RISE       1
I__3272/I                                                                                LocalMux                       0             12125   8116  RISE       1
I__3272/O                                                                                LocalMux                     486             12611   8116  RISE       1
I__3273/I                                                                                InMux                          0             12611   8116  RISE       1
I__3273/O                                                                                InMux                        382             12994   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_6_22_4/in3             LogicCell40_SEQ_MODE_1010      0             12994   8116  RISE       1

Capture Clock Path
pin name                                                                      model name                          delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__12175/I                                                                    GlobalMux                               0                 0  RISE       1
I__12175/O                                                                    GlobalMux                             227               227  RISE       1
I__12264/I                                                                    ClkMux                                  0               227  RISE       1
I__12264/O                                                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_6_22_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_1_20_LC_12_26_4/lcout
Path End         : up_cnt_1_20_LC_12_26_4/in3
Capture Clock    : up_cnt_1_20_LC_12_26_4/clk
Setup Constraint : 62500p
Path slack       : 54137p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         69222

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                      7163
-----------------------------------   ----- 
End-of-path arrival time (ps)         15085
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1409/I                                   Odrv12                         0              1420  RISE       1
I__1409/O                                   Odrv12                       724              2143  RISE       1
I__1410/I                                   Span12Mux_h                    0              2143  RISE       1
I__1410/O                                   Span12Mux_h                  724              2867  RISE       1
I__1411/I                                   Span12Mux_v                    0              2867  RISE       1
I__1411/O                                   Span12Mux_v                  724              3590  RISE       1
I__1412/I                                   Span12Mux_v                    0              3590  RISE       1
I__1412/O                                   Span12Mux_v                  724              4314  RISE       1
I__1413/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1413/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1414/I                                   LocalMux                       0              4665  RISE       1
I__1414/O                                   LocalMux                     486              5151  RISE       1
I__1415/I                                   IoInMux                        0              5151  RISE       1
I__1415/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__11981/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__11981/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__11982/I                                  GlobalMux                      0              6443  RISE       1
I__11982/O                                  GlobalMux                    227              6671  RISE       1
I__11991/I                                  ClkMux                         0              6671  RISE       1
I__11991/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_12_26_4/clk                  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_1_20_LC_12_26_4/lcout         LogicCell40_SEQ_MODE_1010    796              7922  54137  RISE       4
I__8612/I                            LocalMux                       0              7922  54137  RISE       1
I__8612/O                            LocalMux                     486              8407  54137  RISE       1
I__8616/I                            InMux                          0              8407  54137  RISE       1
I__8616/O                            InMux                        382              8790  54137  RISE       1
sleep_sq_RNINCSC_0_LC_13_25_7/in1    LogicCell40_SEQ_MODE_0000      0              8790  54137  RISE       1
sleep_sq_RNINCSC_0_LC_13_25_7/lcout  LogicCell40_SEQ_MODE_0000    589              9379  54137  RISE       2
I__8607/I                            LocalMux                       0              9379  54137  RISE       1
I__8607/O                            LocalMux                     486              9865  54137  RISE       1
I__8609/I                            InMux                          0              9865  54137  RISE       1
I__8609/O                            InMux                        382             10247  54137  RISE       1
I__8611/I                            CascadeMux                     0             10247  54137  RISE       1
I__8611/O                            CascadeMux                     0             10247  54137  RISE       1
up_cnt_0_LC_12_24_0/in2              LogicCell40_SEQ_MODE_1010      0             10247  54137  RISE       1
up_cnt_0_LC_12_24_0/carryout         LogicCell40_SEQ_MODE_1010    341             10588  54137  RISE       2
up_cnt_1_LC_12_24_1/carryin          LogicCell40_SEQ_MODE_1010      0             10588  54137  RISE       1
up_cnt_1_LC_12_24_1/carryout         LogicCell40_SEQ_MODE_1010    186             10775  54137  RISE       2
up_cnt_2_LC_12_24_2/carryin          LogicCell40_SEQ_MODE_1010      0             10775  54137  RISE       1
up_cnt_2_LC_12_24_2/carryout         LogicCell40_SEQ_MODE_1010    186             10961  54137  RISE       2
up_cnt_3_LC_12_24_3/carryin          LogicCell40_SEQ_MODE_1010      0             10961  54137  RISE       1
up_cnt_3_LC_12_24_3/carryout         LogicCell40_SEQ_MODE_1010    186             11147  54137  RISE       2
up_cnt_4_LC_12_24_4/carryin          LogicCell40_SEQ_MODE_1010      0             11147  54137  RISE       1
up_cnt_4_LC_12_24_4/carryout         LogicCell40_SEQ_MODE_1010    186             11333  54137  RISE       2
up_cnt_5_LC_12_24_5/carryin          LogicCell40_SEQ_MODE_1010      0             11333  54137  RISE       1
up_cnt_5_LC_12_24_5/carryout         LogicCell40_SEQ_MODE_1010    186             11519  54137  RISE       2
up_cnt_6_LC_12_24_6/carryin          LogicCell40_SEQ_MODE_1010      0             11519  54137  RISE       1
up_cnt_6_LC_12_24_6/carryout         LogicCell40_SEQ_MODE_1010    186             11705  54137  RISE       2
up_cnt_7_LC_12_24_7/carryin          LogicCell40_SEQ_MODE_1010      0             11705  54137  RISE       1
up_cnt_7_LC_12_24_7/carryout         LogicCell40_SEQ_MODE_1010    186             11891  54137  RISE       1
IN_MUX_bfv_12_25_0_/carryinitin      ICE_CARRY_IN_MUX               0             11891  54137  RISE       1
IN_MUX_bfv_12_25_0_/carryinitout     ICE_CARRY_IN_MUX             289             12180  54137  RISE       2
up_cnt_8_LC_12_25_0/carryin          LogicCell40_SEQ_MODE_1010      0             12180  54137  RISE       1
up_cnt_8_LC_12_25_0/carryout         LogicCell40_SEQ_MODE_1010    186             12366  54137  RISE       2
up_cnt_9_LC_12_25_1/carryin          LogicCell40_SEQ_MODE_1010      0             12366  54137  RISE       1
up_cnt_9_LC_12_25_1/carryout         LogicCell40_SEQ_MODE_1010    186             12553  54137  RISE       2
up_cnt_10_LC_12_25_2/carryin         LogicCell40_SEQ_MODE_1010      0             12553  54137  RISE       1
up_cnt_10_LC_12_25_2/carryout        LogicCell40_SEQ_MODE_1010    186             12739  54137  RISE       2
up_cnt_11_LC_12_25_3/carryin         LogicCell40_SEQ_MODE_1010      0             12739  54137  RISE       1
up_cnt_11_LC_12_25_3/carryout        LogicCell40_SEQ_MODE_1010    186             12925  54137  RISE       2
up_cnt_12_LC_12_25_4/carryin         LogicCell40_SEQ_MODE_1010      0             12925  54137  RISE       1
up_cnt_12_LC_12_25_4/carryout        LogicCell40_SEQ_MODE_1010    186             13111  54137  RISE       2
up_cnt_13_LC_12_25_5/carryin         LogicCell40_SEQ_MODE_1010      0             13111  54137  RISE       1
up_cnt_13_LC_12_25_5/carryout        LogicCell40_SEQ_MODE_1010    186             13297  54137  RISE       2
up_cnt_14_LC_12_25_6/carryin         LogicCell40_SEQ_MODE_1010      0             13297  54137  RISE       1
up_cnt_14_LC_12_25_6/carryout        LogicCell40_SEQ_MODE_1010    186             13483  54137  RISE       2
up_cnt_15_LC_12_25_7/carryin         LogicCell40_SEQ_MODE_1010      0             13483  54137  RISE       1
up_cnt_15_LC_12_25_7/carryout        LogicCell40_SEQ_MODE_1010    186             13669  54137  RISE       1
IN_MUX_bfv_12_26_0_/carryinitin      ICE_CARRY_IN_MUX               0             13669  54137  RISE       1
IN_MUX_bfv_12_26_0_/carryinitout     ICE_CARRY_IN_MUX             289             13958  54137  RISE       2
up_cnt_16_LC_12_26_0/carryin         LogicCell40_SEQ_MODE_1010      0             13958  54137  RISE       1
up_cnt_16_LC_12_26_0/carryout        LogicCell40_SEQ_MODE_1010    186             14144  54137  RISE       2
up_cnt_17_LC_12_26_1/carryin         LogicCell40_SEQ_MODE_1010      0             14144  54137  RISE       1
up_cnt_17_LC_12_26_1/carryout        LogicCell40_SEQ_MODE_1010    186             14330  54137  RISE       2
up_cnt_18_LC_12_26_2/carryin         LogicCell40_SEQ_MODE_1010      0             14330  54137  RISE       1
up_cnt_18_LC_12_26_2/carryout        LogicCell40_SEQ_MODE_1010    186             14517  54137  RISE       2
up_cnt_19_LC_12_26_3/carryin         LogicCell40_SEQ_MODE_1010      0             14517  54137  RISE       1
up_cnt_19_LC_12_26_3/carryout        LogicCell40_SEQ_MODE_1010    186             14703  54137  RISE       1
I__7795/I                            InMux                          0             14703  54137  RISE       1
I__7795/O                            InMux                        382             15085  54137  RISE       1
up_cnt_1_20_LC_12_26_4/in3           LogicCell40_SEQ_MODE_1010      0             15085  54137  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         soc                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1409/I                                   Odrv12                         0              1420  RISE       1
I__1409/O                                   Odrv12                       724              2143  RISE       1
I__1410/I                                   Span12Mux_h                    0              2143  RISE       1
I__1410/O                                   Span12Mux_h                  724              2867  RISE       1
I__1411/I                                   Span12Mux_v                    0              2867  RISE       1
I__1411/O                                   Span12Mux_v                  724              3590  RISE       1
I__1412/I                                   Span12Mux_v                    0              3590  RISE       1
I__1412/O                                   Span12Mux_v                  724              4314  RISE       1
I__1413/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1413/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1414/I                                   LocalMux                       0              4665  RISE       1
I__1414/O                                   LocalMux                     486              5151  RISE       1
I__1415/I                                   IoInMux                        0              5151  RISE       1
I__1415/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE      30
I__11981/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__11981/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__11982/I                                  GlobalMux                      0              6443  RISE       1
I__11982/O                                  GlobalMux                    227              6671  RISE       1
I__11991/I                                  ClkMux                         0              6671  RISE       1
I__11991/O                                  ClkMux                       455              7126  RISE       1
up_cnt_1_20_LC_12_26_4/clk                  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_cnt_q_1_LC_11_29_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_6_22_4/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_6_22_4/clk
Setup Constraint : 20830p
Path slack       : 8115p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             21109

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         11516
---------------------------------------   ----- 
End-of-path arrival time (ps)             12994
 
Launch Clock Path
pin name                              model name                          delay  cumulative delay  edge  Fanout
------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__12175/I                            GlobalMux                               0                 0  RISE       1
I__12175/O                            GlobalMux                             227               227  RISE       1
I__12274/I                            ClkMux                                  0               227  RISE       1
I__12274/O                            ClkMux                                455               682  RISE       1
u_usb_cdc.clk_cnt_q_1_LC_11_29_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_cnt_q_1_LC_11_29_0/lcout                                                   LogicCell40_SEQ_MODE_1010    796              1478   8116  RISE       3
I__7296/I                                                                                LocalMux                       0              1478   8116  RISE       1
I__7296/O                                                                                LocalMux                     486              1964   8116  RISE       1
I__7299/I                                                                                InMux                          0              1964   8116  RISE       1
I__7299/O                                                                                InMux                        382              2346   8116  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_10_29_7/in1                                             LogicCell40_SEQ_MODE_0000      0              2346   8116  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_1_LC_10_29_7/lcout                                           LogicCell40_SEQ_MODE_0000    589              2936   8116  RISE       1
I__6695/I                                                                                Odrv4                          0              2936   8116  RISE       1
I__6695/O                                                                                Odrv4                        517              3453   8116  RISE       1
I__6696/I                                                                                Span4Mux_h                     0              3453   8116  RISE       1
I__6696/O                                                                                Span4Mux_h                   444              3897   8116  RISE       1
I__6697/I                                                                                Span4Mux_s3_v                  0              3897   8116  RISE       1
I__6697/O                                                                                Span4Mux_s3_v                465              4362   8116  RISE       1
I__6698/I                                                                                LocalMux                       0              4362   8116  RISE       1
I__6698/O                                                                                LocalMux                     486              4848   8116  RISE       1
I__6699/I                                                                                IoInMux                        0              4848   8116  RISE       1
I__6699/O                                                                                IoInMux                      382              5230   8116  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/USERSIGNALTOGLOBALBUFFER                                 ICE_GB                         0              5230   8116  RISE       1
u_usb_cdc.clk_cnt_q_RNIDMDA_0_1/GLOBALBUFFEROUTPUT                                       ICE_GB                       910              6140   8116  RISE      92
I__12050/I                                                                               gio2CtrlBuf                    0              6140   8116  RISE       1
I__12050/O                                                                               gio2CtrlBuf                    0              6140   8116  RISE       1
I__12051/I                                                                               GlobalMux                      0              6140   8116  RISE       1
I__12051/O                                                                               GlobalMux                    227              6368   8116  RISE       1
I__12052/I                                                                               Glb2LocalMux                   0              6368   8116  RISE       1
I__12052/O                                                                               Glb2LocalMux                 662              7029   8116  RISE       1
I__12102/I                                                                               LocalMux                       0              7029   8116  RISE       1
I__12102/O                                                                               LocalMux                     486              7515   8116  RISE       1
I__12130/I                                                                               InMux                          0              7515   8116  RISE       1
I__12130/O                                                                               InMux                        382              7897   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_6_22_5/in3    LogicCell40_SEQ_MODE_0000      0              7897   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_6_22_5/lcout  LogicCell40_SEQ_MODE_0000    465              8363   8116  RISE       7
I__4502/I                                                                                LocalMux                       0              8363   8116  RISE       1
I__4502/O                                                                                LocalMux                     486              8848   8116  RISE       1
I__4506/I                                                                                InMux                          0              8848   8116  RISE       1
I__4506/O                                                                                InMux                        382              9231   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNIIK6QD_LC_5_21_6/in3        LogicCell40_SEQ_MODE_0000      0              9231   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNIIK6QD_LC_5_21_6/lcout      LogicCell40_SEQ_MODE_0000    465              9696   8116  RISE       2
I__3252/I                                                                                LocalMux                       0              9696   8116  RISE       1
I__3252/O                                                                                LocalMux                     486             10182   8116  RISE       1
I__3254/I                                                                                InMux                          0             10182   8116  RISE       1
I__3254/O                                                                                InMux                        382             10564   8116  RISE       1
I__3256/I                                                                                CascadeMux                     0             10564   8116  RISE       1
I__3256/O                                                                                CascadeMux                     0             10564   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_0_LC_6_21_0/in2       LogicCell40_SEQ_MODE_0000      0             10564   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_0_LC_6_21_0/carryout  LogicCell40_SEQ_MODE_0000    341             10905   8116  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_6_21_1/carryin   LogicCell40_SEQ_MODE_0000      0             10905   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_6_21_1/carryout  LogicCell40_SEQ_MODE_0000    186             11092   8116  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_6_21_2/carryin   LogicCell40_SEQ_MODE_0000      0             11092   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_6_21_2/carryout  LogicCell40_SEQ_MODE_0000    186             11278   8116  RISE       1
I__3244/I                                                                                InMux                          0             11278   8116  RISE       1
I__3244/O                                                                                InMux                        382             11660   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_6_21_3/in3       LogicCell40_SEQ_MODE_0000      0             11660   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_6_21_3/lcout     LogicCell40_SEQ_MODE_0000    465             12125   8116  RISE       1
I__3272/I                                                                                LocalMux                       0             12125   8116  RISE       1
I__3272/O                                                                                LocalMux                     486             12611   8116  RISE       1
I__3273/I                                                                                InMux                          0             12611   8116  RISE       1
I__3273/O                                                                                InMux                        382             12994   8116  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_6_22_4/in3             LogicCell40_SEQ_MODE_1010      0             12994   8116  RISE       1

Capture Clock Path
pin name                                                                      model name                          delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__12175/I                                                                    GlobalMux                               0                 0  RISE       1
I__12175/O                                                                    GlobalMux                             227               227  RISE       1
I__12264/I                                                                    ClkMux                                  0               227  RISE       1
I__12264/O                                                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_6_22_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_5_LC_14_24_6/lcout
Path End         : u_app.data_q_3_LC_15_22_5/ce
Capture Clock    : u_app.data_q_3_LC_15_22_5/clk
Setup Constraint : 500000p
Path slack       : 489002p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5696
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505696

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5696
+ Clock To Q                                796
+ Data Path Delay                         10202
---------------------------------------   ----- 
End-of-path arrival time (ps)             16694
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_9_22_5/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__5503/I                                       Odrv12                         0                 0  RISE       1
I__5503/O                                       Odrv12                       724               724  RISE       1
I__5507/I                                       Span12Mux_h                    0               724  RISE       1
I__5507/O                                       Span12Mux_h                  724              1447  RISE       1
I__5509/I                                       Sp12to4                        0              1447  RISE       1
I__5509/O                                       Sp12to4                      631              2078  RISE       1
I__5510/I                                       Span4Mux_v                     0              2078  RISE       1
I__5510/O                                       Span4Mux_v                   517              2595  RISE       1
I__5511/I                                       Span4Mux_s0_h                  0              2595  RISE       1
I__5511/O                                       Span4Mux_s0_h                217              2812  RISE       1
I__5512/I                                       IoSpan4Mux                     0              2812  RISE       1
I__5512/O                                       IoSpan4Mux                   424              3235  RISE       1
I__5513/I                                       LocalMux                       0              3235  RISE       1
I__5513/O                                       LocalMux                     486              3721  RISE       1
I__5514/I                                       IoInMux                        0              3721  RISE       1
I__5514/O                                       IoInMux                      382              4104  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4104  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              5013  RISE      68
I__11326/I                                      gio2CtrlBuf                    0              5013  RISE       1
I__11326/O                                      gio2CtrlBuf                    0              5013  RISE       1
I__11327/I                                      GlobalMux                      0              5013  RISE       1
I__11327/O                                      GlobalMux                    227              5241  RISE       1
I__11342/I                                      ClkMux                         0              5241  RISE       1
I__11342/O                                      ClkMux                       455              5696  RISE       1
u_app.data_q_5_LC_14_24_6/clk                   LogicCell40_SEQ_MODE_1010      0              5696  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_5_LC_14_24_6/lcout             LogicCell40_SEQ_MODE_1010    796              6492  489002  RISE       6
I__11488/I                                  Odrv4                          0              6492  489002  RISE       1
I__11488/O                                  Odrv4                        517              7008  489002  RISE       1
I__11493/I                                  Span4Mux_h                     0              7008  489002  RISE       1
I__11493/O                                  Span4Mux_h                   444              7453  489002  RISE       1
I__11499/I                                  Span4Mux_v                     0              7453  489002  RISE       1
I__11499/O                                  Span4Mux_v                   517              7970  489002  RISE       1
I__11503/I                                  LocalMux                       0              7970  489002  RISE       1
I__11503/O                                  LocalMux                     486              8456  489002  RISE       1
I__11506/I                                  InMux                          0              8456  489002  RISE       1
I__11506/O                                  InMux                        382              8838  489002  RISE       1
u_app.data_q_RNIJQPU_5_LC_10_29_6/in1       LogicCell40_SEQ_MODE_0000      0              8838  489002  RISE       1
u_app.data_q_RNIJQPU_5_LC_10_29_6/lcout     LogicCell40_SEQ_MODE_0000    558              9396  489002  FALL       2
I__9250/I                                   Odrv12                         0              9396  489002  FALL       1
I__9250/O                                   Odrv12                       796             10192  489002  FALL       1
I__9251/I                                   Span12Mux_h                    0             10192  489002  FALL       1
I__9251/O                                   Span12Mux_h                  796             10988  489002  FALL       1
I__9252/I                                   LocalMux                       0             10988  489002  FALL       1
I__9252/O                                   LocalMux                     455             11443  489002  FALL       1
I__9253/I                                   InMux                          0             11443  489002  FALL       1
I__9253/O                                   InMux                        320             11763  489002  FALL       1
u_app.data_q_RNIF9QB3_3_LC_14_23_2/in0      LogicCell40_SEQ_MODE_0000      0             11763  489002  FALL       1
u_app.data_q_RNIF9QB3_3_LC_14_23_2/ltout    LogicCell40_SEQ_MODE_0000    569             12332  489002  FALL       1
I__9258/I                                   CascadeMux                     0             12332  489002  FALL       1
I__9258/O                                   CascadeMux                     0             12332  489002  FALL       1
u_app.status_q_RNI25J8G_6_LC_14_23_3/in2    LogicCell40_SEQ_MODE_0000      0             12332  489002  FALL       1
u_app.status_q_RNI25J8G_6_LC_14_23_3/ltout  LogicCell40_SEQ_MODE_0000    507             12838  489002  FALL       1
I__9257/I                                   CascadeMux                     0             12838  489002  FALL       1
I__9257/O                                   CascadeMux                     0             12838  489002  FALL       1
u_app.status_q_RNISGRUI_8_LC_14_23_4/in2    LogicCell40_SEQ_MODE_0000      0             12838  489002  FALL       1
u_app.status_q_RNISGRUI_8_LC_14_23_4/lcout  LogicCell40_SEQ_MODE_0000    558             13397  489002  RISE       8
I__10231/I                                  Odrv4                          0             13397  489002  RISE       1
I__10231/O                                  Odrv4                        517             13913  489002  RISE       1
I__10232/I                                  Span4Mux_h                     0             13913  489002  RISE       1
I__10232/O                                  Span4Mux_h                   444             14358  489002  RISE       1
I__10233/I                                  Span4Mux_v                     0             14358  489002  RISE       1
I__10233/O                                  Span4Mux_v                   517             14875  489002  RISE       1
I__10236/I                                  Span4Mux_h                     0             14875  489002  RISE       1
I__10236/O                                  Span4Mux_h                   444             15319  489002  RISE       1
I__10239/I                                  LocalMux                       0             15319  489002  RISE       1
I__10239/O                                  LocalMux                     486             15805  489002  RISE       1
I__10240/I                                  CEMux                          0             15805  489002  RISE       1
I__10240/O                                  CEMux                        889             16694  489002  RISE       1
u_app.data_q_3_LC_15_22_5/ce                LogicCell40_SEQ_MODE_1010      0             16694  489002  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_9_22_5/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       4
I__5503/I                                       Odrv12                         0                 0  RISE       1
I__5503/O                                       Odrv12                       724               724  RISE       1
I__5507/I                                       Span12Mux_h                    0               724  RISE       1
I__5507/O                                       Span12Mux_h                  724              1447  RISE       1
I__5509/I                                       Sp12to4                        0              1447  RISE       1
I__5509/O                                       Sp12to4                      631              2078  RISE       1
I__5510/I                                       Span4Mux_v                     0              2078  RISE       1
I__5510/O                                       Span4Mux_v                   517              2595  RISE       1
I__5511/I                                       Span4Mux_s0_h                  0              2595  RISE       1
I__5511/O                                       Span4Mux_s0_h                217              2812  RISE       1
I__5512/I                                       IoSpan4Mux                     0              2812  RISE       1
I__5512/O                                       IoSpan4Mux                   424              3235  RISE       1
I__5513/I                                       LocalMux                       0              3235  RISE       1
I__5513/O                                       LocalMux                     486              3721  RISE       1
I__5514/I                                       IoInMux                        0              3721  RISE       1
I__5514/O                                       IoInMux                      382              4104  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4104  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              5013  RISE      68
I__11326/I                                      gio2CtrlBuf                    0              5013  RISE       1
I__11326/O                                      gio2CtrlBuf                    0              5013  RISE       1
I__11327/I                                      GlobalMux                      0              5013  RISE       1
I__11327/O                                      GlobalMux                    227              5241  RISE       1
I__11336/I                                      ClkMux                         0              5241  RISE       1
I__11336/O                                      ClkMux                       455              5696  RISE       1
u_app.data_q_3_LC_15_22_5/clk                   LogicCell40_SEQ_MODE_1010      0              5696  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4005


Data Path Delay                3995
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4005

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        soc                        0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__7280/I                                       Odrv4                      0      1670               RISE  1       
I__7280/O                                       Odrv4                      517    2186               RISE  1       
I__7281/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__7281/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__7282/I                                       Span4Mux_v                 0      2610               RISE  1       
I__7282/O                                       Span4Mux_v                 517    3127               RISE  1       
I__7283/I                                       LocalMux                   0      3127               RISE  1       
I__7283/O                                       LocalMux                   486    3613               RISE  1       
I__7284/I                                       InMux                      0      3613               RISE  1       
I__7284/O                                       InMux                      382    3995               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_29_2/in0  LogicCell40_SEQ_MODE_1010  0      3995               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12175/I                                      GlobalMux                           0      0                  RISE  1       
I__12175/O                                      GlobalMux                           227    227                RISE  1       
I__12274/I                                      ClkMux                              0      227                RISE  1       
I__12274/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_29_2/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3489


Data Path Delay                3479
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3489

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        soc                        0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__7860/I                                       Odrv4                      0      1670               RISE  1       
I__7860/O                                       Odrv4                      517    2186               RISE  1       
I__7861/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__7861/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__7862/I                                       LocalMux                   0      2610               RISE  1       
I__7862/O                                       LocalMux                   486    3096               RISE  1       
I__7863/I                                       InMux                      0      3096               RISE  1       
I__7863/O                                       InMux                      382    3479               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_30_4/in0  LogicCell40_SEQ_MODE_1010  0      3479               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12175/I                                      GlobalMux                           0      0                  RISE  1       
I__12175/O                                      GlobalMux                           227    227                RISE  1       
I__12275/I                                      ClkMux                              0      227                RISE  1       
I__12275/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_30_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11626


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10148
---------------------------- ------
Clock To Out Delay            11626

Launch Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12175/I                                     GlobalMux                           0      0                  RISE  1       
I__12175/O                                     GlobalMux                           227    227                RISE  1       
I__12339/I                                     ClkMux                              0      227                RISE  1       
I__12339/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_2_32_5/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_2_32_5/lcout             LogicCell40_SEQ_MODE_1011  796    1478               RISE  3       
I__3060/I                                                   Odrv12                     0      1478               RISE  1       
I__3060/O                                                   Odrv12                     724    2202               RISE  1       
I__3062/I                                                   LocalMux                   0      2202               RISE  1       
I__3062/O                                                   LocalMux                   486    2688               RISE  1       
I__3063/I                                                   InMux                      0      2688               RISE  1       
I__3063/O                                                   InMux                      382    3070               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_5_32_3/in0    LogicCell40_SEQ_MODE_0000  0      3070               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_5_32_3/lcout  LogicCell40_SEQ_MODE_0000  662    3732               RISE  1       
I__3073/I                                                   Odrv4                      0      3732               RISE  1       
I__3073/O                                                   Odrv4                      517    4248               RISE  1       
I__3074/I                                                   Span4Mux_s0_v              0      4248               RISE  1       
I__3074/O                                                   Span4Mux_s0_v              300    4548               RISE  1       
I__3075/I                                                   IoSpan4Mux                 0      4548               RISE  1       
I__3075/O                                                   IoSpan4Mux                 424    4972               RISE  1       
I__3076/I                                                   LocalMux                   0      4972               RISE  1       
I__3076/O                                                   LocalMux                   486    5458               RISE  1       
I__3077/I                                                   IoInMux                    0      5458               RISE  1       
I__3077/O                                                   IoInMux                    382    5840               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      5840               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   9138               FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      9138               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   11626              FALL  1       
usb_n:out                                                   soc                        0      11626              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10812


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9334
---------------------------- ------
Clock To Out Delay            10812

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12175/I                                           GlobalMux                           0      0                  RISE  1       
I__12175/O                                           GlobalMux                           227    227                RISE  1       
I__12332/I                                           ClkMux                              0      227                RISE  1       
I__12332/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_5_32_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_5_32_6/lcout             LogicCell40_SEQ_MODE_1010  796    1478               RISE  10      
I__8007/I                                                         Odrv4                      0      1478               RISE  1       
I__8007/O                                                         Odrv4                      517    1995               RISE  1       
I__8011/I                                                         Span4Mux_s3_h              0      1995               RISE  1       
I__8011/O                                                         Span4Mux_s3_h              341    2336               RISE  1       
I__8019/I                                                         LocalMux                   0      2336               RISE  1       
I__8019/O                                                         LocalMux                   486    2822               RISE  1       
I__8025/I                                                         InMux                      0      2822               RISE  1       
I__8025/O                                                         InMux                      382    3204               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_3_32_6/in1     LogicCell40_SEQ_MODE_0000  0      3204               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_3_32_6/lcout   LogicCell40_SEQ_MODE_0000  589    3794               RISE  4       
I__8871/I                                                         Odrv4                      0      3794               RISE  1       
I__8871/O                                                         Odrv4                      517    4310               RISE  1       
I__8872/I                                                         Span4Mux_h                 0      4310               RISE  1       
I__8872/O                                                         Span4Mux_h                 444    4755               RISE  1       
I__8875/I                                                         Span4Mux_h                 0      4755               RISE  1       
I__8875/O                                                         Span4Mux_h                 444    5199               RISE  1       
I__8879/I                                                         LocalMux                   0      5199               RISE  1       
I__8879/O                                                         LocalMux                   486    5685               RISE  1       
I__8881/I                                                         InMux                      0      5685               RISE  1       
I__8881/O                                                         InMux                      382    6068               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_11_32_0/in0    LogicCell40_SEQ_MODE_0000  0      6068               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_11_32_0/lcout  LogicCell40_SEQ_MODE_0000  662    6729               RISE  2       
I__7340/I                                                         Odrv4                      0      6729               RISE  1       
I__7340/O                                                         Odrv4                      517    7246               RISE  1       
I__7342/I                                                         Span4Mux_s0_v              0      7246               RISE  1       
I__7342/O                                                         Span4Mux_s0_v              300    7546               RISE  1       
I__7343/I                                                         LocalMux                   0      7546               RISE  1       
I__7343/O                                                         LocalMux                   486    8032               RISE  1       
I__7344/I                                                         IoInMux                    0      8032               RISE  1       
I__7344/O                                                         IoInMux                    382    8414               RISE  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      8414               RISE  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     310    8724               FALL  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      8724               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     2088   10812              FALL  1       
usb_p:out                                                         soc                        0      10812              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2807


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3489
---------------------------- ------
Hold Time                     -2807

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        soc                        0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__7280/I                                       Odrv4                      0      1142               FALL  1       
I__7280/O                                       Odrv4                      548    1690               FALL  1       
I__7281/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__7281/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__7282/I                                       Span4Mux_v                 0      2166               FALL  1       
I__7282/O                                       Span4Mux_v                 548    2713               FALL  1       
I__7283/I                                       LocalMux                   0      2713               FALL  1       
I__7283/O                                       LocalMux                   455    3168               FALL  1       
I__7284/I                                       InMux                      0      3168               FALL  1       
I__7284/O                                       InMux                      320    3489               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_29_2/in0  LogicCell40_SEQ_MODE_1010  0      3489               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12175/I                                      GlobalMux                           0      0                  RISE  1       
I__12175/O                                      GlobalMux                           227    227                RISE  1       
I__12274/I                                      ClkMux                              0      227                RISE  1       
I__12274/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_29_2/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2259


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2941
---------------------------- ------
Hold Time                     -2259

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        soc                        0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__7860/I                                       Odrv4                      0      1142               FALL  1       
I__7860/O                                       Odrv4                      548    1690               FALL  1       
I__7861/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__7861/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__7862/I                                       LocalMux                   0      2166               FALL  1       
I__7862/O                                       LocalMux                   455    2620               FALL  1       
I__7863/I                                       InMux                      0      2620               FALL  1       
I__7863/O                                       InMux                      320    2941               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_30_4/in0  LogicCell40_SEQ_MODE_1010  0      2941               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12175/I                                      GlobalMux                           0      0                  RISE  1       
I__12175/O                                      GlobalMux                           227    227                RISE  1       
I__12275/I                                      ClkMux                              0      227                RISE  1       
I__12275/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_12_30_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 8995


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              7517
---------------------------- ------
Clock To Out Delay             8995

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12175/I                                           GlobalMux                           0      0                  RISE  1       
I__12175/O                                           GlobalMux                           227    227                RISE  1       
I__12332/I                                           ClkMux                              0      227                RISE  1       
I__12332/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_32_2/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_32_2/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__8702/I                                                         Odrv4                      0      1478               FALL  1       
I__8702/O                                                         Odrv4                      548    2026               FALL  1       
I__8706/I                                                         LocalMux                   0      2026               FALL  1       
I__8706/O                                                         LocalMux                   455    2481               FALL  1       
I__8715/I                                                         InMux                      0      2481               FALL  1       
I__8715/O                                                         InMux                      320    2801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_3_32_6/in3     LogicCell40_SEQ_MODE_0000  0      2801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_3_32_6/lcout   LogicCell40_SEQ_MODE_0000  424    3225               FALL  4       
I__8871/I                                                         Odrv4                      0      3225               FALL  1       
I__8871/O                                                         Odrv4                      548    3773               FALL  1       
I__8872/I                                                         Span4Mux_h                 0      3773               FALL  1       
I__8872/O                                                         Span4Mux_h                 465    4238               FALL  1       
I__8875/I                                                         Span4Mux_h                 0      4238               FALL  1       
I__8875/O                                                         Span4Mux_h                 465    4703               FALL  1       
I__8879/I                                                         LocalMux                   0      4703               FALL  1       
I__8879/O                                                         LocalMux                   455    5158               FALL  1       
I__8881/I                                                         InMux                      0      5158               FALL  1       
I__8881/O                                                         InMux                      320    5479               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_11_32_0/in0    LogicCell40_SEQ_MODE_0000  0      5479               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_11_32_0/lcout  LogicCell40_SEQ_MODE_0000  569    6047               FALL  2       
I__7339/I                                                         LocalMux                   0      6047               FALL  1       
I__7339/O                                                         LocalMux                   455    6502               FALL  1       
I__7341/I                                                         IoInMux                    0      6502               FALL  1       
I__7341/O                                                         IoInMux                    320    6822               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      6822               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7081               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      7081               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   8995               RISE  1       
usb_n:out                                                         soc                        0      8995               RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9550


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8072
---------------------------- ------
Clock To Out Delay             9550

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__12175/I                                           GlobalMux                           0      0                  RISE  1       
I__12175/O                                           GlobalMux                           227    227                RISE  1       
I__12332/I                                           ClkMux                              0      227                RISE  1       
I__12332/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_32_2/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_5_32_2/lcout     LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__8703/I                                                 LocalMux                   0      1478               FALL  1       
I__8703/O                                                 LocalMux                   455    1933               FALL  1       
I__8712/I                                                 InMux                      0      1933               FALL  1       
I__8712/O                                                 InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_5_32_4/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_5_32_4/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  1       
I__3055/I                                                 Odrv4                      0      2677               FALL  1       
I__3055/O                                                 Odrv4                      548    3225               FALL  1       
I__3056/I                                                 Span4Mux_s0_v              0      3225               FALL  1       
I__3056/O                                                 Span4Mux_s0_v              279    3504               FALL  1       
I__3057/I                                                 LocalMux                   0      3504               FALL  1       
I__3057/O                                                 LocalMux                   455    3959               FALL  1       
I__3058/I                                                 IoInMux                    0      3959               FALL  1       
I__3058/O                                                 IoInMux                    320    4279               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      4279               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     2956   7236               RISE  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      7236               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2314   9550               RISE  1       
usb_p:out                                                 soc                        0      9550               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

