{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1583762850095 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dds_generator EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"dds_generator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1583762850159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583762850231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1583762850231 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1583762851537 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1583762851689 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1583762853171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1583762853171 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1583762853171 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3652 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1583762853287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3653 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1583762853287 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3654 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1583762853287 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1583762853287 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1583762853375 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "No exact pin location assignment(s) for 25 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_clk " "Pin dds_clk not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_clk } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 13 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_r\[0\] " "Pin dds_r\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_r[0] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 14 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_r\[1\] " "Pin dds_r\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_r[1] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 14 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_r\[2\] " "Pin dds_r\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_r[2] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 14 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_r\[3\] " "Pin dds_r\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_r[3] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 14 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_r\[4\] " "Pin dds_r\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_r[4] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 14 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_r[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_r\[5\] " "Pin dds_r\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_r[5] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 14 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_r[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_r\[6\] " "Pin dds_r\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_r[6] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 14 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_r[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_r\[7\] " "Pin dds_r\[7\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_r[7] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 14 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_r[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_r\[8\] " "Pin dds_r\[8\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_r[8] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 14 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_r[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_r\[9\] " "Pin dds_r\[9\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_r[9] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 14 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_r[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_g\[0\] " "Pin dds_g\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_g[0] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 15 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_g[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_g\[1\] " "Pin dds_g\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_g[1] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 15 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_g[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_g\[2\] " "Pin dds_g\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_g[2] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 15 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_g[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_g\[3\] " "Pin dds_g\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_g[3] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 15 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_g[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_g\[4\] " "Pin dds_g\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_g[4] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 15 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_g[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_g\[5\] " "Pin dds_g\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_g[5] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 15 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_g[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_g\[6\] " "Pin dds_g\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_g[6] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 15 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_g[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_g\[7\] " "Pin dds_g\[7\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_g[7] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 15 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_g[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_g\[8\] " "Pin dds_g\[8\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_g[8] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 15 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_g[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_g\[9\] " "Pin dds_g\[9\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_g[9] } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 15 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_g[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_sync " "Pin dds_sync not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_sync } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 16 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dds_blank " "Pin dds_blank not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_blank } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 17 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_blank } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 11 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_reset_n " "Pin reset_reset_n not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 12 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1583762853974 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1583762853974 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1583762855348 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1583762855420 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1583762855420 ""}
{ "Info" "ISTA_SDC_FOUND" "dss_gen/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'dss_gen/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1583762855616 ""}
{ "Info" "ISTA_SDC_FOUND" "dss_gen/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'dss_gen/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1583762855640 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1583762855716 "|dss_gen|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset_reset_n " "Node: reset_reset_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1583762855716 "|dss_gen|reset_reset_n"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1583762855811 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1583762855811 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1583762855811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk_clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583762856083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_clk " "Destination node dds_clk" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dds_clk } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 13 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856083 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1583762856083 ""}  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 11 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583762856083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset_reset_n (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583762856083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[20\]~2 " "Destination node dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[20\]~2" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[20]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[21\]~6 " "Destination node dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[21\]~6" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[21]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[22\]~10 " "Destination node dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[22\]~10" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[22]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1284 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[23\]~14 " "Destination node dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[23\]~14" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[23]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1288 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[24\]~18 " "Destination node dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[24\]~18" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[24]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1292 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[25\]~22 " "Destination node dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[25\]~22" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[25]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1296 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[26\]~26 " "Destination node dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[26\]~26" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[26]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[27\]~30 " "Destination node dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[27\]~30" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[27]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1304 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[28\]~34 " "Destination node dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[28\]~34" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[28]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1308 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[29\]~38 " "Destination node dds_gen_avl:dds_gen_0\|dds_logic:dds_2\|s_faze\[29\]~38" {  } { { "dds_logic.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dds_logic.vhd" 37 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|dds_logic:dds_2|s_faze[29]~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1312 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1583762856083 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1583762856083 ""}  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "dss_gen/synthesis/dss_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/dss_gen.vhd" 12 0 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583762856083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583762856087 ""}  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1185 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583762856087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dss_gen_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node dss_gen_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583762856087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dss_gen_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1156 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1583762856087 ""}  } { { "dss_gen/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dss_gen_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583762856087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583762856087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3644 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1583762856087 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3346 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583762856087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\|dreg\[1\]  " "Automatically promoted node dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\|dreg\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583762856087 ""}  } { { "altera_std_synchronizer.v" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 140 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files (x86)/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dss_gen_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\|dreg\[1\]" } } } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dss_gen_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 992 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583762856087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583762856087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~8 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~8" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3561 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_1|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_1|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1416 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_1|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1417 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1583762856087 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3266 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583762856087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~14 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~14" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3568 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_2|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1379 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_2|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1429 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_2|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1430 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1583762856091 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3260 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583762856091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3500 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3501 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3645 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1583762856091 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3225 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583762856091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""}  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_1|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1417 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583762856091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""}  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_2|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1430 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583762856091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3566 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_1|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1418 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_1|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1425 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~4 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~4" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_1|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1532 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[9\]~12 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[9\]~12" {  } { { "sld_mod_ram_rom.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_1|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 2459 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1583762856091 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3263 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583762856091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1583762856095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~19 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~19" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3573 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_2|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1431 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_2|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1438 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~4 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~4" {  } { { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_2|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 1470 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[1\]~12 " "Destination node dds_gen_avl:dds_gen_0\|sig_rom:rom_2\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[1\]~12" {  } { { "sld_mod_ram_rom.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dds_gen_avl:dds_gen_0|sig_rom:rom_2|altsyncram:altsyncram_component|altsyncram_cv91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 2460 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1583762856095 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1583762856095 ""}  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 0 { 0 ""} 0 3257 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1583762856095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1583762856774 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583762856782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1583762856782 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583762856786 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1583762856794 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1583762856798 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1583762856798 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1583762856806 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1583762856874 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1583762856882 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1583762856882 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 3.3V 0 23 0 " "Number of I/O pins in group: 23 (unused VREF, 3.3V VCCIO, 0 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1583762856894 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1583762856894 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1583762856894 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583762856898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583762856898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583762856898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583762856898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583762856898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583762856898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583762856898 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1583762856898 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1583762856898 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1583762856898 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583762857038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1583762861684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583762865646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1583762865726 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1583762867232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583762867236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1583762867815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1583762871725 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1583762871725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583762873108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1583762873120 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1583762873120 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1583762873120 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1583762873871 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583762873931 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "23 " "Found 23 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_clk 0 " "Pin \"dds_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_r\[0\] 0 " "Pin \"dds_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_r\[1\] 0 " "Pin \"dds_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_r\[2\] 0 " "Pin \"dds_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_r\[3\] 0 " "Pin \"dds_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_r\[4\] 0 " "Pin \"dds_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_r\[5\] 0 " "Pin \"dds_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_r\[6\] 0 " "Pin \"dds_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_r\[7\] 0 " "Pin \"dds_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_r\[8\] 0 " "Pin \"dds_r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_r\[9\] 0 " "Pin \"dds_r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_g\[0\] 0 " "Pin \"dds_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_g\[1\] 0 " "Pin \"dds_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_g\[2\] 0 " "Pin \"dds_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_g\[3\] 0 " "Pin \"dds_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_g\[4\] 0 " "Pin \"dds_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_g\[5\] 0 " "Pin \"dds_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_g\[6\] 0 " "Pin \"dds_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_g\[7\] 0 " "Pin \"dds_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_g\[8\] 0 " "Pin \"dds_g\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_g\[9\] 0 " "Pin \"dds_g\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_sync 0 " "Pin \"dds_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dds_blank 0 " "Pin \"dds_blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1583762874075 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1583762874075 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583762875162 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1583762875681 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1583762876316 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1583762877155 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1583762877199 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1583762878082 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/output_files/dds_generator.fit.smsg " "Generated suppressed messages file C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/output_files/dds_generator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1583762881521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583762882480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 09 15:08:02 2020 " "Processing ended: Mon Mar 09 15:08:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583762882480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583762882480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583762882480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1583762882480 ""}
