
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.111799                       # Number of seconds simulated
sim_ticks                                111799163670                       # Number of ticks simulated
final_tick                               636626757207                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148962                       # Simulator instruction rate (inst/s)
host_op_rate                                   190900                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1933886                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379776                       # Number of bytes of host memory used
host_seconds                                 57810.62                       # Real time elapsed on the host
sim_insts                                  8611556976                       # Number of instructions simulated
sim_ops                                   11036031694                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3096576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       846208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1132928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1820160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1953664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3094272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1952384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1133312                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15066880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4515712                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4515712                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24192                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6611                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8851                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14220                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        15263                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        24174                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        15253                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8854                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                117710                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           35279                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                35279                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27697667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        38927                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7569001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44651                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10133600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43507                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16280623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        38927                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17474764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        42362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27677059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        38927                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17463315                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        44651                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10137035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               134767377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42362                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        38927                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44651                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43507                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        38927                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        42362                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        38927                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        44651                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             334314                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40391286                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40391286                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40391286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27697667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        38927                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7569001                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44651                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10133600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16280623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        38927                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17474764                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        42362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27677059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        38927                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17463315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        44651                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10137035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              175158663                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               268103511                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20731401                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16953585                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2023269                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8530516                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8173907                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2134225                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89819                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201213964                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117684974                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20731401                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10308132                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24651521                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5883309                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5496249                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12371802                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2037465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    235177660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.611447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.960823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       210526139     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1329644      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2106225      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3362221      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1392115      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555943      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1665503      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1090304      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12149566      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    235177660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077326                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.438953                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199356046                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7369165                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24575123                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        61876                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3815447                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3400297                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          466                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143709461                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3012                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3815447                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199653237                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1893909                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4597880                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24343742                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       873440                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143630800                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        26194                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        245846                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       327587                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        43130                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199406936                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668177329                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668177329                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29165085                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36382                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19919                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2626244                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13679615                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7355002                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       221565                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1673048                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143452931                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135774344                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       169109                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18124578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40525173                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3282                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    235177660                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.577327                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269801                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177933529     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22981028      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12551325      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8563985      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8016723      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2304325      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1796068      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       611630      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       419047      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    235177660                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31562     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96320     38.45%     51.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122645     48.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113744213     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2147321      1.58%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12547502      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7318847      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135774344                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.506425                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             250527                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001845                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507145983                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161615509                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133599300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136024871                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       408675                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2443217                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          372                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1550                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       211985                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8463                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3815447                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1218738                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       122454                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143489561                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9227                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13679615                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7355002                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19902                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         90189                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1550                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1181927                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153990                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2335917                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133846717                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11797851                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1927626                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  143                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19114907                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18833450                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7317056                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.499235                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133600257                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133599300                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78105712                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204090001                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.498312                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382702                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20915320                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2065914                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    231362213                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.529795                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.383092                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    181607787     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24094811     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9380069      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5053478      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3784240      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2113203      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1303756      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1165250      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2859619      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    231362213                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2859619                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371991834                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290795519                       # The number of ROB writes
system.switch_cpus0.timesIdled                3248581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32925851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.681035                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.681035                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.372990                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.372990                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603578439                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185190983                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134039381                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus1.numCycles               268103511                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24017652                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19998615                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2180197                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9168407                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8787137                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2583784                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       101216                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    209012617                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131772573                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24017652                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11370921                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27464497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6059813                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10514580                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles          990                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         12975701                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2083862                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    250852605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.645445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.016885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       223388108     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1683679      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2123476      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3379906      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1422445      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1821774      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2126071      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          971146      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13936000      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    250852605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089584                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491499                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       207783705                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11862949                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27333687                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        12956                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3859307                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3654214                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          558                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     161039443                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2280                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3859307                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       207995125                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         670197                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     10604237                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27135399                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       588332                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     160042667                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          143                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84971                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       410487                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    223555917                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    744257789                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    744257789                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    187229364                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36326553                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38906                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20338                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2069978                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14960399                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7838916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88111                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1772546                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         156259148                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39043                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149985868                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       147729                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18821946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38198472                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1591                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    250852605                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.597904                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.319804                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    187293239     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     28994037     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11851390      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6642088      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8998420      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2767647      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2724741      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1465918      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       115125      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    250852605                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1033182     79.14%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        138532     10.61%     89.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       133743     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126359778     84.25%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2050682      1.37%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18568      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13741683      9.16%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7815157      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149985868                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.559433                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1305457                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008704                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    552277527                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    175120857                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146091973                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151291325                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       111462                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2791418                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          721                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       106071                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3859307                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         510032                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64403                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    156298202                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       123161                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14960399                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7838916                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20337                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         56271                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           64                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          721                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1293911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1222462                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2516373                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147379827                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13520992                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2606041                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21335394                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20844978                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7814402                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549712                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146092395                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146091973                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87531060                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        235107628                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.544909                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372302                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108925918                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    134222221                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22076589                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2198871                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    246993298                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.543425                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.363437                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    190186089     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28787069     11.66%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10451065      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5212416      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4762528      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2002923      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1977785      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       943047      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2670376      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    246993298                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108925918                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     134222221                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19901826                       # Number of memory references committed
system.switch_cpus1.commit.loads             12168981                       # Number of loads committed
system.switch_cpus1.commit.membars              18684                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19455225                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        120843712                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2771695                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2670376                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           400620978                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          316456946                       # The number of ROB writes
system.switch_cpus1.timesIdled                3164186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17250906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108925918                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            134222221                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108925918                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.461338                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.461338                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406283                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406283                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663169880                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      204148221                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148975540                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37420                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus2.numCycles               268103511                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21758819                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17803286                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2131852                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9158597                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8574725                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2250839                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97366                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    209803128                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             121613221                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21758819                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10825564                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25402205                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5797470                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5667999                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12835040                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2133003                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    244511283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.610875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.951844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       219109078     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1190545      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1884928      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2549499      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2622991      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2217676      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1235891      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1844238      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11856437      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    244511283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081158                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.453605                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       207648075                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7841390                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25355359                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28883                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3637573                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3581435                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     149250684                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1979                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3637573                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       208219045                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1531838                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4992802                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24819902                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1310120                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     149192746                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          185                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        192047                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       563652                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    208203864                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    694025555                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    694025555                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180752935                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27450901                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37495                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19727                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3897106                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13979022                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7569685                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88650                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1809728                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149010349                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37623                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141631512                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        19410                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16280518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38809274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1786                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    244511283                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579243                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270329                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    184543786     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24684008     10.10%     85.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12505210      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9405065      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7387336      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2985423      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1888274      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       981662      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       130519      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    244511283                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          26416     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         86233     36.62%     47.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       122815     52.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119122602     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2108754      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17766      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12837142      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7545248      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141631512                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528272                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             235464                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    528029175                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    165329077                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139495304                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141866976                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       286470                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2236649                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          590                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        99589                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3637573                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1216853                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       128173                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149048121                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        53932                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13979022                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7569685                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19729                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        108131                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          590                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1242269                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1193672                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2435941                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139664771                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12078731                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1966735                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  149                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19623693                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19855866                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7544962                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.520936                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139495551                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139495304                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80078286                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        215759003                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520304                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371147                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105367236                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129653196                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19394940                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35837                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2158744                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    240873710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538262                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386548                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    187671696     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     26374360     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9960520      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4746195      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4011184      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2297495      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2001900      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       907280      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2903080      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    240873710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105367236                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129653196                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19212469                       # Number of memory references committed
system.switch_cpus2.commit.loads             11742373                       # Number of loads committed
system.switch_cpus2.commit.membars              17878                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18696229                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116815941                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2669847                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2903080                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           387018038                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          301733919                       # The number of ROB writes
system.switch_cpus2.timesIdled                3181651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               23592228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105367236                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129653196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105367236                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.544468                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.544468                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393010                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393010                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       628616516                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194323882                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      138353758                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35806                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus3.numCycles               268103511                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21129742                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17326850                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2068323                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8711283                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8254283                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2165903                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92079                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    201581401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             120123448                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21129742                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10420186                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26421846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5881206                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10891492                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12421664                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2054491                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    242674166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       216252320     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2860825      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3307447      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1819470      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2111354      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1150169      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          782004      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2048778      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12341799      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    242674166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078812                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.448049                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       199960629                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     12543566                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26212987                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       196914                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3760068                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3430762                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        19354                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     146661917                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        95893                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3760068                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       200269540                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4227608                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      7442399                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26112458                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       862091                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146572683                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          234                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        226381                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       399223                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    203673481                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    682492811                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    682492811                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173802469                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29871003                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38348                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21402                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2315960                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13998781                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7622493                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       200096                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1693511                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         146341454                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38426                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138233836                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       194373                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18397235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     42640502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4288                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    242674166                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569627                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260400                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    184434681     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23420398      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12581467      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8716461      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7618731      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3906563      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       932871      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       607796      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       455198      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    242674166                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          36003     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        130292     43.38%     55.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       134071     44.64%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115704513     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2163099      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16925      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12781267      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7568032      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138233836                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515599                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             300366                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002173                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    519636577                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    164778433                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    135941776                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138534202                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       347401                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2482631                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          842                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1320                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       171426                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8464                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1277                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3760068                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3725262                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       150284                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    146380007                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        61656                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13998781                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7622493                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21377                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        105183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1320                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1196112                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1165520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2361632                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    136201116                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12000350                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2032720                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  127                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19566394                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19055029                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7566044                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.508017                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             135943700                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            135941776                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80801735                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        211696809                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.507050                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381686                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102061143                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125216664                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21164655                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34138                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2080337                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    238914098                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524107                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342409                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    187762252     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23723041      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9940423      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5971064      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4135998      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2668016      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1388312      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1114295      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2210697      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    238914098                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102061143                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125216664                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18967214                       # Number of memory references committed
system.switch_cpus3.commit.loads             11516147                       # Number of loads committed
system.switch_cpus3.commit.membars              17032                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17920620                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112887887                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2547564                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2210697                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           383084031                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          296522796                       # The number of ROB writes
system.switch_cpus3.timesIdled                3089872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               25429345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102061143                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125216664                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102061143                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.626891                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.626891                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380678                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380678                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       614361932                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      188673042                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      136846867                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34106                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus4.numCycles               268103511                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19682135                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17574696                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1569482                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     13180304                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12851516                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1182559                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        47592                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    208035978                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             111774153                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19682135                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     14034075                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24926882                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5138216                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4937549                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         12586724                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1540416                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    241460369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.518695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.758391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       216533487     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3796435      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1920262      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3761684      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1207555      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3484049      1.44%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          549839      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          883789      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         9323269      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    241460369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073412                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.416907                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       206013374                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7008108                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24877260                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        20121                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3541502                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1858038                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18427                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     125045137                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        34780                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3541502                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       206243773                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4387070                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1900548                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24655381                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       732091                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     124868537                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          164                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         96954                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       561587                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    163663912                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    565940517                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    565940517                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    132819197                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30844695                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16763                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8477                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1680195                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     22520167                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3659075                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        24624                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       831258                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         124225640                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16822                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        116354801                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        75420                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     22335213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     45785999                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          110                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    241460369                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.481879                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.094810                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    190450672     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     16038347      6.64%     85.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     17105245      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9897661      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      5105920      2.11%     98.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1279535      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1518574      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        35138      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        29277      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    241460369                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         195015     57.35%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         79297     23.32%     80.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        65752     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     91244541     78.42%     78.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       912814      0.78%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8287      0.01%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     20561595     17.67%     96.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3627564      3.12%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     116354801                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.433992                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             340064                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002923                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    474585455                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    146577972                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    113403894                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     116694865                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        92060                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4575656                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        84072                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3541502                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3535716                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        89670                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    124242549                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        15926                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     22520167                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3659075                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8474                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         41562                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1943                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1061393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       602488                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1663881                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    114880000                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     20264892                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1474801                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   87                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            23892227                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17463827                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3627335                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.428491                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             113430107                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            113403894                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         68628927                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        149517321                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.422985                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.459003                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     90373500                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    101749937                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     22497108                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16712                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1559622                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    237918867                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.427667                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297386                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    200033615     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     14885973      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9562614      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      3009211      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4996034      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       974241      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       617996      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       565678      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3273505      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    237918867                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     90373500                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     101749937                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              21519509                       # Number of memory references committed
system.switch_cpus4.commit.loads             17944506                       # Number of loads committed
system.switch_cpus4.commit.membars               8338                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15611216                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         88921775                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1272576                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3273505                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           358892069                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          252038397                       # The number of ROB writes
system.switch_cpus4.timesIdled                4637620                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               26643142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           90373500                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            101749937                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     90373500                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.966616                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.966616                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.337084                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.337084                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       533984559                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      147771929                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      132796390                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16696                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus5.numCycles               268103159                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20758444                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16976014                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2025053                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8513257                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8179530                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2135917                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        89702                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    201438136                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             117835935                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20758444                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10315447                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24679530                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5888731                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5430334                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12385233                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2039302                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    235367449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.961273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       210687919     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1331054      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2107497      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3367606      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1393708      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1555624      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1664929      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1089889      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12169223      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    235367449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077427                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.439517                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       199574369                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7308879                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24603334                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        61879                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3818985                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3404359                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          468                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     143887527                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3024                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3818985                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       199872864                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1886174                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4540693                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24370603                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       878125                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     143807944                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        25791                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        246923                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       329176                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        44016                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    199670777                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    668988990                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    668988990                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    170466417                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        29204150                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        36468                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19982                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2637282                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13689355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7364556                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       222328                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1679531                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143630095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        36578                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        135946863                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       168466                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18127526                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     40532639                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3332                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    235367449                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.577594                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269981                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    178049546     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     23004042      9.77%     85.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12576229      5.34%     90.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8577580      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8025701      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2302946      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1800023      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       611105      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       420277      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    235367449                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31687     12.64%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         96293     38.40%     51.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       122792     48.97%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    113890548     83.78%     83.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2150953      1.58%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16482      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12560196      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7328684      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     135946863                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.507069                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             250772                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001845                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    507680413                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    161795709                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    133771046                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     136197635                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       410867                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2438136                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          412                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1551                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       212163                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8471                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3818985                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1201156                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       122497                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143666816                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         8409                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13689355                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7364556                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19971                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         90241                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1551                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1182148                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1157257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2339405                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    134016543                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11812632                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1930320                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  143                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19139545                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18861522                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7326913                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.499869                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             133771966                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            133771046                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         78210008                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        204326419                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.498954                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382770                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100131822                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    122736203                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20930699                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        33246                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2067788                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    231548464                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.530067                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.383388                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    181728134     78.48%     78.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     24127181     10.42%     88.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9391284      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5062583      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3786852      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2115803      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1306902      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1166930      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2862795      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    231548464                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100131822                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     122736203                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18403588                       # Number of memory references committed
system.switch_cpus5.commit.loads             11251200                       # Number of loads committed
system.switch_cpus5.commit.membars              16586                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17618403                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110594388                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2493373                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2862795                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           372351895                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          291153208                       # The number of ROB writes
system.switch_cpus5.timesIdled                3253287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               32735710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100131822                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            122736203                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100131822                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.677502                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.677502                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.373482                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.373482                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       604338292                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      185432933                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      134213555                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         33216                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               268103511                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19677719                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17571331                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1568739                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     13171140                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        12851309                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1182219                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        47588                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    207992508                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             111747146                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19677719                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     14033528                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24923009                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5135502                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4959623                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles           45                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         12584251                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1539758                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    241433148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.518618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.758250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       216510139     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3798907      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1919243      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3760801      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1206519      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3483960      1.44%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          549242      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          884169      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         9320168      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    241433148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073396                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.416806                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       205964153                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7035973                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24873448                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        20034                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3539536                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1857633                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18421                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     125012413                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        34786                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3539536                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       206195551                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4436450                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1877882                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24650665                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       733060                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     124836028                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          170                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         97277                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       562116                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    163621010                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    565785967                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    565785967                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    132790844                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30830161                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16756                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8472                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1680708                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     22513803                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3657938                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        24279                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       832197                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         124192672                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16815                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        116327603                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        75073                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     22322409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     45736430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    241433148                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.481821                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.094665                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    190431092     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     16036275      6.64%     85.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     17104480      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9896701      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      5104616      2.11%     98.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1279803      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1515733      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        35196      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        29252      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    241433148                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         194744     57.34%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         79160     23.31%     80.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        65715     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     91224497     78.42%     78.42% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       912301      0.78%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8285      0.01%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     20555735     17.67%     96.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3626785      3.12%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     116327603                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.433891                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             339619                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002920                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    474503046                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    146532207                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    113378619                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     116667222                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        92269                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      4571857                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        84013                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3539536                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3583878                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        90008                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    124209574                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        16021                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     22513803                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3657938                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8470                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         41815                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1922                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1060961                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       601450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1662411                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    114851912                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     20259920                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1475691                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   87                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            23886477                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17460158                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3626557                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.428386                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             113404299                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            113378619                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         68616268                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        149471391                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.422891                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.459060                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     90356033                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    101729042                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     22485063                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16707                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1558885                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    237893612                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.427624                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.297352                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    200015870     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     14883638      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9560562      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      3009794      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4993411      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       973684      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       617519      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       565352      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3273782      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    237893612                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     90356033                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     101729042                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              21515868                       # Number of memory references committed
system.switch_cpus6.commit.loads             17941943                       # Number of loads committed
system.switch_cpus6.commit.membars               8336                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15608133                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         88903115                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1272188                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3273782                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           358833597                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          251970571                       # The number of ROB writes
system.switch_cpus6.timesIdled                4635995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               26670363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           90356033                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            101729042                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     90356033                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.967190                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.967190                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.337019                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.337019                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       533858945                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      147737083                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      132766844                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16690                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus7.numCycles               268103511                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21755626                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17802068                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2133010                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9153455                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8577275                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2250022                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        97299                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    209801730                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             121598500                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21755626                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10827297                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             25400569                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5799534                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5678468                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12835980                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2134097                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    244519631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       219119062     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1190491      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1885917      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2547740      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2624354      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2216764      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1238377      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1843743      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11853183      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    244519631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081146                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453551                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       207647182                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7851415                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         25353821                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        28722                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3638488                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3579522                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     149232644                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1963                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3638488                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       208218650                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1539039                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4995109                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24817876                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1310466                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     149175348                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          177                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        191796                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       563869                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    208170278                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    693946899                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    693946899                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    180723211                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27447067                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        37437                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19671                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3895375                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13978141                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7568417                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        88231                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1771958                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         148993244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        37574                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        141610381                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        19468                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16285191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38821306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1741                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    244519631                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579137                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270393                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    184586644     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     24649523     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12493718      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9411209      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7394527      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2984997      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1886529      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       982344      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       130140      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    244519631                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          26390     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         86183     36.59%     47.80% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       122943     52.20%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    119106901     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2108451      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17763      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12833384      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7543882      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     141610381                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528193                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             235516                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    527995377                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    165316590                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    139476665                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     141845897                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       286691                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2237714                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          584                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        99555                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3638488                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1225239                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       127974                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    149030966                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        54591                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13978141                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7568417                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19674                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        107868                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          584                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1244346                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1193575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2437921                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    139645763                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     12076205                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1964618                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  148                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            19619795                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19851175                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7543590                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.520865                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             139476913                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            139476665                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         80063936                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        215734150                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520234                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371123                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    105349912                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    129631813                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19399174                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        35833                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2159901                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    240881143                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538157                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386793                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    187710615     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26345653     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9964361      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4744513      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3996243      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2296614      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      2011429      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       906437      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2905278      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    240881143                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    105349912                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     129631813                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19209289                       # Number of memory references committed
system.switch_cpus7.commit.loads             11740427                       # Number of loads committed
system.switch_cpus7.commit.membars              17876                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18693117                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        116796692                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2669402                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2905278                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           387006124                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          301700523                       # The number of ROB writes
system.switch_cpus7.timesIdled                3181871                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               23583880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          105349912                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            129631813                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    105349912                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.544886                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.544886                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392945                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392945                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       628533866                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      194296553                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      138335973                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         35802                       # number of misc regfile writes
system.l20.replacements                         24231                       # number of replacements
system.l20.tagsinuse                      4095.563520                       # Cycle average of tags in use
system.l20.total_refs                          384166                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28327                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.561831                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.288013                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.821708                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2653.846730                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1394.607068                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009104                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002398                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.647912                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.340480                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        48681                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  48682                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14777                       # number of Writeback hits
system.l20.Writeback_hits::total                14777                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        48818                       # number of demand (read+write) hits
system.l20.demand_hits::total                   48819                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        48818                       # number of overall hits
system.l20.overall_hits::total                  48819                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24191                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24228                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24192                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24229                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24192                       # number of overall misses
system.l20.overall_misses::total                24229                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     31417597                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  12616158354                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    12647575951                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       310371                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       310371                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     31417597                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  12616468725                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     12647886322                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     31417597                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  12616468725                       # number of overall miss cycles
system.l20.overall_miss_latency::total    12647886322                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72872                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72910                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14777                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14777                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          138                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73010                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73048                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73010                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73048                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.331966                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.332300                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.007246                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.331352                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331686                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.331352                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331686                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 849124.243243                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 521522.812368                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 522023.111730                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       310371                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       310371                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 849124.243243                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 521514.084201                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 522014.376243                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 849124.243243                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 521514.084201                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 522014.376243                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4410                       # number of writebacks
system.l20.writebacks::total                     4410                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24191                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24228                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24192                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24229                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24192                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24229                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     28758644                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10878467109                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10907225753                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       238571                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       238571                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     28758644                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10878705680                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10907464324                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     28758644                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10878705680                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10907464324                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.331966                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.332300                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.331352                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331686                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.331352                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331686                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 777260.648649                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 449690.674590                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 450190.925912                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       238571                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       238571                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 777260.648649                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 449681.947751                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 450182.191754                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 777260.648649                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 449681.947751                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 450182.191754                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6645                       # number of replacements
system.l21.tagsinuse                      4095.183539                       # Cycle average of tags in use
system.l21.total_refs                          289790                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10741                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.979797                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          121.074006                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.841306                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2287.098643                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1672.169584                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029559                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003623                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.558374                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.408245                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999801                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        31557                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31559                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10027                       # number of Writeback hits
system.l21.Writeback_hits::total                10027                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          222                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  222                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        31779                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31781                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        31779                       # number of overall hits
system.l21.overall_hits::total                  31781                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6611                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6645                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6611                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6645                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6611                       # number of overall misses
system.l21.overall_misses::total                 6645                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     52661440                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3111167163                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3163828603                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     52661440                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3111167163                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3163828603                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     52661440                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3111167163                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3163828603                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        38168                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              38204                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10027                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10027                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          222                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              222                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        38390                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               38426                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        38390                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              38426                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.173208                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.173935                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.172206                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.172930                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.172206                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.172930                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1548865.882353                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 470604.623052                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 476121.685929                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1548865.882353                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 470604.623052                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 476121.685929                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1548865.882353                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 470604.623052                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 476121.685929                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3877                       # number of writebacks
system.l21.writebacks::total                     3877                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6611                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6645                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6611                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6645                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6611                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6645                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     50208990                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2635749801                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2685958791                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     50208990                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2635749801                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2685958791                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     50208990                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2635749801                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2685958791                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.173208                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.173935                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.172206                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.172930                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.172206                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.172930                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst      1476735                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 398691.544547                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 404207.493002                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst      1476735                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 398691.544547                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 404207.493002                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst      1476735                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 398691.544547                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 404207.493002                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8892                       # number of replacements
system.l22.tagsinuse                      4095.364262                       # Cycle average of tags in use
system.l22.total_refs                          304867                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12985                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.478398                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.605823                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.424590                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2520.303219                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1485.030629                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019191                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002789                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.615308                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.362556                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        34017                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34019                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10544                       # number of Writeback hits
system.l22.Writeback_hits::total                10544                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          164                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  164                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        34181                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34183                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        34181                       # number of overall hits
system.l22.overall_hits::total                  34183                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8851                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8890                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8851                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8890                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8851                       # number of overall misses
system.l22.overall_misses::total                 8890                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     32397623                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3969149607                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4001547230                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     32397623                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3969149607                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4001547230                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     32397623                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3969149607                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4001547230                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42868                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42909                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10544                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10544                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          164                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              164                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        43032                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               43073                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        43032                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              43073                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.206471                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.207183                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.205684                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.206394                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.205684                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.206394                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 830708.282051                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 448440.809739                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 450117.798650                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 830708.282051                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 448440.809739                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 450117.798650                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 830708.282051                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 448440.809739                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 450117.798650                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4673                       # number of writebacks
system.l22.writebacks::total                     4673                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8851                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8890                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8851                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8890                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8851                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8890                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     29597423                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3333447706                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3363045129                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     29597423                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3333447706                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3363045129                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     29597423                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3333447706                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3363045129                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.206471                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.207183                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.205684                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.206394                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.205684                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.206394                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 758908.282051                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 376618.202011                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 378295.290101                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 758908.282051                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 376618.202011                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 378295.290101                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 758908.282051                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 376618.202011                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 378295.290101                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         14262                       # number of replacements
system.l23.tagsinuse                      4095.461382                       # Cycle average of tags in use
system.l23.total_refs                          406539                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18355                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.148679                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           84.325077                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.019969                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2797.514818                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1205.601518                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020587                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001958                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.682987                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.294336                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        42749                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  42750                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24224                       # number of Writeback hits
system.l23.Writeback_hits::total                24224                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          159                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        42908                       # number of demand (read+write) hits
system.l23.demand_hits::total                   42909                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        42908                       # number of overall hits
system.l23.overall_hits::total                  42909                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        14212                       # number of ReadReq misses
system.l23.ReadReq_misses::total                14250                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            8                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        14220                       # number of demand (read+write) misses
system.l23.demand_misses::total                 14258                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        14220                       # number of overall misses
system.l23.overall_misses::total                14258                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     38035705                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   7147301198                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     7185336903                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      3652622                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      3652622                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     38035705                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   7150953820                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      7188989525                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     38035705                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   7150953820                       # number of overall miss cycles
system.l23.overall_miss_latency::total     7188989525                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        56961                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              57000                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24224                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24224                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          167                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              167                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        57128                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               57167                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        57128                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              57167                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.249504                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.250000                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.047904                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.047904                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.248915                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.249410                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.248915                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.249410                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 502906.079229                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 504234.168632                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 456577.750000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 456577.750000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 502880.015471                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 504207.429163                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1000939.605263                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 502880.015471                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 504207.429163                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8634                       # number of writebacks
system.l23.writebacks::total                     8634                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        14212                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           14250                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            8                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        14220                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            14258                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        14220                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           14258                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   6126104031                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   6161408361                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      3077224                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      3077224                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   6129181255                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   6164485585                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     35304330                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   6129181255                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   6164485585                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.249504                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.047904                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.047904                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.248915                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.249410                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.248915                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.249410                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 431051.507951                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 432379.534105                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       384653                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       384653                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 431025.404712                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 432352.755295                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 929061.315789                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 431025.404712                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 432352.755295                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         15297                       # number of replacements
system.l24.tagsinuse                      4095.804762                       # Cycle average of tags in use
system.l24.total_refs                          222302                       # Total number of references to valid blocks.
system.l24.sampled_refs                         19393                       # Sample count of references to valid blocks.
system.l24.avg_refs                         11.463002                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           52.249654                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     7.390072                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2967.617963                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1068.547073                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.012756                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001804                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.724516                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.260876                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        41211                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  41212                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            7196                       # number of Writeback hits
system.l24.Writeback_hits::total                 7196                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           75                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   75                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        41286                       # number of demand (read+write) hits
system.l24.demand_hits::total                   41287                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        41286                       # number of overall hits
system.l24.overall_hits::total                  41287                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        15263                       # number of ReadReq misses
system.l24.ReadReq_misses::total                15297                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        15263                       # number of demand (read+write) misses
system.l24.demand_misses::total                 15297                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        15263                       # number of overall misses
system.l24.overall_misses::total                15297                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     30485296                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   6833995313                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     6864480609                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     30485296                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   6833995313                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      6864480609                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     30485296                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   6833995313                       # number of overall miss cycles
system.l24.overall_miss_latency::total     6864480609                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        56474                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              56509                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         7196                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             7196                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           75                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               75                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        56549                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               56584                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        56549                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              56584                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.270266                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.270700                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.269908                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.270341                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.269908                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.270341                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 896626.352941                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 447749.152395                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 448746.852912                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 896626.352941                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 447749.152395                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 448746.852912                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 896626.352941                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 447749.152395                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 448746.852912                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                2300                       # number of writebacks
system.l24.writebacks::total                     2300                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        15263                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           15297                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        15263                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            15297                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        15263                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           15297                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     28042777                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   5737456988                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   5765499765                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     28042777                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   5737456988                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   5765499765                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     28042777                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   5737456988                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   5765499765                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.270266                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.270700                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.269908                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.270341                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.269908                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.270341                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 824787.558824                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 375906.243071                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 376903.952736                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 824787.558824                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 375906.243071                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 376903.952736                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 824787.558824                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 375906.243071                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 376903.952736                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         24212                       # number of replacements
system.l25.tagsinuse                      4095.562776                       # Cycle average of tags in use
system.l25.total_refs                          384302                       # Total number of references to valid blocks.
system.l25.sampled_refs                         28308                       # Sample count of references to valid blocks.
system.l25.avg_refs                         13.575738                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.392225                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    10.066262                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2657.343726                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1390.760563                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009129                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002458                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.648766                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.339541                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999893                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        48746                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  48747                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           14847                       # number of Writeback hits
system.l25.Writeback_hits::total                14847                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          137                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  137                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        48883                       # number of demand (read+write) hits
system.l25.demand_hits::total                   48884                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        48883                       # number of overall hits
system.l25.overall_hits::total                  48884                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        24175                       # number of ReadReq misses
system.l25.ReadReq_misses::total                24212                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        24176                       # number of demand (read+write) misses
system.l25.demand_misses::total                 24213                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        24176                       # number of overall misses
system.l25.overall_misses::total                24213                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     35228085                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  12425006334                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    12460234419                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       263006                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       263006                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     35228085                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  12425269340                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     12460497425                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     35228085                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  12425269340                       # number of overall miss cycles
system.l25.overall_miss_latency::total    12460497425                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        72921                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              72959                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        14847                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            14847                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          138                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              138                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        73059                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               73097                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        73059                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              73097                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.331523                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.331858                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.007246                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.007246                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.330911                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.331245                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.330911                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.331245                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 952110.405405                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 513960.965212                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 514630.531100                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       263006                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       263006                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 952110.405405                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 513950.584878                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 514620.138975                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 952110.405405                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 513950.584878                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 514620.138975                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4414                       # number of writebacks
system.l25.writebacks::total                     4414                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        24175                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           24212                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        24176                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            24213                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        24176                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           24213                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     32571485                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  10688785121                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  10721356606                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       191206                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       191206                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     32571485                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  10688976327                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  10721547812                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     32571485                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  10688976327                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  10721547812                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.331523                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.331858                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.007246                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.330911                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.331245                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.330911                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.331245                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 880310.405405                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 442142.093940                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 442811.688667                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       191206                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       191206                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 880310.405405                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 442131.714386                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 442801.297320                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 880310.405405                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 442131.714386                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 442801.297320                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         15287                       # number of replacements
system.l26.tagsinuse                      4095.801846                       # Cycle average of tags in use
system.l26.total_refs                          222302                       # Total number of references to valid blocks.
system.l26.sampled_refs                         19383                       # Sample count of references to valid blocks.
system.l26.avg_refs                         11.468916                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           52.270253                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     6.507295                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2969.762936                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1067.261363                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.012761                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001589                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.725040                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.260562                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        41200                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  41201                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            7207                       # number of Writeback hits
system.l26.Writeback_hits::total                 7207                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           75                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   75                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        41275                       # number of demand (read+write) hits
system.l26.demand_hits::total                   41276                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        41275                       # number of overall hits
system.l26.overall_hits::total                  41276                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        15253                       # number of ReadReq misses
system.l26.ReadReq_misses::total                15287                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        15253                       # number of demand (read+write) misses
system.l26.demand_misses::total                 15287                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        15253                       # number of overall misses
system.l26.overall_misses::total                15287                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     35275848                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   6847312087                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     6882587935                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     35275848                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   6847312087                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      6882587935                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     35275848                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   6847312087                       # number of overall miss cycles
system.l26.overall_miss_latency::total     6882587935                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        56453                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              56488                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         7207                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             7207                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           75                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               75                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        56528                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               56563                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        56528                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              56563                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.270189                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.270624                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.269831                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.270265                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.269831                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.270265                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1037524.941176                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 448915.759982                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 450224.892719                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1037524.941176                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 448915.759982                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 450224.892719                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1037524.941176                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 448915.759982                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 450224.892719                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                2297                       # number of writebacks
system.l26.writebacks::total                     2297                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        15253                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           15287                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        15253                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            15287                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        15253                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           15287                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     32834261                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5751190490                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5784024751                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     32834261                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5751190490                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5784024751                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     32834261                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5751190490                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5784024751                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.270189                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.270624                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.269831                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.270265                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.269831                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.270265                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 965713.558824                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 377053.070871                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 378362.317721                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 965713.558824                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 377053.070871                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 378362.317721                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 965713.558824                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 377053.070871                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 378362.317721                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          8895                       # number of replacements
system.l27.tagsinuse                      4095.369859                       # Cycle average of tags in use
system.l27.total_refs                          304860                       # Total number of references to valid blocks.
system.l27.sampled_refs                         12988                       # Sample count of references to valid blocks.
system.l27.avg_refs                         23.472436                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.610154                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    11.618897                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2520.136614                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1485.004194                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019192                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002837                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.615268                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.362550                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        34011                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  34013                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10544                       # number of Writeback hits
system.l27.Writeback_hits::total                10544                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          163                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  163                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        34174                       # number of demand (read+write) hits
system.l27.demand_hits::total                   34176                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        34174                       # number of overall hits
system.l27.overall_hits::total                  34176                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         8855                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 8894                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         8855                       # number of demand (read+write) misses
system.l27.demand_misses::total                  8894                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         8855                       # number of overall misses
system.l27.overall_misses::total                 8894                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     30806767                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3969902471                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     4000709238                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     30806767                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3969902471                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      4000709238                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     30806767                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3969902471                       # number of overall miss cycles
system.l27.overall_miss_latency::total     4000709238                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        42866                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              42907                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10544                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10544                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          163                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              163                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        43029                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               43070                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        43029                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              43070                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.206574                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.207286                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.205791                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.206501                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.205791                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.206501                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 789917.102564                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 448323.260418                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 449821.142118                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 789917.102564                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 448323.260418                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 449821.142118                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 789917.102564                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 448323.260418                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 449821.142118                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4674                       # number of writebacks
system.l27.writebacks::total                     4674                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         8854                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            8893                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         8854                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             8893                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         8854                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            8893                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     28006290                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3333578478                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3361584768                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     28006290                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3333578478                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3361584768                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     28006290                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3333578478                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3361584768                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206551                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.207262                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.205768                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.206478                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.205768                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.206478                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       718110                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 376505.362322                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 378003.459800                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst       718110                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 376505.362322                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 378003.459800                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst       718110                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 376505.362322                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 378003.459800                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.043509                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012379797                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1917385.979167                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.043509                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059365                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.844621                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12371748                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12371748                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12371748                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12371748                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12371748                       # number of overall hits
system.cpu0.icache.overall_hits::total       12371748                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     39535352                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     39535352                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     39535352                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     39535352                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     39535352                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     39535352                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12371802                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12371802                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12371802                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12371802                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12371802                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12371802                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 732136.148148                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 732136.148148                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 732136.148148                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 732136.148148                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 732136.148148                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 732136.148148                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     31839228                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     31839228                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     31839228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     31839228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     31839228                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     31839228                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 837874.421053                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 837874.421053                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 837874.421053                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73010                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180701562                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73266                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2466.376791                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.195189                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.804811                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914825                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085175                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8579082                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8579082                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108664                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19727                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19727                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15687746                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15687746                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15687746                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15687746                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       186730                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186730                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          837                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       187567                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        187567                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       187567                       # number of overall misses
system.cpu0.dcache.overall_misses::total       187567                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42918422543                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42918422543                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     72459732                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     72459732                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42990882275                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42990882275                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42990882275                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42990882275                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8765812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8765812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15875313                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15875313                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15875313                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15875313                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021302                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021302                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011815                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011815                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011815                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011815                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 229842.138612                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 229842.138612                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 86570.767025                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86570.767025                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 229202.803665                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 229202.803665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 229202.803665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 229202.803665                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14777                       # number of writebacks
system.cpu0.dcache.writebacks::total            14777                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       113858                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       113858                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       114557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       114557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       114557                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       114557                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72872                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72872                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73010                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73010                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73010                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73010                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16015770408                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16015770408                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9217340                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9217340                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16024987748                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16024987748                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16024987748                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16024987748                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004599                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004599                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004599                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004599                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219779.481941                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 219779.481941                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66792.318841                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66792.318841                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 219490.312943                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 219490.312943                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 219490.312943                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 219490.312943                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.585072                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010338171                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2057715.215886                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.585072                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.057027                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786194                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12975651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12975651                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12975651                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12975651                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12975651                       # number of overall hits
system.cpu1.icache.overall_hits::total       12975651                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     80929262                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     80929262                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     80929262                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     80929262                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     80929262                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     80929262                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12975700                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12975700                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12975700                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12975700                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12975700                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12975700                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1651617.591837                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1651617.591837                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1651617.591837                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1651617.591837                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1651617.591837                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1651617.591837                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       852090                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs       284030                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     53076479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     53076479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     53076479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     53076479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     53076479                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     53076479                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1474346.638889                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1474346.638889                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1474346.638889                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1474346.638889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1474346.638889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1474346.638889                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38390                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164447256                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38646                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4255.220618                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.229248                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.770752                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911052                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088948                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10352385                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10352385                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7692792                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7692792                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20033                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20033                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18710                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18710                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18045177                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18045177                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18045177                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18045177                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        98764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        98764                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2253                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2253                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       101017                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        101017                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       101017                       # number of overall misses
system.cpu1.dcache.overall_misses::total       101017                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13706387409                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13706387409                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    145306194                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    145306194                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13851693603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13851693603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13851693603                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13851693603                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10451149                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10451149                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7695045                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7695045                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18146194                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18146194                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18146194                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18146194                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009450                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009450                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000293                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005567                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005567                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005567                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005567                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 138779.184814                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 138779.184814                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 64494.537949                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64494.537949                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 137122.401210                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 137122.401210                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 137122.401210                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 137122.401210                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10027                       # number of writebacks
system.cpu1.dcache.writebacks::total            10027                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        60596                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        60596                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2031                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2031                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        62627                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        62627                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        62627                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        62627                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38168                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38168                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          222                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          222                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38390                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38390                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38390                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38390                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5219678244                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5219678244                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     16232548                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     16232548                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5235910792                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5235910792                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5235910792                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5235910792                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 136755.351184                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 136755.351184                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 73119.585586                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73119.585586                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 136387.361084                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 136387.361084                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 136387.361084                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 136387.361084                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               514.967328                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007098088                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1951740.480620                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.967328                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064050                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.825268                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12834986                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12834986                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12834986                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12834986                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12834986                       # number of overall hits
system.cpu2.icache.overall_hits::total       12834986                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     37634451                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37634451                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     37634451                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37634451                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     37634451                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37634451                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12835040                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12835040                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12835040                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12835040                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12835040                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12835040                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 696934.277778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 696934.277778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 696934.277778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 696934.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 696934.277778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 696934.277778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     32893014                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32893014                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     32893014                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32893014                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     32893014                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32893014                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 802268.634146                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 802268.634146                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 802268.634146                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 802268.634146                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 802268.634146                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 802268.634146                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 43032                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166528571                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 43288                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3846.991568                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.571674                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.428326                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912389                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087611                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8833465                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8833465                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7434730                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7434730                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19590                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19590                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17903                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17903                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16268195                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16268195                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16268195                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16268195                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       137690                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       137690                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          973                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          973                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       138663                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        138663                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       138663                       # number of overall misses
system.cpu2.dcache.overall_misses::total       138663                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25318726990                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25318726990                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     81784341                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     81784341                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25400511331                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25400511331                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25400511331                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25400511331                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8971155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8971155                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7435703                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7435703                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17903                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17903                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16406858                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16406858                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16406858                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16406858                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015348                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015348                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008452                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008452                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008452                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008452                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 183882.104655                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 183882.104655                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84053.793422                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84053.793422                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 183181.608151                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 183181.608151                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 183181.608151                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 183181.608151                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10544                       # number of writebacks
system.cpu2.dcache.writebacks::total            10544                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        94822                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        94822                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          809                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          809                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        95631                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        95631                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        95631                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        95631                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42868                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42868                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          164                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        43032                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        43032                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        43032                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        43032                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6259576385                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6259576385                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10570965                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10570965                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6270147350                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6270147350                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6270147350                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6270147350                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004778                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004778                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002623                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002623                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146019.790636                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 146019.790636                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64457.103659                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64457.103659                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 145708.945668                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 145708.945668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 145708.945668                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 145708.945668                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               520.123998                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007984060                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1934710.287908                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.123998                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061096                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.833532                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12421614                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12421614                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12421614                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12421614                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12421614                       # number of overall hits
system.cpu3.icache.overall_hits::total       12421614                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     52126119                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     52126119                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     52126119                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     52126119                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     52126119                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     52126119                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12421664                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12421664                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12421664                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12421664                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12421664                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12421664                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1042522.380000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1042522.380000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1042522.380000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1042522.380000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     38448294                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     38448294                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     38448294                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     38448294                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 985853.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 985853.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 57128                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172300004                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 57384                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3002.579186                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.896326                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.103674                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913658                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086342                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8761299                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8761299                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7408820                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7408820                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17998                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17998                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17053                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17053                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16170119                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16170119                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16170119                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16170119                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       194961                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       194961                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5731                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5731                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       200692                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        200692                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       200692                       # number of overall misses
system.cpu3.dcache.overall_misses::total       200692                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  45594926770                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  45594926770                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2226273831                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2226273831                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  47821200601                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  47821200601                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  47821200601                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  47821200601                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8956260                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8956260                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7414551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7414551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17053                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17053                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16370811                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16370811                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16370811                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16370811                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021768                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021768                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000773                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000773                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012259                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012259                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012259                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012259                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 233866.910664                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 233866.910664                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 388461.670040                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 388461.670040                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238281.548846                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238281.548846                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238281.548846                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238281.548846                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     14620728                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             88                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 166144.636364                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24224                       # number of writebacks
system.cpu3.dcache.writebacks::total            24224                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       138000                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       138000                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5564                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5564                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       143564                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       143564                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       143564                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       143564                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        56961                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        56961                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          167                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          167                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        57128                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        57128                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        57128                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        57128                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  10072634510                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10072634510                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     14049707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     14049707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  10086684217                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10086684217                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  10086684217                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10086684217                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006360                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006360                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003490                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003490                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003490                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003490                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 176833.877741                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 176833.877741                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 84129.982036                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 84129.982036                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 176562.880146                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 176562.880146                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 176562.880146                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 176562.880146                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               559.415732                       # Cycle average of tags in use
system.cpu4.icache.total_refs               926405221                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1648407.866548                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.359807                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.055925                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055064                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.896500                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12586674                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12586674                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12586674                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12586674                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12586674                       # number of overall hits
system.cpu4.icache.overall_hits::total       12586674                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           50                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           50                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           50                       # number of overall misses
system.cpu4.icache.overall_misses::total           50                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     44223279                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     44223279                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     44223279                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     44223279                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     44223279                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     44223279                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12586724                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12586724                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12586724                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12586724                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12586724                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12586724                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 884465.580000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 884465.580000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 884465.580000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 884465.580000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 884465.580000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 884465.580000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     30854007                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     30854007                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     30854007                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     30854007                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     30854007                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     30854007                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 881543.057143                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 881543.057143                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 881543.057143                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 881543.057143                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 881543.057143                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 881543.057143                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 56549                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               224184894                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 56805                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3946.569739                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   201.776228                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    54.223772                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.788188                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.211812                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     18507995                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       18507995                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3557761                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3557761                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8403                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8403                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8348                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8348                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     22065756                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        22065756                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     22065756                       # number of overall hits
system.cpu4.dcache.overall_hits::total       22065756                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       194659                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       194659                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          362                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          362                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       195021                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        195021                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       195021                       # number of overall misses
system.cpu4.dcache.overall_misses::total       195021                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  45859344737                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  45859344737                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     31422137                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     31422137                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  45890766874                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  45890766874                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  45890766874                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  45890766874                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     18702654                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     18702654                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3558123                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3558123                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8348                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8348                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     22260777                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     22260777                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     22260777                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     22260777                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010408                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010408                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000102                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008761                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008761                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008761                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008761                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 235588.104002                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 235588.104002                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86801.483425                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86801.483425                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 235311.924736                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 235311.924736                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 235311.924736                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 235311.924736                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7196                       # number of writebacks
system.cpu4.dcache.writebacks::total             7196                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       138185                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       138185                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          287                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          287                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       138472                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       138472                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       138472                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       138472                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        56474                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        56474                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           75                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        56549                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        56549                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        56549                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        56549                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9661106527                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9661106527                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4922233                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4922233                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9666028760                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9666028760                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9666028760                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9666028760                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002540                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002540                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 171071.759164                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 171071.759164                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65629.773333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65629.773333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 170931.913208                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 170931.913208                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 170931.913208                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 170931.913208                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               527.202011                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1012393227                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1917411.414773                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.202011                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059619                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.844875                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12385178                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12385178                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12385178                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12385178                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12385178                       # number of overall hits
system.cpu5.icache.overall_hits::total       12385178                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     42150107                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     42150107                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     42150107                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     42150107                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     42150107                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     42150107                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12385233                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12385233                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12385233                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12385233                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12385233                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12385233                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 766365.581818                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 766365.581818                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 766365.581818                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 766365.581818                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 766365.581818                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 766365.581818                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           17                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           17                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     35618301                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     35618301                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     35618301                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     35618301                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     35618301                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     35618301                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 937323.710526                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 937323.710526                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 937323.710526                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 937323.710526                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 937323.710526                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 937323.710526                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 73057                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               180720234                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 73313                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2465.050318                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.197378                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.802622                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914834                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085166                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8588359                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8588359                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7117989                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7117989                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19776                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19776                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16608                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16608                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15706348                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15706348                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15706348                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15706348                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       186573                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       186573                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          841                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          841                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       187414                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        187414                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       187414                       # number of overall misses
system.cpu5.dcache.overall_misses::total       187414                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  42414928518                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  42414928518                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     72327612                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     72327612                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  42487256130                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  42487256130                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  42487256130                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  42487256130                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8774932                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8774932                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7118830                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7118830                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16608                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16608                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15893762                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15893762                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15893762                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15893762                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021262                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021262                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000118                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011792                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011792                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011792                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011792                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 227336.905758                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 227336.905758                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86001.916766                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86001.916766                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 226702.680323                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 226702.680323                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 226702.680323                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 226702.680323                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        14847                       # number of writebacks
system.cpu5.dcache.writebacks::total            14847                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       113652                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       113652                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          703                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          703                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       114355                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       114355                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       114355                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       114355                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        72921                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        72921                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          138                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        73059                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        73059                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        73059                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        73059                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  15828570871                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  15828570871                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9159939                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9159939                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  15837730810                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  15837730810                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  15837730810                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  15837730810                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004597                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004597                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004597                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004597                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 217064.643532                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 217064.643532                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66376.369565                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66376.369565                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 216780.010813                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 216780.010813                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 216780.010813                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 216780.010813                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               559.575279                       # Cycle average of tags in use
system.cpu6.icache.total_refs               926402749                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1648403.467972                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    34.519341                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.055938                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.055319                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.896755                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12584202                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12584202                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12584202                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12584202                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12584202                       # number of overall hits
system.cpu6.icache.overall_hits::total       12584202                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     48460826                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     48460826                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     48460826                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     48460826                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     48460826                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     48460826                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12584251                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12584251                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12584251                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12584251                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12584251                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12584251                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 988996.448980                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 988996.448980                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 988996.448980                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 988996.448980                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 988996.448980                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 988996.448980                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     35627103                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     35627103                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     35627103                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     35627103                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     35627103                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     35627103                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1017917.228571                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1017917.228571                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1017917.228571                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1017917.228571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1017917.228571                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1017917.228571                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 56528                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               224179260                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 56784                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3947.930051                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   201.246693                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    54.753307                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.786120                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.213880                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     18503439                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       18503439                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3556687                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3556687                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8402                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8402                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8345                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8345                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     22060126                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        22060126                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     22060126                       # number of overall hits
system.cpu6.dcache.overall_hits::total       22060126                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       194977                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       194977                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          363                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          363                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       195340                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        195340                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       195340                       # number of overall misses
system.cpu6.dcache.overall_misses::total       195340                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  46078254734                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  46078254734                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     31641876                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     31641876                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  46109896610                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  46109896610                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  46109896610                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  46109896610                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     18698416                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     18698416                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3557050                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3557050                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8345                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8345                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     22255466                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     22255466                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     22255466                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     22255466                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010427                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010427                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000102                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008777                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008777                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008777                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008777                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 236326.616647                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 236326.616647                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 87167.702479                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 87167.702479                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 236049.434883                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 236049.434883                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 236049.434883                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 236049.434883                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7207                       # number of writebacks
system.cpu6.dcache.writebacks::total             7207                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       138524                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       138524                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          288                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          288                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       138812                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       138812                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       138812                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       138812                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        56453                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        56453                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           75                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        56528                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        56528                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        56528                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        56528                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   9673061244                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9673061244                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4943228                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4943228                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   9678004472                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   9678004472                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9678004472                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9678004472                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002540                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002540                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 171347.160363                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 171347.160363                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65909.706667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65909.706667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 171207.268469                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 171207.268469                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 171207.268469                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 171207.268469                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               514.804438                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1007099030                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1951742.306202                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    39.804438                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.063789                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.825007                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12835928                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12835928                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12835928                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12835928                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12835928                       # number of overall hits
system.cpu7.icache.overall_hits::total       12835928                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     35751003                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     35751003                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     35751003                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     35751003                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     35751003                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     35751003                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12835980                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12835980                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12835980                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12835980                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12835980                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12835980                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 687519.288462                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 687519.288462                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 687519.288462                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 687519.288462                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 687519.288462                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 687519.288462                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31306781                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31306781                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31306781                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31306781                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31306781                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31306781                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 763580.024390                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 763580.024390                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 763580.024390                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 763580.024390                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 763580.024390                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 763580.024390                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 43029                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166525215                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 43285                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3847.180663                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.571032                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.428968                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912387                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087613                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8831386                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8831386                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7433509                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7433509                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19536                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19536                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17901                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17901                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     16264895                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        16264895                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     16264895                       # number of overall hits
system.cpu7.dcache.overall_hits::total       16264895                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       137554                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       137554                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          965                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          965                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       138519                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        138519                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       138519                       # number of overall misses
system.cpu7.dcache.overall_misses::total       138519                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  25382463889                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  25382463889                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     81111365                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     81111365                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  25463575254                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  25463575254                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  25463575254                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  25463575254                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8968940                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8968940                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7434474                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7434474                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17901                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17901                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     16403414                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     16403414                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     16403414                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     16403414                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015337                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015337                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008445                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008445                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008445                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008445                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 184527.268484                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 184527.268484                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84053.227979                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84053.227979                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 183827.310723                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 183827.310723                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 183827.310723                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 183827.310723                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10544                       # number of writebacks
system.cpu7.dcache.writebacks::total            10544                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        94688                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        94688                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          802                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          802                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        95490                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        95490                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        95490                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        95490                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        42866                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        42866                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        43029                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        43029                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        43029                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        43029                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6259951091                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6259951091                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10513737                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10513737                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6270464828                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6270464828                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6270464828                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6270464828                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002623                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002623                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146035.344819                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146035.344819                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64501.453988                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64501.453988                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 145726.482791                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 145726.482791                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 145726.482791                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 145726.482791                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
