Timing Analyzer report for DE2_Audio_Example
Mon Mar 25 11:47:34 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 13. Slow 1200mV 85C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 26. Slow 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 27. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 28. Slow 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 29. Slow 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 30. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 38. Fast 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 39. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 40. Fast 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 41. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 42. Fast 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; DE2_Audio_Example                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; 80.000 ; 12.5 MHz   ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0] ; { Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] } ;
; avconf:avc|LUT_INDEX[1]                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|LUT_INDEX[1] }                                  ;
; avconf:avc|mI2C_CTRL_CLK                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|mI2C_CTRL_CLK }                                 ;
; CLOCK_50                                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                             ;
+------------+-----------------+--------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note ;
+------------+-----------------+--------------------------+------+
; 124.25 MHz ; 124.25 MHz      ; avconf:avc|LUT_INDEX[1]  ;      ;
; 142.98 MHz ; 142.98 MHz      ; CLOCK_50                 ;      ;
; 233.64 MHz ; 233.64 MHz      ; avconf:avc|mI2C_CTRL_CLK ;      ;
+------------+-----------------+--------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary               ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|LUT_INDEX[1]  ; -4.880 ; -60.332       ;
; avconf:avc|mI2C_CTRL_CLK ; -3.280 ; -131.451      ;
; CLOCK_50                 ; -1.328 ; -1.328        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary               ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; 0.249 ; 0.000         ;
; CLOCK_50                 ; 0.347 ; 0.000         ;
; avconf:avc|LUT_INDEX[1]  ; 0.365 ; 0.000         ;
+--------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; -1.285 ; -74.530       ;
; avconf:avc|LUT_INDEX[1]  ; 0.376  ; 0.000         ;
; CLOCK_50                 ; 9.629  ; 0.000         ;
+--------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                   ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -4.880 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.879      ; 5.064      ;
; -4.013 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.035      ; 5.027      ;
; -3.987 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.880      ; 4.983      ;
; -3.971 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.037      ; 4.995      ;
; -3.919 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.879      ; 4.913      ;
; -3.898 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.886      ; 4.901      ;
; -3.840 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.880      ; 5.009      ;
; -3.831 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.875      ; 4.814      ;
; -3.796 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.708      ; 6.635      ;
; -3.692 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.875      ; 4.872      ;
; -3.665 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.883      ; 4.679      ;
; -3.660 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.708      ; 6.499      ;
; -3.640 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.704      ; 5.649      ;
; -3.627 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.877      ; 4.795      ;
; -3.616 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.708      ; 6.455      ;
; -3.524 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.965      ; 7.526      ;
; -3.485 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.883      ; 4.486      ;
; -3.484 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.862      ; 6.333      ;
; -3.431 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.699      ; 6.263      ;
; -3.430 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.860      ; 6.269      ;
; -3.356 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.884      ; 4.355      ;
; -3.309 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.711      ; 6.137      ;
; -3.307 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.707      ; 6.129      ;
; -3.299 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.884      ; 4.488      ;
; -3.289 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.699      ; 6.121      ;
; -3.275 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.705      ; 6.096      ;
; -3.244 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.699      ; 6.076      ;
; -3.235 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.700      ; 6.043      ;
; -3.218 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.704      ; 5.227      ;
; -3.174 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.707      ; 5.996      ;
; -3.171 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.704      ; 5.990      ;
; -3.140 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.709      ; 6.154      ;
; -3.138 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.705      ; 5.959      ;
; -3.136 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.882      ; 4.133      ;
; -3.126 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.702      ; 6.119      ;
; -3.117 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.705      ; 6.111      ;
; -3.113 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.707      ; 5.935      ;
; -3.028 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.705      ; 6.022      ;
; -3.014 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.874      ; 4.021      ;
; -3.002 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.965      ; 7.504      ;
; -2.961 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.709      ; 5.975      ;
; -2.944 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.700      ; 5.752      ;
; -2.876 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.709      ; 5.890      ;
; -2.874 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.702      ; 5.867      ;
; -2.844 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.709      ; 5.858      ;
; -2.804 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.704      ; 4.813      ;
; -2.798 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.860      ; 5.637      ;
; -2.760 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.704      ; 4.769      ;
; -2.715 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.969      ; 7.547      ;
; -2.670 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.968      ; 7.485      ;
; -2.665 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.708      ; 5.491      ;
; -2.656 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.966      ; 7.470      ;
; -2.596 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.708      ; 5.435      ;
; -2.590 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.709      ; 5.414      ;
; -2.585 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.972      ; 7.406      ;
; -2.576 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.961      ; 7.377      ;
; -2.576 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.965      ; 7.388      ;
; -2.574 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.121      ; 7.406      ;
; -2.553 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.966      ; 7.540      ;
; -2.531 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.123      ; 7.373      ;
; -2.525 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.860      ; 5.364      ;
; -2.496 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.862      ; 5.345      ;
; -2.456 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.704      ; 5.275      ;
; -2.452 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.960      ; 7.277      ;
; -2.430 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.711      ; 5.258      ;
; -2.428 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.969      ; 7.247      ;
; -2.427 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.963      ; 7.413      ;
; -2.334 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.709      ; 5.158      ;
; -2.320 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.970      ; 7.327      ;
; -2.309 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.970      ; 7.126      ;
; -2.289 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.961      ; 7.287      ;
; -2.190 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.972      ; 7.511      ;
; -2.189 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.966      ; 7.503      ;
; -2.188 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.969      ; 7.520      ;
; -2.182 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.968      ; 7.497      ;
; -2.178 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.700      ; 5.183      ;
; -2.123 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.961      ; 7.424      ;
; -2.105 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.705      ; 4.926      ;
; -2.102 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.699      ; 4.934      ;
; -2.092 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.123      ; 7.434      ;
; -2.070 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.965      ; 7.382      ;
; -2.061 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.704      ; 4.880      ;
; -2.043 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.121      ; 7.375      ;
; -2.041 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.707      ; 4.863      ;
; -2.028 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.708      ; 4.854      ;
; -2.027 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.700      ; 5.032      ;
; -2.016 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.963      ; 7.502      ;
; -2.008 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.966      ; 7.495      ;
; -1.979 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.960      ; 7.304      ;
; -1.979 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.969      ; 7.298      ;
; -1.968 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.709      ; 4.792      ;
; -1.935 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.700      ; 4.940      ;
; -1.919 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.711      ; 4.747      ;
; -1.883 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.700      ; 4.691      ;
; -1.879 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.708      ; 4.705      ;
; -1.875 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.862      ; 4.724      ;
; -1.872 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.711      ; 4.700      ;
; -1.867 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.705      ; 4.688      ;
; -1.864 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.705      ; 4.858      ;
; -1.847 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.961      ; 7.345      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                  ;
+--------+--------------------------------------------+-------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                             ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -3.280 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.933     ; 2.345      ;
; -3.280 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.933     ; 2.345      ;
; -3.280 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.933     ; 2.345      ;
; -3.280 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.933     ; 2.345      ;
; -3.114 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 4.035      ;
; -3.039 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.959      ;
; -2.973 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.935     ; 2.036      ;
; -2.956 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.642      ; 5.596      ;
; -2.955 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.047     ; 3.906      ;
; -2.955 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.047     ; 3.906      ;
; -2.955 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.047     ; 3.906      ;
; -2.951 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 3.906      ;
; -2.943 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.935     ; 2.006      ;
; -2.881 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.641      ; 5.520      ;
; -2.841 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.935     ; 1.904      ;
; -2.811 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.935     ; 1.874      ;
; -2.803 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.722      ;
; -2.757 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.642      ; 5.397      ;
; -2.756 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.047     ; 3.707      ;
; -2.756 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.047     ; 3.707      ;
; -2.756 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.047     ; 3.707      ;
; -2.755 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.674      ;
; -2.752 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 3.707      ;
; -2.746 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.664      ;
; -2.732 ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.651      ;
; -2.682 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.641      ; 5.321      ;
; -2.678 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.644      ; 5.320      ;
; -2.668 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.587      ;
; -2.664 ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.644      ; 5.306      ;
; -2.649 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.644      ; 5.291      ;
; -2.534 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.453      ;
; -2.534 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.453      ;
; -2.534 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.453      ;
; -2.534 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.453      ;
; -2.534 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.453      ;
; -2.534 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[18] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.453      ;
; -2.471 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.390      ;
; -2.471 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.390      ;
; -2.471 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.390      ;
; -2.471 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.390      ;
; -2.471 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.390      ;
; -2.471 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[18] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.390      ;
; -2.441 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 3.366      ;
; -2.441 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[7]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 3.366      ;
; -2.416 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_GO                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.640      ; 5.054      ;
; -2.416 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mSetup_ST.0010           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.640      ; 5.054      ;
; -2.416 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mSetup_ST.0001           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.640      ; 5.054      ;
; -2.416 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mSetup_ST.0000           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.640      ; 5.054      ;
; -2.416 ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.336      ;
; -2.397 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.316      ;
; -2.397 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.316      ;
; -2.397 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.316      ;
; -2.397 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.316      ;
; -2.397 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.316      ;
; -2.397 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[18] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.316      ;
; -2.372 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.291      ;
; -2.350 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[14]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.272      ;
; -2.350 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[8]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.272      ;
; -2.340 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_GO                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.640      ; 4.978      ;
; -2.340 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mSetup_ST.0010           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.640      ; 4.978      ;
; -2.340 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mSetup_ST.0001           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.640      ; 4.978      ;
; -2.340 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mSetup_ST.0000           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.640      ; 4.978      ;
; -2.334 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 3.245      ;
; -2.334 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 3.245      ;
; -2.334 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 3.245      ;
; -2.318 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[12]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.236      ;
; -2.318 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.236      ;
; -2.313 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[9]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.229      ;
; -2.313 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[6]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 3.229      ;
; -2.308 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SCLK   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.226      ;
; -2.308 ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.235      ;
; -2.304 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 3.215      ;
; -2.304 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 3.215      ;
; -2.304 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 3.215      ;
; -2.292 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 3.204      ;
; -2.290 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.214      ;
; -2.290 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.214      ;
; -2.286 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.205      ;
; -2.286 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.205      ;
; -2.286 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.205      ;
; -2.286 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.205      ;
; -2.286 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.205      ;
; -2.286 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[18] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.205      ;
; -2.284 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.203      ;
; -2.284 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.203      ;
; -2.284 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.203      ;
; -2.284 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.203      ;
; -2.284 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.203      ;
; -2.284 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD[18] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.203      ;
; -2.278 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[18]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.201      ;
; -2.278 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.201      ;
; -2.278 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[15]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.201      ;
; -2.278 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[13]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.201      ;
; -2.277 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[11]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.198      ;
; -2.277 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.198      ;
; -2.276 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SCLK   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.194      ;
; -2.267 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.084     ; 3.181      ;
; -2.267 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.084     ; 3.181      ;
; -2.258 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.086     ; 3.170      ;
; -2.241 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.646      ; 4.885      ;
+--------+--------------------------------------------+-------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.328 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                         ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.950      ; 4.998      ;
; -0.849 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                         ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.950      ; 5.019      ;
; 13.006 ; snd                                                                                                                                                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.299      ; 7.331      ;
; 13.577 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.003      ; 6.464      ;
; 13.807 ; avconf:avc|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.112      ;
; 13.903 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.003      ; 6.138      ;
; 13.992 ; snd                                                                                                                                                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.297      ; 6.343      ;
; 14.173 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 5.461      ;
; 14.357 ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 5.562      ;
; 14.358 ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 5.561      ;
; 14.407 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.376     ; 5.215      ;
; 14.417 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 5.217      ;
; 14.520 ; avconf:avc|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 5.399      ;
; 14.597 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.378     ; 5.023      ;
; 14.708 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 4.926      ;
; 14.740 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 4.894      ;
; 14.742 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.376     ; 4.880      ;
; 14.765 ; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.155      ;
; 14.774 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.376     ; 4.848      ;
; 14.787 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 4.847      ;
; 14.822 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 4.812      ;
; 14.838 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.383     ; 4.777      ;
; 14.838 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.383     ; 4.777      ;
; 14.839 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.383     ; 4.776      ;
; 14.854 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.366     ; 4.778      ;
; 14.981 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 4.653      ;
; 15.006 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 4.628      ;
; 15.010 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.376     ; 4.612      ;
; 15.014 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.376     ; 4.608      ;
; 15.018 ; avconf:avc|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 4.901      ;
; 15.020 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.376     ; 4.602      ;
; 15.024 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.376     ; 4.598      ;
; 15.032 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 4.602      ;
; 15.048 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.376     ; 4.574      ;
; 15.050 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.376     ; 4.572      ;
; 15.085 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.383     ; 4.530      ;
; 15.089 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.080     ; 4.829      ;
; 15.106 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 4.528      ;
; 15.113 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 4.521      ;
; 15.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 4.493      ;
; 15.145 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 4.489      ;
; 15.148 ; avconf:avc|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 4.771      ;
; 15.175 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 4.745      ;
; 15.175 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 4.745      ;
; 15.175 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 4.745      ;
; 15.175 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 4.745      ;
; 15.175 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 4.745      ;
; 15.175 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 4.745      ;
; 15.213 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.378     ; 4.407      ;
; 15.213 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.378     ; 4.407      ;
; 15.227 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.378     ; 4.393      ;
; 15.242 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.366     ; 4.390      ;
; 15.242 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.378     ; 4.378      ;
; 15.243 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.378     ; 4.377      ;
; 15.265 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.366     ; 4.367      ;
; 15.279 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.378     ; 4.341      ;
; 15.281 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 4.353      ;
; 15.285 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.385     ; 4.328      ;
; 15.288 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.385     ; 4.325      ;
; 15.288 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.366     ; 4.344      ;
; 15.288 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.376     ; 4.334      ;
; 15.288 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.378     ; 4.332      ;
; 15.306 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.080     ; 4.612      ;
; 15.307 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.385     ; 4.306      ;
; 15.307 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.366     ; 4.325      ;
; 15.308 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.376     ; 4.314      ;
; 15.316 ; avconf:avc|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 4.603      ;
; 15.334 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.086     ; 4.578      ;
; 15.334 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.086     ; 4.578      ;
; 15.334 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.086     ; 4.578      ;
; 15.334 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.086     ; 4.578      ;
; 15.334 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.086     ; 4.578      ;
; 15.334 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.086     ; 4.578      ;
; 15.334 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.086     ; 4.578      ;
; 15.337 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.376     ; 4.285      ;
; 15.340 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.366     ; 4.292      ;
; 15.341 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.366     ; 4.291      ;
; 15.346 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.364     ; 4.288      ;
; 15.346 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.366     ; 4.286      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.347 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.061     ; 4.590      ;
; 15.349 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.376     ; 4.273      ;
; 15.350 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.385     ; 4.263      ;
; 15.363 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.378     ; 4.257      ;
; 15.366 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.080     ; 4.552      ;
; 15.366 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.080     ; 4.552      ;
; 15.366 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.080     ; 4.552      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.249 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.086      ; 4.773      ;
; 0.320 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[18]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.088      ; 4.846      ;
; 0.338 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.085      ; 4.861      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.523 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.087      ; 5.048      ;
; 0.523 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.087      ; 5.048      ;
; 0.546 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.084      ; 5.068      ;
; 0.546 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.084      ; 5.068      ;
; 0.546 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.084      ; 5.068      ;
; 0.546 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.084      ; 5.068      ;
; 0.572 ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.837      ;
; 0.574 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.839      ;
; 0.594 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.088      ; 5.120      ;
; 0.594 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.088      ; 5.120      ;
; 0.594 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.088      ; 5.120      ;
; 0.594 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.086      ; 5.118      ;
; 0.594 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.086      ; 5.118      ;
; 0.601 ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; avconf:avc|mI2C_DATA[18]                   ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.868      ;
; 0.605 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.089      ; 5.132      ;
; 0.605 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.089      ; 5.132      ;
; 0.617 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.882      ;
; 0.618 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.882      ;
; 0.623 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.888      ;
; 0.625 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.890      ;
; 0.636 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.083      ; 5.157      ;
; 0.636 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.083      ; 5.157      ;
; 0.637 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.080      ; 5.155      ;
; 0.637 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.080      ; 5.155      ;
; 0.646 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.261      ; 3.345      ;
; 0.646 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.261      ; 3.345      ;
; 0.646 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.261      ; 3.345      ;
; 0.646 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.261      ; 3.345      ;
; 0.673 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.087      ; 5.198      ;
; 0.673 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.087      ; 5.198      ;
; 0.687 ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.952      ;
; 0.691 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.956      ;
; 0.691 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.956      ;
; 0.693 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.958      ;
; 0.696 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.961      ;
; 0.699 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.964      ;
; 0.699 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.964      ;
; 0.702 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.967      ;
; 0.715 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.980      ;
; 0.725 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.990      ;
; 0.726 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.090      ; 5.254      ;
; 0.726 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.090      ; 5.254      ;
; 0.730 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.959      ;
; 0.743 ; avconf:avc|LUT_DATA[0]                     ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.880     ; 0.069      ;
; 0.744 ; avconf:avc|LUT_DATA[3]                     ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.881     ; 0.069      ;
; 0.744 ; avconf:avc|LUT_DATA[6]                     ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.881     ; 0.069      ;
; 0.752 ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.017      ;
; 0.756 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.985      ;
; 0.765 ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.029      ;
; 0.783 ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.048      ;
; 0.827 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.086      ; 4.851      ;
; 0.859 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.124      ;
; 0.880 ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.086      ; 1.152      ;
; 0.885 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.114      ;
; 0.900 ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.129      ;
; 0.900 ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.169      ;
; 0.907 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.085      ; 4.930      ;
; 0.943 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[18]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.088      ; 4.969      ;
; 0.968 ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.230      ;
; 1.005 ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.268      ;
; 1.010 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.275      ;
; 1.016 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.281      ;
; 1.022 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.287      ;
; 1.023 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.288      ;
; 1.025 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.294      ;
; 1.025 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.294      ;
; 1.025 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.294      ;
; 1.025 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.294      ;
; 1.025 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.294      ;
; 1.025 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.294      ;
; 1.028 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.293      ;
; 1.029 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.294      ;
; 1.034 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.299      ;
; 1.036 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.301      ;
; 1.053 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.047      ; 1.286      ;
; 1.058 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.047      ; 1.291      ;
; 1.070 ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.335      ;
; 1.072 ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.337      ;
; 1.093 ; avconf:avc|LUT_DATA[4]                     ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.878     ; 0.421      ;
; 1.094 ; avconf:avc|LUT_DATA[14]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.878     ; 0.422      ;
; 1.094 ; avconf:avc|LUT_DATA[10]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.879     ; 0.421      ;
; 1.095 ; avconf:avc|LUT_DATA[1]                     ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.880     ; 0.421      ;
; 1.096 ; avconf:avc|LUT_DATA[13]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.880     ; 0.422      ;
; 1.097 ; avconf:avc|LUT_DATA[7]                     ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.882     ; 0.421      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.347 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.017      ;
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.023      ;
; 0.360 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.017      ;
; 0.366 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.023      ;
; 0.367 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.024      ;
; 0.379 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.036      ;
; 0.383 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.040      ;
; 0.385 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.055      ;
; 0.389 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.059      ;
; 0.390 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.055      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.061      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.056      ;
; 0.393 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.050      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.054      ;
; 0.399 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.064      ;
; 0.401 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.058      ;
; 0.401 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.068      ;
; 0.401 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.066      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.060      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                         ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.061      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                         ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; snd                                                                                                                                                                                                                                             ; snd                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.063      ;
; 0.406 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.063      ;
; 0.408 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.076      ;
; 0.413 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.078      ;
; 0.418 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.085      ;
; 0.421 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.088      ;
; 0.423 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.090      ;
; 0.425 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.092      ;
; 0.427 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.094      ;
; 0.428 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                          ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; delay_cnt[18]                                                                                                                                                                                                                                   ; delay_cnt[18]                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.694      ;
; 0.431 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                                                           ; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.697      ;
; 0.435 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.103      ;
; 0.438 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.103      ;
; 0.442 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.708      ;
; 0.443 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.709      ;
; 0.443 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.709      ;
; 0.450 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.718      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                   ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.365 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.174      ; 5.771      ;
; 0.698 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.333      ; 6.263      ;
; 0.948 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.174      ; 5.874      ;
; 0.949 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.335      ; 6.516      ;
; 0.984 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.168      ; 6.384      ;
; 1.028 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.175      ; 6.435      ;
; 1.043 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.182      ; 4.245      ;
; 1.046 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.171      ; 6.449      ;
; 1.052 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.024      ; 4.096      ;
; 1.079 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.172      ; 6.483      ;
; 1.087 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.184      ; 4.291      ;
; 1.093 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.166      ; 6.491      ;
; 1.118 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.027      ; 4.165      ;
; 1.139 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.184      ; 4.343      ;
; 1.154 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.184      ; 4.358      ;
; 1.155 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.166      ; 6.553      ;
; 1.174 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.020      ; 4.214      ;
; 1.186 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.020      ; 4.226      ;
; 1.188 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.015      ; 4.223      ;
; 1.188 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.020      ; 4.228      ;
; 1.204 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.019      ; 4.243      ;
; 1.207 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.165      ; 6.604      ;
; 1.212 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.024      ; 4.256      ;
; 1.233 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.182      ; 4.435      ;
; 1.238 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.015      ; 4.273      ;
; 1.240 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.175      ; 6.647      ;
; 1.242 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.182      ; 4.444      ;
; 1.244 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.014      ; 4.278      ;
; 1.256 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.014      ; 4.290      ;
; 1.266 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.023      ; 4.309      ;
; 1.271 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.020      ; 4.311      ;
; 1.275 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.024      ; 4.319      ;
; 1.276 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.182      ; 4.478      ;
; 1.280 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.333      ; 6.365      ;
; 1.285 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.015      ; 4.320      ;
; 1.288 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.017      ; 4.325      ;
; 1.288 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.027      ; 4.335      ;
; 1.293 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.017      ; 4.330      ;
; 1.296 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.024      ; 4.340      ;
; 1.302 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.023      ; 4.345      ;
; 1.306 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.019      ; 4.345      ;
; 1.317 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.019      ; 4.356      ;
; 1.329 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.014      ; 4.363      ;
; 1.333 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.171      ; 6.736      ;
; 1.342 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.027      ; 4.389      ;
; 1.349 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.021      ; 4.390      ;
; 1.350 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.017      ; 4.387      ;
; 1.352 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.020      ; 4.392      ;
; 1.354 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.023      ; 4.397      ;
; 1.355 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.023      ; 4.398      ;
; 1.356 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.027      ; 4.403      ;
; 1.356 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.174      ; 6.762      ;
; 1.380 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.024      ; 4.424      ;
; 1.392 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.019      ; 4.431      ;
; 1.418 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.017      ; 4.455      ;
; 1.418 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.178      ; 6.828      ;
; 1.424 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.023      ; 4.467      ;
; 1.427 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.170      ; 6.829      ;
; 1.429 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.021      ; 4.470      ;
; 1.430 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.015      ; 4.465      ;
; 1.430 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.015      ; 4.465      ;
; 1.433 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.020      ; 4.473      ;
; 1.439 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.020      ; 4.479      ;
; 1.440 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.174      ; 6.846      ;
; 1.444 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.335      ; 6.531      ;
; 1.446 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.015      ; 4.481      ;
; 1.519 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.015      ; 4.554      ;
; 1.527 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.015      ; 4.562      ;
; 1.548 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.024      ; 4.592      ;
; 1.557 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.175      ; 6.484      ;
; 1.565 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.168      ; 6.485      ;
; 1.614 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.172      ; 6.538      ;
; 1.622 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.023      ; 4.665      ;
; 1.624 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.171      ; 6.547      ;
; 1.626 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.024      ; 4.670      ;
; 1.627 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.014      ; 4.661      ;
; 1.664 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.166      ; 6.582      ;
; 1.707 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.165      ; 6.624      ;
; 1.713 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.166      ; 6.631      ;
; 1.723 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.267      ; 3.010      ;
; 1.757 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.175      ; 6.684      ;
; 1.782 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.021      ; 4.823      ;
; 1.820 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.171      ; 6.743      ;
; 1.835 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.263      ; 3.118      ;
; 1.859 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.020      ; 4.899      ;
; 1.860 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.174      ; 6.786      ;
; 1.872 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.170      ; 6.794      ;
; 1.895 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.174      ; 6.821      ;
; 1.917 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.184      ; 5.121      ;
; 1.925 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.021      ; 4.966      ;
; 1.931 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.178      ; 6.861      ;
; 1.950 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.272      ; 3.242      ;
; 1.961 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.023      ; 5.004      ;
; 1.963 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.275      ; 3.258      ;
; 1.974 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.023      ; 5.017      ;
; 1.977 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.023      ; 5.020      ;
; 2.001 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.024      ; 5.045      ;
; 2.092 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.271      ; 3.383      ;
; 2.213 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.023      ; 5.256      ;
; 2.272 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.023      ; 5.315      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                              ;
+------------+-----------------+--------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note ;
+------------+-----------------+--------------------------+------+
; 133.58 MHz ; 133.58 MHz      ; avconf:avc|LUT_INDEX[1]  ;      ;
; 152.93 MHz ; 152.93 MHz      ; CLOCK_50                 ;      ;
; 256.34 MHz ; 256.34 MHz      ; avconf:avc|mI2C_CTRL_CLK ;      ;
+------------+-----------------+--------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|LUT_INDEX[1]  ; -4.518 ; -56.142       ;
; avconf:avc|mI2C_CTRL_CLK ; -2.901 ; -116.454      ;
; CLOCK_50                 ; -1.195 ; -1.195        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; 0.148 ; 0.000         ;
; avconf:avc|LUT_INDEX[1]  ; 0.323 ; 0.000         ;
; CLOCK_50                 ; 0.353 ; 0.000         ;
+--------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; -1.285 ; -74.530       ;
; avconf:avc|LUT_INDEX[1]  ; 0.343  ; 0.000         ;
; CLOCK_50                 ; 9.649  ; 0.000         ;
+--------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -4.518 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.743      ; 4.699      ;
; -3.726 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.744      ; 4.669      ;
; -3.719 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.886      ; 4.680      ;
; -3.685 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.888      ; 4.653      ;
; -3.618 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.352      ; 6.181      ;
; -3.592 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.748      ; 4.539      ;
; -3.568 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.743      ; 4.508      ;
; -3.545 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.744      ; 4.634      ;
; -3.533 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.739      ; 4.464      ;
; -3.511 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.352      ; 6.074      ;
; -3.490 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.350      ; 5.278      ;
; -3.425 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.352      ; 5.988      ;
; -3.415 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.739      ; 4.513      ;
; -3.404 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.741      ; 4.492      ;
; -3.373 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.745      ; 4.329      ;
; -3.296 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.345      ; 5.840      ;
; -3.270 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.495      ; 5.845      ;
; -3.243 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.458      ; 6.852      ;
; -3.221 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.493      ; 5.789      ;
; -3.208 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.745      ; 4.152      ;
; -3.167 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.351      ; 5.715      ;
; -3.117 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.345      ; 5.661      ;
; -3.096 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.745      ; 4.038      ;
; -3.088 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.345      ; 5.632      ;
; -3.086 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.355      ; 5.640      ;
; -3.063 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.350      ; 4.851      ;
; -3.052 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.745      ; 4.156      ;
; -3.051 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.351      ; 5.601      ;
; -3.042 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.346      ; 5.580      ;
; -3.017 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.351      ; 5.565      ;
; -2.998 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.351      ; 5.694      ;
; -2.988 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.352      ; 5.699      ;
; -2.965 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.348      ; 5.660      ;
; -2.964 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.351      ; 5.512      ;
; -2.938 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.350      ; 5.485      ;
; -2.901 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.351      ; 5.451      ;
; -2.899 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.744      ; 3.840      ;
; -2.885 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.458      ; 6.994      ;
; -2.848 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.351      ; 5.544      ;
; -2.793 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.352      ; 5.504      ;
; -2.775 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.738      ; 3.712      ;
; -2.770 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.346      ; 5.308      ;
; -2.734 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.352      ; 5.445      ;
; -2.712 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.350      ; 4.500      ;
; -2.702 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.493      ; 5.270      ;
; -2.683 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.352      ; 5.394      ;
; -2.671 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.348      ; 5.366      ;
; -2.637 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.350      ; 4.425      ;
; -2.560 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.460      ; 6.944      ;
; -2.539 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.459      ; 6.908      ;
; -2.481 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.352      ; 5.030      ;
; -2.479 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.352      ; 5.030      ;
; -2.441 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.493      ; 5.009      ;
; -2.434 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.352      ; 4.997      ;
; -2.432 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.601      ; 6.821      ;
; -2.414 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.459      ; 6.785      ;
; -2.410 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.458      ; 6.778      ;
; -2.402 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.459      ; 6.919      ;
; -2.397 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.603      ; 6.793      ;
; -2.391 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.454      ; 6.750      ;
; -2.381 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.495      ; 4.956      ;
; -2.346 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.463      ; 6.721      ;
; -2.342 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.453      ; 6.707      ;
; -2.331 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.350      ; 4.878      ;
; -2.292 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.355      ; 4.846      ;
; -2.200 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.456      ; 6.716      ;
; -2.198 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.460      ; 6.730      ;
; -2.181 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.352      ; 4.730      ;
; -2.181 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.460      ; 6.553      ;
; -2.139 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.459      ; 7.010      ;
; -2.130 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.463      ; 7.005      ;
; -2.129 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.460      ; 7.013      ;
; -2.124 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.459      ; 6.993      ;
; -2.116 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.460      ; 6.486      ;
; -2.080 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.346      ; 4.785      ;
; -2.052 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.454      ; 6.911      ;
; -2.038 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.603      ; 6.934      ;
; -2.018 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.454      ; 6.544      ;
; -2.000 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.601      ; 6.889      ;
; -1.999 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.458      ; 6.867      ;
; -1.986 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.350      ; 4.533      ;
; -1.985 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.456      ; 7.001      ;
; -1.981 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.351      ; 4.531      ;
; -1.981 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.345      ; 4.525      ;
; -1.974 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.459      ; 6.991      ;
; -1.970 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.351      ; 4.518      ;
; -1.960 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.346      ; 4.665      ;
; -1.956 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.453      ; 6.821      ;
; -1.922 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.460      ; 6.794      ;
; -1.908 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.352      ; 4.459      ;
; -1.890 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.352      ; 4.439      ;
; -1.851 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.355      ; 4.405      ;
; -1.836 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.346      ; 4.541      ;
; -1.828 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.495      ; 4.403      ;
; -1.826 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.355      ; 4.380      ;
; -1.825 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.460      ; 6.857      ;
; -1.819 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.454      ; 6.845      ;
; -1.810 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.351      ; 4.360      ;
; -1.796 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.346      ; 4.334      ;
; -1.783 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.346      ; 4.488      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                   ;
+--------+--------------------------------------------+-------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                             ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -2.901 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.708     ; 2.192      ;
; -2.901 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.708     ; 2.192      ;
; -2.901 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.708     ; 2.192      ;
; -2.901 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.708     ; 2.192      ;
; -2.835 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.763      ;
; -2.761 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.688      ;
; -2.745 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.441      ; 5.185      ;
; -2.671 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.440      ; 5.110      ;
; -2.660 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 3.614      ;
; -2.660 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 3.614      ;
; -2.660 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 3.614      ;
; -2.654 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 3.614      ;
; -2.564 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.441      ; 5.004      ;
; -2.531 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.709     ; 1.821      ;
; -2.527 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.709     ; 1.817      ;
; -2.498 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.425      ;
; -2.490 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.440      ; 4.929      ;
; -2.479 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 3.433      ;
; -2.479 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 3.433      ;
; -2.479 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 3.433      ;
; -2.473 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 3.433      ;
; -2.469 ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 3.395      ;
; -2.419 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.346      ;
; -2.415 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.709     ; 1.705      ;
; -2.411 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.709     ; 1.701      ;
; -2.405 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 3.331      ;
; -2.404 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.443      ; 4.846      ;
; -2.398 ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.443      ; 4.840      ;
; -2.389 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.443      ; 4.831      ;
; -2.294 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.221      ;
; -2.283 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.210      ;
; -2.283 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.210      ;
; -2.283 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.210      ;
; -2.283 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.210      ;
; -2.283 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.210      ;
; -2.283 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[18] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.210      ;
; -2.226 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.153      ;
; -2.226 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.153      ;
; -2.226 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.153      ;
; -2.226 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.153      ;
; -2.226 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.153      ;
; -2.226 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[18] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.153      ;
; -2.195 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_GO                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.439      ; 4.633      ;
; -2.195 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mSetup_ST.0010           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.439      ; 4.633      ;
; -2.195 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mSetup_ST.0001           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.439      ; 4.633      ;
; -2.195 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mSetup_ST.0000           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.439      ; 4.633      ;
; -2.187 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.119      ;
; -2.187 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[7]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.119      ;
; -2.161 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.088      ;
; -2.161 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.088      ;
; -2.161 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.088      ;
; -2.161 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.088      ;
; -2.161 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.088      ;
; -2.161 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[18] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.088      ;
; -2.130 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_GO                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.439      ; 4.568      ;
; -2.130 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mSetup_ST.0010           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.439      ; 4.568      ;
; -2.130 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mSetup_ST.0001           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.439      ; 4.568      ;
; -2.130 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mSetup_ST.0000           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.439      ; 4.568      ;
; -2.112 ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.039      ;
; -2.098 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[14]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.026      ;
; -2.098 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[8]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.026      ;
; -2.093 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.445      ; 4.537      ;
; -2.093 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[7]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.445      ; 4.537      ;
; -2.088 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.007      ;
; -2.088 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.007      ;
; -2.088 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.007      ;
; -2.077 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.445      ; 4.521      ;
; -2.077 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[7]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.445      ; 4.521      ;
; -2.066 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.993      ;
; -2.063 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[12]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.988      ;
; -2.063 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.988      ;
; -2.059 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[9]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.982      ;
; -2.059 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[6]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 2.982      ;
; -2.056 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.976      ;
; -2.055 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.982      ;
; -2.055 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.982      ;
; -2.055 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.982      ;
; -2.055 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.982      ;
; -2.055 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.982      ;
; -2.055 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[18] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.982      ;
; -2.052 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[18]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.443      ; 4.494      ;
; -2.046 ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[18]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.443      ; 4.488      ;
; -2.039 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.970      ;
; -2.039 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.970      ;
; -2.037 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[18]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.443      ; 4.479      ;
; -2.031 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.950      ;
; -2.031 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.950      ;
; -2.031 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.950      ;
; -2.030 ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.065     ; 2.964      ;
; -2.029 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 2.951      ;
; -2.029 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 2.951      ;
; -2.028 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[11]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.956      ;
; -2.028 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.956      ;
; -2.023 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[18]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 2.953      ;
; -2.023 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 2.953      ;
; -2.023 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[15]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 2.953      ;
; -2.023 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[13]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 2.953      ;
; -2.018 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.945      ;
; -2.018 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.945      ;
; -2.018 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.945      ;
+--------+--------------------------------------------+-------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.195 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                         ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.679      ; 4.576      ;
; -0.803 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                         ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.679      ; 4.684      ;
; 13.461 ; snd                                                                                                                                                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.266      ; 6.835      ;
; 14.126 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.000      ; 5.904      ;
; 14.298 ; avconf:avc|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 5.630      ;
; 14.391 ; snd                                                                                                                                                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.265      ; 5.904      ;
; 14.436 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.001      ; 5.595      ;
; 14.678 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 5.000      ;
; 14.817 ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 5.111      ;
; 14.817 ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 5.111      ;
; 14.886 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.335     ; 4.778      ;
; 14.901 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 4.777      ;
; 14.965 ; avconf:avc|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 4.963      ;
; 15.077 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.336     ; 4.586      ;
; 15.112 ; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 4.816      ;
; 15.180 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 4.498      ;
; 15.200 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.335     ; 4.464      ;
; 15.212 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 4.466      ;
; 15.234 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.335     ; 4.430      ;
; 15.240 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 4.438      ;
; 15.275 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 4.403      ;
; 15.287 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.341     ; 4.371      ;
; 15.295 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.341     ; 4.363      ;
; 15.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.341     ; 4.359      ;
; 15.308 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.322     ; 4.369      ;
; 15.404 ; avconf:avc|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 4.524      ;
; 15.426 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 4.252      ;
; 15.454 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 4.224      ;
; 15.458 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.335     ; 4.206      ;
; 15.458 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.335     ; 4.206      ;
; 15.465 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.335     ; 4.199      ;
; 15.467 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.335     ; 4.197      ;
; 15.477 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 4.201      ;
; 15.477 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 4.451      ;
; 15.493 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.335     ; 4.171      ;
; 15.495 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.335     ; 4.169      ;
; 15.525 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.341     ; 4.133      ;
; 15.527 ; avconf:avc|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 4.401      ;
; 15.542 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 4.136      ;
; 15.549 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 4.129      ;
; 15.556 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.069     ; 4.374      ;
; 15.556 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.069     ; 4.374      ;
; 15.556 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.069     ; 4.374      ;
; 15.556 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.069     ; 4.374      ;
; 15.556 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.069     ; 4.374      ;
; 15.556 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.069     ; 4.374      ;
; 15.576 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 4.102      ;
; 15.576 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 4.102      ;
; 15.646 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.336     ; 4.017      ;
; 15.658 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.336     ; 4.005      ;
; 15.667 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.336     ; 3.996      ;
; 15.669 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.336     ; 3.994      ;
; 15.674 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.322     ; 4.003      ;
; 15.683 ; avconf:avc|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 4.245      ;
; 15.686 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 4.242      ;
; 15.692 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.336     ; 3.971      ;
; 15.708 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.342     ; 3.949      ;
; 15.710 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 3.968      ;
; 15.711 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.336     ; 3.952      ;
; 15.713 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.322     ; 3.964      ;
; 15.716 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.335     ; 3.948      ;
; 15.723 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 4.199      ;
; 15.723 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 4.199      ;
; 15.723 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 4.199      ;
; 15.723 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 4.199      ;
; 15.723 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 4.199      ;
; 15.723 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 4.199      ;
; 15.723 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 4.199      ;
; 15.725 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.322     ; 3.952      ;
; 15.729 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.322     ; 3.948      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.342     ; 3.927      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.730 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.051     ; 4.218      ;
; 15.736 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.335     ; 3.928      ;
; 15.741 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.342     ; 3.916      ;
; 15.752 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.336     ; 3.911      ;
; 15.760 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.322     ; 3.917      ;
; 15.762 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.335     ; 3.902      ;
; 15.765 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.322     ; 3.912      ;
; 15.767 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.342     ; 3.890      ;
; 15.768 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.322     ; 3.909      ;
; 15.771 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.321     ; 3.907      ;
; 15.772 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.335     ; 3.892      ;
; 15.778 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 4.150      ;
; 15.778 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 4.150      ;
; 15.778 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 4.150      ;
; 15.778 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.071     ; 4.150      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                          ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.148 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.715      ; 4.267      ;
; 0.256 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.714      ; 4.374      ;
; 0.271 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[18]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.718      ; 4.393      ;
; 0.353 ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.476 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.717      ; 4.597      ;
; 0.476 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.717      ; 4.597      ;
; 0.500 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.108      ; 3.012      ;
; 0.500 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.108      ; 3.012      ;
; 0.500 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.108      ; 3.012      ;
; 0.500 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.108      ; 3.012      ;
; 0.518 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.762      ;
; 0.524 ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.768      ;
; 0.527 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.715      ; 4.646      ;
; 0.527 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.715      ; 4.646      ;
; 0.528 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.718      ; 4.650      ;
; 0.528 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.718      ; 4.650      ;
; 0.528 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.718      ; 4.650      ;
; 0.529 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.714      ; 4.647      ;
; 0.529 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.714      ; 4.647      ;
; 0.529 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.714      ; 4.647      ;
; 0.529 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.714      ; 4.647      ;
; 0.536 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.719      ; 4.659      ;
; 0.536 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.719      ; 4.659      ;
; 0.546 ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.790      ;
; 0.548 ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.792      ;
; 0.549 ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; avconf:avc|mI2C_DATA[18]                   ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.793      ;
; 0.563 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.713      ; 4.680      ;
; 0.563 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.713      ; 4.680      ;
; 0.566 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.711      ; 4.681      ;
; 0.566 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.711      ; 4.681      ;
; 0.568 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.811      ;
; 0.570 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.814      ;
; 0.577 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.821      ;
; 0.580 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.824      ;
; 0.603 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.716      ; 4.723      ;
; 0.603 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.716      ; 4.723      ;
; 0.612 ; avconf:avc|LUT_DATA[3]                     ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.741     ; 0.062      ;
; 0.612 ; avconf:avc|LUT_DATA[0]                     ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.741     ; 0.062      ;
; 0.614 ; avconf:avc|LUT_DATA[6]                     ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.743     ; 0.062      ;
; 0.626 ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.870      ;
; 0.629 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.873      ;
; 0.630 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.873      ;
; 0.632 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.875      ;
; 0.633 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.876      ;
; 0.634 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.878      ;
; 0.636 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.879      ;
; 0.638 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.881      ;
; 0.643 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.720      ; 4.767      ;
; 0.643 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.720      ; 4.767      ;
; 0.653 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.896      ;
; 0.663 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.906      ;
; 0.664 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.874      ;
; 0.685 ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.929      ;
; 0.686 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.896      ;
; 0.704 ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.948      ;
; 0.709 ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.952      ;
; 0.791 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.035      ;
; 0.800 ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.051      ;
; 0.815 ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.063      ;
; 0.818 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 1.028      ;
; 0.832 ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 1.042      ;
; 0.878 ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.119      ;
; 0.882 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.715      ; 4.501      ;
; 0.918 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.161      ;
; 0.922 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.165      ;
; 0.923 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.166      ;
; 0.926 ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.168      ;
; 0.926 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.169      ;
; 0.928 ; avconf:avc|LUT_DATA[1]                     ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.740     ; 0.379      ;
; 0.929 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.172      ;
; 0.929 ; avconf:avc|LUT_DATA[10]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.742     ; 0.378      ;
; 0.930 ; avconf:avc|LUT_DATA[13]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.741     ; 0.380      ;
; 0.930 ; avconf:avc|LUT_DATA[7]                     ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.743     ; 0.378      ;
; 0.931 ; avconf:avc|LUT_DATA[14]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.742     ; 0.380      ;
; 0.931 ; avconf:avc|LUT_DATA[15]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.742     ; 0.380      ;
; 0.931 ; avconf:avc|LUT_DATA[4]                     ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.741     ; 0.381      ;
; 0.933 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.176      ;
; 0.937 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.180      ;
; 0.940 ; avconf:avc|LUT_DATA[9]                     ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.742     ; 0.389      ;
; 0.941 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.184      ;
; 0.941 ; avconf:avc|LUT_DATA[8]                     ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.742     ; 0.390      ;
; 0.946 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 1.162      ;
; 0.946 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.193      ;
; 0.946 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.193      ;
; 0.946 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.193      ;
; 0.946 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.193      ;
; 0.946 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.193      ;
; 0.946 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.193      ;
; 0.955 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[18]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.718      ; 4.577      ;
; 0.955 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.714      ; 4.573      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.323 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.645      ; 5.181      ;
; 0.704 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.791      ; 5.708      ;
; 0.949 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.641      ; 5.803      ;
; 1.011 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.646      ; 5.870      ;
; 1.016 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.793      ; 6.022      ;
; 1.021 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.785      ; 3.826      ;
; 1.035 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.644      ; 5.892      ;
; 1.042 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.787      ; 3.849      ;
; 1.066 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.645      ; 5.924      ;
; 1.074 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.639      ; 5.926      ;
; 1.077 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.640      ; 3.737      ;
; 1.102 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.639      ; 5.954      ;
; 1.109 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.645      ; 5.487      ;
; 1.110 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.643      ; 3.773      ;
; 1.114 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.787      ; 3.921      ;
; 1.116 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.638      ; 3.774      ;
; 1.128 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.633      ; 3.781      ;
; 1.157 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.638      ; 3.815      ;
; 1.157 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.640      ; 3.817      ;
; 1.168 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.633      ; 3.821      ;
; 1.175 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.785      ; 3.980      ;
; 1.188 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.632      ; 3.840      ;
; 1.195 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.785      ; 4.000      ;
; 1.201 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.787      ; 4.008      ;
; 1.205 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.638      ; 3.863      ;
; 1.206 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.638      ; 3.864      ;
; 1.208 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.637      ; 3.865      ;
; 1.209 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.635      ; 3.864      ;
; 1.215 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.632      ; 3.867      ;
; 1.216 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.638      ; 3.874      ;
; 1.216 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.638      ; 6.067      ;
; 1.218 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.640      ; 3.878      ;
; 1.226 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.646      ; 6.085      ;
; 1.229 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.637      ; 3.886      ;
; 1.230 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.785      ; 4.035      ;
; 1.234 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.639      ; 3.893      ;
; 1.242 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.635      ; 3.897      ;
; 1.247 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.637      ; 3.904      ;
; 1.249 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.640      ; 3.909      ;
; 1.254 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.643      ; 3.917      ;
; 1.260 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.643      ; 3.923      ;
; 1.265 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.633      ; 3.918      ;
; 1.273 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.635      ; 3.928      ;
; 1.276 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.643      ; 3.939      ;
; 1.282 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.639      ; 3.941      ;
; 1.282 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.644      ; 6.139      ;
; 1.290 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.644      ; 6.147      ;
; 1.291 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.632      ; 3.943      ;
; 1.308 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.638      ; 3.966      ;
; 1.316 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.791      ; 5.840      ;
; 1.319 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.639      ; 3.978      ;
; 1.329 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.637      ; 3.986      ;
; 1.346 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.638      ; 4.004      ;
; 1.348 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.635      ; 4.003      ;
; 1.352 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.640      ; 4.012      ;
; 1.354 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.649      ; 6.216      ;
; 1.370 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.639      ; 4.029      ;
; 1.371 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.638      ; 4.029      ;
; 1.376 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.638      ; 4.034      ;
; 1.386 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.633      ; 4.039      ;
; 1.386 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.643      ; 6.242      ;
; 1.389 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.633      ; 4.042      ;
; 1.399 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.633      ; 4.052      ;
; 1.407 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.639      ; 4.066      ;
; 1.408 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.645      ; 6.266      ;
; 1.409 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.793      ; 5.935      ;
; 1.424 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.633      ; 4.077      ;
; 1.473 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.633      ; 4.126      ;
; 1.493 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.640      ; 4.153      ;
; 1.546 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.639      ; 5.918      ;
; 1.555 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.639      ; 4.214      ;
; 1.562 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.645      ; 5.940      ;
; 1.568 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.646      ; 5.947      ;
; 1.573 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.640      ; 4.233      ;
; 1.576 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.632      ; 4.228      ;
; 1.579 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.641      ; 5.953      ;
; 1.592 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.094      ; 2.706      ;
; 1.608 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.646      ; 5.987      ;
; 1.615 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.644      ; 5.992      ;
; 1.623 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.638      ; 5.994      ;
; 1.678 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.644      ; 6.055      ;
; 1.697 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.639      ; 6.069      ;
; 1.704 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.638      ; 4.362      ;
; 1.712 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.644      ; 6.089      ;
; 1.714 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.639      ; 4.373      ;
; 1.730 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.090      ; 2.840      ;
; 1.730 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.643      ; 6.106      ;
; 1.741 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.645      ; 6.119      ;
; 1.791 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.097      ; 2.908      ;
; 1.800 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.100      ; 2.920      ;
; 1.811 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.639      ; 4.470      ;
; 1.833 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.639      ; 4.492      ;
; 1.845 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.787      ; 4.652      ;
; 1.850 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.649      ; 6.232      ;
; 1.851 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.639      ; 4.510      ;
; 1.853 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.638      ; 4.511      ;
; 1.886 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.640      ; 4.546      ;
; 1.933 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.096      ; 3.049      ;
; 2.070 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.638      ; 4.728      ;
; 2.159 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.639      ; 4.818      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.957      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                           ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                           ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.960      ;
; 0.356 ; snd                                                                                                                                                                                                                                               ; snd                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.360 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.949      ;
; 0.364 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.954      ;
; 0.364 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.953      ;
; 0.366 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.375 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.965      ;
; 0.378 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.968      ;
; 0.388 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.992      ;
; 0.389 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.985      ;
; 0.389 ; delay_cnt[18]                                                                                                                                                                                                                                     ; delay_cnt[18]                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.630      ;
; 0.390 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.986      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.995      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.995      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.980      ;
; 0.392 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.981      ;
; 0.395 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.986      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.993      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.995      ;
; 0.399 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 0.998      ;
; 0.401 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.992      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.992      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.994      ;
; 0.404 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.993      ;
; 0.407 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.005      ;
; 0.409 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.651      ;
; 0.412 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 1.008      ;
; 0.414 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.656      ;
; 0.415 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.657      ;
; 0.416 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.015      ;
; 0.417 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.660      ;
; 0.419 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.662      ;
; 0.420 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.018      ;
; 0.422 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 1.020      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|LUT_INDEX[1]  ; -1.967 ; -22.049       ;
; avconf:avc|mI2C_CTRL_CLK ; -1.232 ; -35.769       ;
; CLOCK_50                 ; -0.530 ; -0.530        ;
+--------------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                ;
+--------------------------+-------+---------------+
; Clock                    ; Slack ; End Point TNS ;
+--------------------------+-------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; 0.113 ; 0.000         ;
; CLOCK_50                 ; 0.140 ; 0.000         ;
; avconf:avc|LUT_INDEX[1]  ; 0.255 ; 0.000         ;
+--------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; -1.000 ; -58.000       ;
; avconf:avc|LUT_INDEX[1]  ; 0.420  ; 0.000         ;
; CLOCK_50                 ; 9.372  ; 0.000         ;
+--------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.967 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.473      ; 2.554      ;
; -1.717 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.587      ; 4.023      ;
; -1.525 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.473      ; 2.561      ;
; -1.482 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.545      ; 2.529      ;
; -1.460 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.543      ; 2.505      ;
; -1.419 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.478      ; 2.461      ;
; -1.407 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 3.480      ;
; -1.398 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.473      ; 2.529      ;
; -1.383 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.470      ; 2.416      ;
; -1.377 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.475      ; 2.422      ;
; -1.368 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.473      ; 2.404      ;
; -1.354 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.589      ; 4.118      ;
; -1.342 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.472      ; 2.472      ;
; -1.339 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 3.412      ;
; -1.325 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.469      ; 2.459      ;
; -1.302 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.592      ; 4.063      ;
; -1.272 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.659      ; 4.038      ;
; -1.255 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.587      ; 4.010      ;
; -1.248 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 2.863      ;
; -1.245 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.475      ; 2.284      ;
; -1.235 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.476      ; 2.376      ;
; -1.235 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.584      ; 3.987      ;
; -1.215 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.586      ; 4.064      ;
; -1.188 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.582      ; 3.947      ;
; -1.186 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.587      ; 4.036      ;
; -1.164 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.475      ; 2.202      ;
; -1.155 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 3.228      ;
; -1.146 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.583      ; 3.999      ;
; -1.141 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.589      ; 3.898      ;
; -1.136 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.496      ; 3.204      ;
; -1.122 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.657      ; 3.886      ;
; -1.118 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.587      ; 3.873      ;
; -1.108 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.590      ; 3.968      ;
; -1.107 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.573      ; 3.182      ;
; -1.107 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.504      ; 3.276      ;
; -1.107 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.589      ; 3.864      ;
; -1.083 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.589      ; 3.841      ;
; -1.062 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 3.128      ;
; -1.042 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.496      ; 3.110      ;
; -1.037 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.498      ; 3.098      ;
; -1.025 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.504      ; 3.194      ;
; -1.023 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.496      ; 3.091      ;
; -1.015 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.571      ; 3.088      ;
; -1.005 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.475      ; 2.043      ;
; -1.003 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.506      ; 3.073      ;
; -1.001 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 2.616      ;
; -0.995 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 3.059      ;
; -0.992 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.468      ; 2.032      ;
; -0.986 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.500      ; 3.144      ;
; -0.982 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 3.048      ;
; -0.978 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 3.044      ;
; -0.977 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 3.136      ;
; -0.972 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.504      ; 3.141      ;
; -0.927 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 2.991      ;
; -0.923 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 2.987      ;
; -0.912 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 3.071      ;
; -0.889 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.587      ; 3.695      ;
; -0.888 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 2.503      ;
; -0.886 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.504      ; 3.055      ;
; -0.867 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.571      ; 2.940      ;
; -0.852 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 2.467      ;
; -0.845 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.498      ; 2.906      ;
; -0.740 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.500      ; 2.898      ;
; -0.725 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 2.791      ;
; -0.717 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 2.790      ;
; -0.706 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 2.773      ;
; -0.655 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.571      ; 2.728      ;
; -0.616 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.589      ; 3.880      ;
; -0.602 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.573      ; 2.677      ;
; -0.565 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.506      ; 2.635      ;
; -0.534 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 2.598      ;
; -0.503 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 2.569      ;
; -0.485 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.589      ; 3.742      ;
; -0.482 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 2.546      ;
; -0.451 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.584      ; 3.703      ;
; -0.433 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 2.497      ;
; -0.433 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.793      ;
; -0.430 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.496      ; 2.498      ;
; -0.424 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.497      ; 2.586      ;
; -0.414 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 2.480      ;
; -0.401 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.592      ; 3.662      ;
; -0.397 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 2.464      ;
; -0.396 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.506      ; 2.466      ;
; -0.390 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 2.457      ;
; -0.389 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.498      ; 2.450      ;
; -0.388 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.506      ; 2.458      ;
; -0.382 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.657      ; 3.646      ;
; -0.375 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.659      ; 3.641      ;
; -0.370 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.582      ; 3.629      ;
; -0.364 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.497      ; 2.526      ;
; -0.359 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 2.423      ;
; -0.359 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.587      ; 3.614      ;
; -0.358 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.497      ; 2.520      ;
; -0.354 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.573      ; 2.429      ;
; -0.353 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 2.419      ;
; -0.352 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.503      ; 2.418      ;
; -0.351 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.587      ; 3.701      ;
; -0.344 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.587      ; 3.599      ;
; -0.341 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.497      ; 2.503      ;
; -0.340 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.501      ; 2.499      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                   ;
+--------+--------------------------------------------+-------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                             ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.232 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.081     ; 1.138      ;
; -1.232 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.081     ; 1.138      ;
; -1.232 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.081     ; 1.138      ;
; -1.232 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.081     ; 1.138      ;
; -1.149 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 2.096      ;
; -1.086 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 2.032      ;
; -1.078 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.082     ; 0.983      ;
; -1.032 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.082     ; 0.937      ;
; -1.010 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.082     ; 0.915      ;
; -0.964 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.082     ; 0.869      ;
; -0.950 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.895      ;
; -0.919 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.933      ; 2.839      ;
; -0.918 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.024     ; 1.881      ;
; -0.918 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.024     ; 1.881      ;
; -0.918 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.024     ; 1.881      ;
; -0.916 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.022     ; 1.881      ;
; -0.905 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.851      ;
; -0.874 ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.820      ;
; -0.856 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.932      ; 2.775      ;
; -0.832 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.933      ; 2.752      ;
; -0.831 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.024     ; 1.794      ;
; -0.831 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.024     ; 1.794      ;
; -0.831 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.024     ; 1.794      ;
; -0.830 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.776      ;
; -0.829 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.022     ; 1.794      ;
; -0.809 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.755      ;
; -0.769 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.932      ; 2.688      ;
; -0.755 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.701      ;
; -0.755 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.701      ;
; -0.755 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.701      ;
; -0.755 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.701      ;
; -0.755 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.701      ;
; -0.755 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[18] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.701      ;
; -0.734 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.680      ;
; -0.734 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.680      ;
; -0.734 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.680      ;
; -0.734 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.680      ;
; -0.734 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.680      ;
; -0.734 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[18] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.680      ;
; -0.689 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 1.627      ;
; -0.689 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 1.627      ;
; -0.689 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 1.627      ;
; -0.683 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.634      ;
; -0.683 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[7]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.634      ;
; -0.682 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.628      ;
; -0.682 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.628      ;
; -0.682 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.628      ;
; -0.682 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.628      ;
; -0.682 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.628      ;
; -0.682 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[18] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.628      ;
; -0.668 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 1.606      ;
; -0.668 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 1.606      ;
; -0.668 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 1.606      ;
; -0.666 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 1.604      ;
; -0.665 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[14]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.612      ;
; -0.665 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[8]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.612      ;
; -0.663 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.500        ; 1.032      ; 2.287      ;
; -0.649 ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.595      ;
; -0.647 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 1.589      ;
; -0.647 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 1.589      ;
; -0.645 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 1.583      ;
; -0.634 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[12]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.580      ;
; -0.634 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.580      ;
; -0.633 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[9]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 1.575      ;
; -0.633 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[6]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 1.575      ;
; -0.626 ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.033     ; 1.580      ;
; -0.626 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 1.568      ;
; -0.626 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 1.568      ;
; -0.624 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.936      ; 2.547      ;
; -0.621 ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.936      ; 2.544      ;
; -0.619 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SCLK   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.565      ;
; -0.618 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.568      ;
; -0.618 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.568      ;
; -0.616 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 1.554      ;
; -0.616 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 1.554      ;
; -0.616 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 1.554      ;
; -0.615 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.561      ;
; -0.615 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.561      ;
; -0.615 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.561      ;
; -0.615 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.561      ;
; -0.615 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.561      ;
; -0.615 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[18] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.561      ;
; -0.613 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[18]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.563      ;
; -0.613 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.563      ;
; -0.613 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[15]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.563      ;
; -0.613 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[13]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.563      ;
; -0.610 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[11]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.557      ;
; -0.610 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.557      ;
; -0.608 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.555      ;
; -0.608 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[10]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.555      ;
; -0.606 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.552      ;
; -0.605 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.936      ; 2.528      ;
; -0.604 ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.033     ; 1.558      ;
; -0.602 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SCLK   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.548      ;
; -0.599 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.500        ; 1.032      ; 2.223      ;
; -0.595 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.500        ; 1.032      ; 2.219      ;
; -0.593 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 1.531      ;
; -0.588 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.500        ; 2.018      ; 3.198      ;
; -0.574 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 1.516      ;
; -0.574 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 1.516      ;
+--------+--------------------------------------------+-------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.530 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                         ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 1.568      ; 2.680      ;
; 0.124  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                         ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 1.568      ; 2.526      ;
; 16.300 ; snd                                                                                                                                                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.158      ; 3.867      ;
; 16.806 ; snd                                                                                                                                                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.157      ; 3.360      ;
; 16.900 ; avconf:avc|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.040     ; 3.047      ;
; 17.127 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.003     ; 2.879      ;
; 17.180 ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.040     ; 2.767      ;
; 17.180 ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.040     ; 2.767      ;
; 17.254 ; avconf:avc|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.040     ; 2.693      ;
; 17.276 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.002     ; 2.731      ;
; 17.319 ; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.040     ; 2.628      ;
; 17.352 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.181     ; 2.454      ;
; 17.423 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.193     ; 2.371      ;
; 17.442 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.181     ; 2.364      ;
; 17.494 ; avconf:avc|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.040     ; 2.453      ;
; 17.530 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.195     ; 2.262      ;
; 17.548 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.042     ; 2.397      ;
; 17.562 ; avconf:avc|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.040     ; 2.385      ;
; 17.581 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.367      ;
; 17.581 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.367      ;
; 17.581 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.367      ;
; 17.581 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.367      ;
; 17.581 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.367      ;
; 17.581 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.367      ;
; 17.604 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.181     ; 2.202      ;
; 17.629 ; avconf:avc|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.040     ; 2.318      ;
; 17.630 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.193     ; 2.164      ;
; 17.632 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.041     ; 2.314      ;
; 17.640 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.181     ; 2.166      ;
; 17.649 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.291      ;
; 17.649 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.291      ;
; 17.649 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.291      ;
; 17.649 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.291      ;
; 17.649 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.291      ;
; 17.649 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.291      ;
; 17.649 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.291      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.660 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.303      ;
; 17.661 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.183     ; 2.143      ;
; 17.667 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.193     ; 2.127      ;
; 17.672 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.181     ; 2.134      ;
; 17.684 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.181     ; 2.122      ;
; 17.705 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.199     ; 2.083      ;
; 17.706 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.199     ; 2.082      ;
; 17.712 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.199     ; 2.076      ;
; 17.722 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.042     ; 2.223      ;
; 17.722 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.042     ; 2.223      ;
; 17.722 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.042     ; 2.223      ;
; 17.722 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.042     ; 2.223      ;
; 17.726 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.042     ; 2.219      ;
; 17.743 ; avconf:avc|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                      ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.040     ; 2.204      ;
; 17.750 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.181     ; 2.056      ;
; 17.755 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.193     ; 2.039      ;
; 17.759 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.189      ;
; 17.759 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.189      ;
; 17.759 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.189      ;
; 17.759 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.189      ;
; 17.759 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.189      ;
; 17.759 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 2.189      ;
; 17.768 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.042     ; 2.177      ;
; 17.769 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.181     ; 2.037      ;
; 17.770 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.193     ; 2.024      ;
; 17.773 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.193     ; 2.021      ;
; 17.778 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.193     ; 2.016      ;
; 17.783 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.181     ; 2.023      ;
; 17.792 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.193     ; 2.002      ;
; 17.792 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.193     ; 2.002      ;
; 17.804 ; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.040     ; 2.143      ;
; 17.810 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.041     ; 2.136      ;
; 17.814 ; avconf:avc|mI2C_CLK_DIV[9]                                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.040     ; 2.133      ;
; 17.820 ; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.040     ; 2.127      ;
; 17.827 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.113      ;
; 17.827 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.113      ;
; 17.827 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.113      ;
; 17.827 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.113      ;
; 17.827 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.113      ;
; 17.827 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.113      ;
; 17.827 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.047     ; 2.113      ;
; 17.827 ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.037     ; 2.123      ;
; 17.830 ; avconf:avc|mI2C_CLK_DIV[14]                                                                                                                                                                                                                                      ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.040     ; 2.117      ;
; 17.831 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.199     ; 1.957      ;
; 17.832 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.117      ; 2.294      ;
; 17.838 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.037     ; 2.112      ;
; 17.838 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.125      ;
; 17.838 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.125      ;
; 17.838 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.125      ;
; 17.838 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 2.125      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                          ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.113 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[18]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.117      ; 2.439      ;
; 0.142 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.117      ; 2.468      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.206 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.114      ; 2.529      ;
; 0.215 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.113      ; 2.537      ;
; 0.229 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.113      ; 2.551      ;
; 0.229 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.113      ; 2.551      ;
; 0.229 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.113      ; 2.551      ;
; 0.229 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.113      ; 2.551      ;
; 0.247 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.115      ; 2.571      ;
; 0.247 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.115      ; 2.571      ;
; 0.249 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.114      ; 2.572      ;
; 0.249 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.114      ; 2.572      ;
; 0.252 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.117      ; 2.578      ;
; 0.252 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.117      ; 2.578      ;
; 0.256 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.118      ; 2.583      ;
; 0.256 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.118      ; 2.583      ;
; 0.260 ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.386      ;
; 0.263 ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; avconf:avc|mI2C_DATA[18]                   ; avconf:avc|I2C_Controller:u0|SD[18]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.389      ;
; 0.268 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.393      ;
; 0.272 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.109      ; 2.590      ;
; 0.272 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.109      ; 2.590      ;
; 0.273 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.113      ; 2.595      ;
; 0.273 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.113      ; 2.595      ;
; 0.274 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.399      ;
; 0.274 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.399      ;
; 0.276 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.401      ;
; 0.302 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.114      ; 2.625      ;
; 0.302 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.114      ; 2.625      ;
; 0.315 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.440      ;
; 0.316 ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.441      ;
; 0.319 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.444      ;
; 0.319 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.118      ; 2.646      ;
; 0.319 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.118      ; 2.646      ;
; 0.320 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.445      ;
; 0.320 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.445      ;
; 0.321 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.446      ;
; 0.322 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.447      ;
; 0.324 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.449      ;
; 0.328 ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.453      ;
; 0.333 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.458      ;
; 0.337 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.462      ;
; 0.338 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.444      ;
; 0.344 ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.469      ;
; 0.352 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.458      ;
; 0.369 ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.494      ;
; 0.383 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.086      ; 1.678      ;
; 0.383 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.086      ; 1.678      ;
; 0.383 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.086      ; 1.678      ;
; 0.383 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.086      ; 1.678      ;
; 0.388 ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.513      ;
; 0.396 ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.049      ; 0.529      ;
; 0.398 ; avconf:avc|LUT_DATA[0]                     ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.471     ; 0.031      ;
; 0.399 ; avconf:avc|LUT_DATA[3]                     ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.472     ; 0.031      ;
; 0.401 ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.530      ;
; 0.401 ; avconf:avc|LUT_DATA[6]                     ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.474     ; 0.031      ;
; 0.402 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.508      ;
; 0.412 ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.518      ;
; 0.428 ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.552      ;
; 0.438 ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.563      ;
; 0.446 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.114      ; 2.269      ;
; 0.462 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.591      ;
; 0.462 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.591      ;
; 0.462 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.591      ;
; 0.462 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.591      ;
; 0.462 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.591      ;
; 0.462 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.591      ;
; 0.469 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.594      ;
; 0.472 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.597      ;
; 0.476 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.601      ;
; 0.476 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.601      ;
; 0.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.604      ;
; 0.481 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.606      ;
; 0.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.607      ;
; 0.484 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.609      ;
; 0.494 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.602      ;
; 0.494 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.113      ; 2.316      ;
; 0.497 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.605      ;
; 0.499 ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.624      ;
; 0.501 ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.626      ;
; 0.504 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.629      ;
; 0.506 ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.036      ; 0.626      ;
; 0.520 ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.083      ; 1.687      ;
; 0.520 ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.083      ; 1.687      ;
; 0.529 ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.032      ; 0.645      ;
; 0.532 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.657      ;
; 0.535 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.660      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.140 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.479      ;
; 0.144 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.483      ;
; 0.151 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.478      ;
; 0.155 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.494      ;
; 0.155 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.488      ;
; 0.157 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.496      ;
; 0.157 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.489      ;
; 0.158 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.491      ;
; 0.161 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.500      ;
; 0.161 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.493      ;
; 0.164 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.491      ;
; 0.164 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.491      ;
; 0.166 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.500      ;
; 0.166 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.498      ;
; 0.167 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.494      ;
; 0.167 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.501      ;
; 0.170 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.497      ;
; 0.170 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.504      ;
; 0.171 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.498      ;
; 0.171 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.498      ;
; 0.172 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.499      ;
; 0.172 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.506      ;
; 0.173 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.507      ;
; 0.175 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.509      ;
; 0.175 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.507      ;
; 0.176 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.510      ;
; 0.180 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.514      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                         ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.481      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                         ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; snd                                                                                                                                                                                                                                             ; snd                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                          ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.489      ;
; 0.191 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                                                           ; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.315      ;
; 0.194 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.492      ;
; 0.194 ; delay_cnt[18]                                                                                                                                                                                                                                   ; delay_cnt[18]                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.318      ;
; 0.198 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.323      ;
; 0.200 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.498      ;
; 0.200 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.255 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.735      ; 2.010      ;
; 0.262 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.659      ; 1.941      ;
; 0.267 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.737      ; 2.024      ;
; 0.278 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 1.962      ;
; 0.291 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.667      ; 1.978      ;
; 0.291 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.737      ; 2.048      ;
; 0.297 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.659      ; 1.976      ;
; 0.300 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.767      ; 3.172      ;
; 0.314 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 1.996      ;
; 0.314 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 1.991      ;
; 0.323 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.007      ;
; 0.329 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.690      ; 3.124      ;
; 0.330 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.014      ;
; 0.332 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.014      ;
; 0.338 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.022      ;
; 0.340 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.661      ; 2.021      ;
; 0.341 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.735      ; 2.096      ;
; 0.343 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.025      ;
; 0.345 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.658      ; 2.023      ;
; 0.346 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.030      ;
; 0.348 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.769      ; 3.222      ;
; 0.352 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.735      ; 2.107      ;
; 0.352 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.661      ; 2.033      ;
; 0.354 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 2.031      ;
; 0.355 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.696      ; 3.156      ;
; 0.357 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.039      ;
; 0.358 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.040      ;
; 0.365 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.047      ;
; 0.367 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.667      ; 2.054      ;
; 0.368 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.052      ;
; 0.368 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.667      ; 2.055      ;
; 0.369 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.053      ;
; 0.370 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.052      ;
; 0.371 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.735      ; 2.126      ;
; 0.371 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.053      ;
; 0.374 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.056      ;
; 0.375 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 2.052      ;
; 0.380 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.697      ; 3.182      ;
; 0.382 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.661      ; 2.063      ;
; 0.385 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.696      ; 3.186      ;
; 0.388 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.737      ; 2.145      ;
; 0.392 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.076      ;
; 0.401 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.665      ; 2.086      ;
; 0.404 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.658      ; 2.082      ;
; 0.406 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.088      ;
; 0.409 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.667      ; 2.096      ;
; 0.411 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.658      ; 2.089      ;
; 0.413 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.693      ; 3.211      ;
; 0.414 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.098      ;
; 0.418 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.100      ;
; 0.418 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.694      ; 3.217      ;
; 0.421 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.689      ; 3.215      ;
; 0.422 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.694      ; 3.221      ;
; 0.426 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.658      ; 2.104      ;
; 0.427 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.659      ; 2.106      ;
; 0.436 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.118      ;
; 0.441 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.661      ; 2.122      ;
; 0.442 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.696      ; 3.243      ;
; 0.443 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.691      ; 3.239      ;
; 0.456 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.138      ;
; 0.466 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.694      ; 3.265      ;
; 0.472 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.696      ; 3.273      ;
; 0.485 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.665      ; 2.170      ;
; 0.486 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.694      ; 3.285      ;
; 0.514 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.696      ; 2.835      ;
; 0.557 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 2.234      ;
; 0.559 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.659      ; 2.238      ;
; 0.582 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.264      ;
; 0.590 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.699      ; 3.394      ;
; 0.629 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.313      ;
; 0.635 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.665      ; 2.320      ;
; 0.636 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.320      ;
; 0.646 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.328      ;
; 0.661 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.345      ;
; 0.711 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.662      ; 2.393      ;
; 0.716 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.665      ; 2.401      ;
; 0.741 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.675      ; 1.436      ;
; 0.751 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.435      ;
; 0.759 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.671      ; 1.450      ;
; 0.769 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.767      ; 3.161      ;
; 0.772 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.737      ; 2.529      ;
; 0.783 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.677      ; 1.480      ;
; 0.805 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.680      ; 1.505      ;
; 0.830 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.514      ;
; 0.878 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.664      ; 2.562      ;
; 0.905 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.677      ; 1.602      ;
; 0.967 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.693      ; 3.285      ;
; 0.968 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.690      ; 3.283      ;
; 1.016 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.670      ; 1.706      ;
; 1.018 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.694      ; 3.337      ;
; 1.024 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.697      ; 3.346      ;
; 1.026 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.694      ; 3.345      ;
; 1.054 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.689      ; 3.368      ;
; 1.083 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.696      ; 3.404      ;
; 1.085 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.691      ; 3.401      ;
; 1.091 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.769      ; 3.485      ;
; 1.114 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.675      ; 1.809      ;
; 1.122 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.675      ; 1.817      ;
; 1.132 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.748      ; 1.900      ;
; 1.137 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.677      ; 1.834      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                     ;
+---------------------------+----------+-------+----------+---------+---------------------+
; Clock                     ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack          ; -4.880   ; 0.113 ; N/A      ; N/A     ; -1.285              ;
;  CLOCK_50                 ; -1.328   ; 0.140 ; N/A      ; N/A     ; 9.372               ;
;  avconf:avc|LUT_INDEX[1]  ; -4.880   ; 0.255 ; N/A      ; N/A     ; 0.343               ;
;  avconf:avc|mI2C_CTRL_CLK ; -3.280   ; 0.113 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS           ; -193.111 ; 0.0   ; 0.0      ; 0.0     ; -74.53              ;
;  CLOCK_50                 ; -1.328   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  avconf:avc|LUT_INDEX[1]  ; -60.332  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  avconf:avc|mI2C_CTRL_CLK ; -131.451 ; 0.000 ; N/A      ; N/A     ; -74.530             ;
+---------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_XCK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_BCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_DACLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; AUD_BCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AUD_ADCLRCK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; AUD_BCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AUD_ADCLRCK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AUD_BCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AUD_ADCLRCK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AUD_DACLRCK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1]  ; 50       ; 50       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1]  ; 219      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 51       ; 35       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 488      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50                 ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_50                 ; 4222     ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1]  ; 50       ; 50       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1]  ; 219      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 51       ; 35       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 488      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50                 ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_50                 ; 4222     ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 369   ; 369  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; Constrained ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; Base      ; Constrained ;
; avconf:avc|LUT_INDEX[1]                                  ; avconf:avc|LUT_INDEX[1]                                  ; Base      ; Constrained ;
; avconf:avc|mI2C_CTRL_CLK                                 ; avconf:avc|mI2C_CTRL_CLK                                 ; Base      ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_ADCLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_ADCLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Mar 25 11:47:30 2019
Info: Command: quartus_sta waveform-visualizer -c DE2_Audio_Example
Info: qsta_default_script.tcl version: #1
Warning (12473): User specified to use only one processors but 2 processors were detected which could be used to decrease run time.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_Audio_Example.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]} {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK
    Info (332105): create_clock -period 1.000 -name avconf:avc|LUT_INDEX[1] avconf:avc|LUT_INDEX[1]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.880
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.880             -60.332 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -3.280            -131.451 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -1.328              -1.328 CLOCK_50 
Info (332146): Worst-case hold slack is 0.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.249               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.347               0.000 CLOCK_50 
    Info (332119):     0.365               0.000 avconf:avc|LUT_INDEX[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -74.530 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.376               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.629               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.518             -56.142 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -2.901            -116.454 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -1.195              -1.195 CLOCK_50 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.148               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.323               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.353               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -74.530 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.343               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.649               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.967
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.967             -22.049 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -1.232             -35.769 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -0.530              -0.530 CLOCK_50 
Info (332146): Worst-case hold slack is 0.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.113               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.140               0.000 CLOCK_50 
    Info (332119):     0.255               0.000 avconf:avc|LUT_INDEX[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -58.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.420               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.372               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 865 megabytes
    Info: Processing ended: Mon Mar 25 11:47:34 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


