
---------- Begin Simulation Statistics ----------
final_tick                               1596819342000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 412786                       # Simulator instruction rate (inst/s)
host_mem_usage                                4519716                       # Number of bytes of host memory used
host_op_rate                                   640866                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3633.85                       # Real time elapsed on the host
host_tick_rate                              145096489                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2328807785                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.527258                       # Number of seconds simulated
sim_ticks                                527258473000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3524191                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7048433                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      8256816                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       389285                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      8645470                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2187506                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      8256816                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      6069310                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9054113                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          199400                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       311285                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          51886577                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         35246036                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       391712                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8833774                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      19350620                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3980832                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      767694187                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    903062721                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.850101                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.787865                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    649706774     71.94%     71.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     94761228     10.49%     82.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     33948645      3.76%     86.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     31986849      3.54%     89.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     36222829      4.01%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19229426      2.13%     95.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11762735      1.30%     97.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6093615      0.67%     97.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     19350620      2.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    903062721                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts          698559296                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       198704                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         237825453                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             134565501                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           21      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    235954012     30.74%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     84772741     11.04%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu     24802932      3.23%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       754186      0.10%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    117779714     15.34%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      5624045      0.73%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2786974      0.36%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    120554459     15.70%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       148336      0.02%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4983029      0.65%     77.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1595594      0.21%     78.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    129582472     16.88%     95.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     38355671      5.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    767694186                       # Class of committed instruction
system.switch_cpus.commit.refs              174516766                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             767694186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.109034                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.109034                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      35848307                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      772760970                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        665447578                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         200238347                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         404813                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1829594                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           134930558                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   924                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            40012288                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  5740                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9054113                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          48269786                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             130692924                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        374998                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles      5200877                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              503567204                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles       414939                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        21666                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          809626                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.008586                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    767033560                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2386906                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.477534                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    903768779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.856144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.339201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        783050594     86.64%     86.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          7092244      0.78%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          7224067      0.80%     88.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          5542523      0.61%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          6565530      0.73%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          7176980      0.79%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          7159089      0.79%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9174947      1.02%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         70782805      7.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    903768779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads        1172399336                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        655030808                       # number of floating regfile writes
system.switch_cpus.idleCycles               150748167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       403059                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8868057                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.759821                       # Inst execution rate
system.switch_cpus.iew.exec_refs            206347554                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           40012288                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        31809972                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     135084559                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         5916                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         2687                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     40136189                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    771675033                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     166335266                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       638153                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     801244550                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         117221                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         404813                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        382927                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3446610                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      9762820                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         8621                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        14254                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       519058                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       184924                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        14254                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       349962                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        53097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         802137392                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             769626050                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.617969                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         495695770                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.729838                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              769696494                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        469291916                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        60055590                       # number of integer regfile writes
system.switch_cpus.ipc                       0.474151                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.474151                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        91338      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     237407319     29.61%     29.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     29.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     29.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     85041644     10.61%     40.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu     24901721      3.11%     43.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     43.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     43.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       754494      0.09%     43.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     43.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     43.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     43.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     43.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     43.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     43.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    117998446     14.72%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      5632041      0.70%     58.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2786974      0.35%     59.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    120622652     15.04%     74.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       148336      0.02%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     74.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      9353824      1.17%     75.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1620688      0.20%     75.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    157083761     19.59%     95.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     38439466      4.79%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      801882704                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       727383298                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads   1454813923                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    699741666                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    704007788                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       74408068                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1052818626                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     69884384                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     71661998                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          771669117                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         801882704                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         5916                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3980832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        98363                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5916                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4719126                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    903768779                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.887265                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.468191                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    619482709     68.54%     68.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     58293096      6.45%     74.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     54064726      5.98%     80.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     52252836      5.78%     86.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    119675412     13.24%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    903768779                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.760427                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            48272499                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                  2727                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      7964311                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       566907                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    135084559                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     40136189                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       239740477                       # number of misc regfile reads
system.switch_cpus.numCycles               1054516946                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        33358074                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     748425764                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         881989                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        666147949                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1306321                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.RenameLookups    1845630858                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      772483119                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    752952046                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         201149369                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles         404813                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2701155                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4526268                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups   1176049692                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    407984026                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         7280                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         5967                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4979634                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1715                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1655387120                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1544056410                       # The number of ROB writes
system.switch_cpus.timesIdled                14203098                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     29967904                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       376258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     56740982                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         376258                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             580706                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2952910                       # Transaction distribution
system.membus.trans_dist::CleanEvict           571281                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2943536                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2943536                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        580706                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10572675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10572675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10572675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    414537728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    414537728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               414537728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3524242                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3524242    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3524242                       # Request fanout histogram
system.membus.reqLayer2.occupancy         20090397192                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        18112866063                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1596819342000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23537387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5942570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23020122                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1329647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2947988                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2947988                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      23020123                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       517265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     69060367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10395759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              79456126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   2946575616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    413114432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3359690048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3806964                       # Total snoops (count)
system.tol2bus.snoopTraffic                 188986240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30580042                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012304                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.110239                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30203784     98.77%     98.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 376258      1.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30580042                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        56242989601                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5198914925                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34530982897                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     22911577                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        49557                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22961134                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     22911577                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        49557                       # number of overall hits
system.l2.overall_hits::total                22961134                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst       108546                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3415696                       # number of demand (read+write) misses
system.l2.demand_misses::total                3524242                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst       108546                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3415696                       # number of overall misses
system.l2.overall_misses::total               3524242                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   9613468655                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 183587447452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     193200916107                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   9613468655                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 183587447452                       # number of overall miss cycles
system.l2.overall_miss_latency::total    193200916107                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     23020123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3465253                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26485376                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     23020123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3465253                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26485376                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.004715                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.985699                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133064                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.004715                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.985699                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133064                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88565.849087                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 53748.181177                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54820.558891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88565.849087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 53748.181177                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54820.558891                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          315843746                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3524242                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      89.620334                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2952910                       # number of writebacks
system.l2.writebacks::total                   2952910                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst       108546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3415696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3524242                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       108546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3415696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3524242                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   8528008655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 149430487452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 157958496107                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   8528008655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 149430487452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 157958496107                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.004715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.985699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133064                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.004715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.985699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133064                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78565.849087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 43748.181177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 44820.558891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78565.849087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 43748.181177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 44820.558891                       # average overall mshr miss latency
system.l2.replacements                        3806964                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2989660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2989660                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2989660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2989660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     23020122                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         23020122                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     23020122                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     23020122                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        93485                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         93485                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4452                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      2943536                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2943536                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 144674181680                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  144674181680                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      2947988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2947988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.998490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 49149.791842                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 49149.791842                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      2943536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2943536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 115238821680                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115238821680                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.998490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 39149.791842                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 39149.791842                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     22911577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22911577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst       108546                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           108546                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   9613468655                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9613468655                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     23020123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       23020123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.004715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88565.849087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88565.849087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       108546                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       108546                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   8528008655                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8528008655                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.004715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78565.849087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78565.849087                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        45105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             45105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       472160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          472160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  38913265772                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  38913265772                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       517265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        517265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.912801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.912801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82415.422255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82415.422255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       472160                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       472160                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  34191665772                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34191665772                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.912801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.912801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72415.422255                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72415.422255                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    52878698                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3806964                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.889992                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     262.162936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.707895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.793654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   214.577023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   544.758492                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.256018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.209548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.531991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          734                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 427572972                       # Number of tag accesses
system.l2.tags.data_accesses                427572972                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst      6946944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    218604544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          225551488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      6946944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6946944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    188986240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       188986240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       108546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3415696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3524242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2952910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2952910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     13175595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    414606033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             427781628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     13175595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13175595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      358431869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            358431869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      358431869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     13175595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    414606033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            786213497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    643951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    108546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    971649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000610012500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        37878                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        37878                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5214073                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             606579                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3524242                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2952910                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3524242                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2952910                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2444047                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2308959                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             59898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             60293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             62157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             91256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             94748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             68542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            74349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            59103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            65461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            63123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            62232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             40533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             39551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            39979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            39529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39779                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17698658687                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5400975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             37952314937                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16384.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35134.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   354397                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  434034                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3524242                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2952910                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1080195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  38924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  38004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  38160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       935681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    117.927986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.874207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    61.108449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       405037     43.29%     43.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       475808     50.85%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        51726      5.53%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2436      0.26%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          429      0.05%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          119      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           49      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           67      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       935681                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.517055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.043647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.076935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              27      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            284      0.75%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15         12054     31.82%     32.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3335      8.80%     41.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          2825      7.46%     48.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27          1113      2.94%     51.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1158      3.06%     54.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35          1956      5.16%     60.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39          3858     10.19%     70.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43          5708     15.07%     85.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47          2402      6.34%     91.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51          1146      3.03%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55           959      2.53%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59           437      1.15%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63           305      0.81%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67           255      0.67%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71            53      0.14%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37878                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.999868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.954606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.258758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22361     59.03%     59.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              417      1.10%     60.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8129     21.46%     81.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6771     17.88%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              137      0.36%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               42      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37878                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               69132480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               156419008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41210944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               225551488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            188986240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       131.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    427.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    358.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  527256253000                       # Total gap between requests
system.mem_ctrls.avgGap                      81402.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      6946944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     62185536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41210944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 13175594.809265399352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 117941273.937574073672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 78160799.892920836806                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       108546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3415696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2952910                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   4020495717                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  33931819220                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13661339044750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37039.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data      9934.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4626398.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3163676880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1681522755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3651781560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1671057720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41620962240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     192047803470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      40742324160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       284579128785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.733628                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 104269297342                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17606160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 405383015658                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3517114020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1869386640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4060810740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1690209900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41620962240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     199366675860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34579028640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       286704188040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        543.764022                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88174760697                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17606160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 421477552303                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1069560869000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   527258473000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1538162780                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     25247544                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1563410324                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1538162780                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     25247544                       # number of overall hits
system.cpu.icache.overall_hits::total      1563410324                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     39852231                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     23020123                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       62872354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     39852231                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     23020123                       # number of overall misses
system.cpu.icache.overall_misses::total      62872354                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 460481275504                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 460481275504                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 460481275504                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 460481275504                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1578015011                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     48267667                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1626282678                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1578015011                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     48267667                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1626282678                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025255                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.476926                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038660                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025255                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.476926                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038660                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 20003.423766                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  7324.066083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 20003.423766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  7324.066083                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    874693487                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          23020123                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.996908                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     62872097                       # number of writebacks
system.cpu.icache.writebacks::total          62872097                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     23020123                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     23020123                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     23020123                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     23020123                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 437461153504                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 437461153504                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 437461153504                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 437461153504                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.476926                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014155                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.476926                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014155                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 19003.423809                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19003.423809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 19003.423809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19003.423809                       # average overall mshr miss latency
system.cpu.icache.replacements               62872097                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1538162780                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     25247544                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1563410324                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     39852231                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     23020123                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      62872354                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 460481275504                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 460481275504                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1578015011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     48267667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1626282678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025255                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.476926                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038660                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 20003.423766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  7324.066083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     23020123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     23020123                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 437461153504                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 437461153504                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.476926                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 19003.423809                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19003.423809                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.998888                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1626257904                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          62872097                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.866131                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   171.513626                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    84.485262                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.669975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.330021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3315437709                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3315437709                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    347848790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    161648011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        509496801                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    347853499                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    161648011                       # number of overall hits
system.cpu.dcache.overall_hits::total       509501510                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10341406                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3465253                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13806659                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10342059                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3465253                       # number of overall misses
system.cpu.dcache.overall_misses::total      13807312                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 199201922078                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 199201922078                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 199201922078                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 199201922078                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    358190196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    165113264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    523303460                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    358195558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    165113264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    523308822                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028871                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.020987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026384                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028873                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.020987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026385                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 57485.534845                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14427.959876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57485.534845                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14427.277524                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    391407049                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3465253                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   112.951940                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12189131                       # number of writebacks
system.cpu.dcache.writebacks::total          12189131                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3465253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3465253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3465253                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3465253                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 195736669078                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 195736669078                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 195736669078                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 195736669078                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.020987                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006622                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.020987                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006622                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56485.534845                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56485.534845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56485.534845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56485.534845                       # average overall mshr miss latency
system.cpu.dcache.replacements               13807056                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    272510042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    124644734                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       397154776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2588984                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       517265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  42179112500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  42179112500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    275099026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    125161999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    400261025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007761                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81542.560390                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13578.793104                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       517265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       517265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  41661847500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41661847500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80542.560390                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80542.560390                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     75338748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     37003277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      112342025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      7752422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2947988                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10700410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 157022809578                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 157022809578                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     83091170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     39951265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    123042435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.093300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.073790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.086965                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 53264.399169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14674.466640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2947988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2947988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 154074821578                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 154074821578                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.073790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 52264.399169                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52264.399169                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4709                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4709                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          653                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          653                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.121783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.121783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1596819342000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998212                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           522950980                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13807056                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.875633                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   171.757571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    84.240641                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.670928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.329065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1060424956                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1060424956                       # Number of data accesses

---------- End Simulation Statistics   ----------
