{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716199571674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716199571674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 11:06:11 2024 " "Processing started: Mon May 20 11:06:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716199571674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716199571674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta KeyboardReader -c KeyboardReader " "Command: quartus_sta KeyboardReader -c KeyboardReader" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716199571674 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716199571732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716199571797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716199571797 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1716199571821 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1716199571821 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1716199571949 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KeyboardReader.sdc " "Synopsys Design Constraints File file not found: 'KeyboardReader.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716199571955 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716199571955 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716199571956 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState " "create_clock -period 1.000 -name OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716199571956 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q " "create_clock -period 1.000 -name RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716199571956 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716199571956 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716199571956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716199571957 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716199571957 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716199571966 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1716199571969 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716199571969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.731 " "Worst-case setup slack is -4.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.731             -18.723 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState  " "   -4.731             -18.723 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.235             -20.635 clk  " "   -3.235             -20.635 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.122             -16.310 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q  " "   -1.122             -16.310 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716199571970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.332 " "Worst-case hold slack is -0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332              -1.829 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q  " "   -0.332              -1.829 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clk  " "    0.324               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState  " "    1.052               0.000 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716199571972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716199571973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716199571974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.440 clk  " "   -3.000             -27.440 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -4.888 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState  " "   -1.222              -4.888 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q  " "    0.222               0.000 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199571975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716199571975 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716199571985 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716199571998 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1716199571998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716199572148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716199572164 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716199572167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.159 " "Worst-case setup slack is -4.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.159             -16.447 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState  " "   -4.159             -16.447 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.837             -16.914 clk  " "   -2.837             -16.914 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948             -13.925 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q  " "   -0.948             -13.925 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716199572168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.171 " "Worst-case hold slack is -0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171              -0.556 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q  " "   -0.171              -0.556 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 clk  " "    0.294               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState  " "    0.984               0.000 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716199572170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716199572171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716199572172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.440 clk  " "   -3.000             -27.440 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222              -4.888 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState  " "   -1.222              -4.888 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q  " "    0.323               0.000 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716199572173 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716199572179 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716199572232 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716199572233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.054 " "Worst-case setup slack is -2.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.054              -8.095 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState  " "   -2.054              -8.095 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.108              -4.335 clk  " "   -1.108              -4.335 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.131 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q  " "   -0.091              -0.131 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716199572234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.038 " "Worst-case hold slack is -0.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.087 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q  " "   -0.038              -0.087 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 clk  " "    0.113               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState  " "    0.431               0.000 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716199572236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716199572237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716199572238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.371 clk  " "   -3.000             -23.371 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState  " "   -1.000              -4.000 OutputBuffer:OutputBuffer_U0\|BufferControl:BufferControl_U0\|CurrentState " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q  " "    0.228               0.000 RingBuffer:RingBuffer_U0\|MemoryAddressControl:MemoryAddressControl_U0\|MAC_Cont:MAC_Cont_U0\|MAC_Cont_Reg:MAC_Cont_Reg_U0\|MAC_FFD:FFD_U0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716199572239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716199572239 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716199572631 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716199572632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716199572650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 11:06:12 2024 " "Processing ended: Mon May 20 11:06:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716199572650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716199572650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716199572650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716199572650 ""}
