0.6
2019.1
May 24 2019
15:06:07
F:/8190938/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/miriscv_defines.v,1634469286,verilog,,,,,,,,,,,,
F:/8190938/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_defines.v,1634469286,verilog,,,,,,,,,,,,
F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/miriscv_defines.v,1634469286,verilog,,,,,,,,,,,,
F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_miriscv_decode_obf.v,1639327352,verilog,,,F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/miriscv_defines.v,tb_miriscv_decode_obf,,,,,,,,
F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/tb_miriscv_top.v,1639430725,verilog,,,,tb_miriscv_top,,,,,,,,
F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v,1634549707,verilog,,F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_core.v,F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_defines.v,miriscv_alu,,,,,,,,
F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_core.v,1639430696,verilog,,F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_decode.v,F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_defines.v,miriscv_core,,,,,,,,
F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_decode.v,1639338125,verilog,,F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_lsu.v,F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_defines.v,miriscv_decode,,,,,,,,
F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_defines.v,1634469286,verilog,,,,,,,,,,,,
F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_lsu.v,1639383070,verilog,,F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_register_file.v,F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_defines.v,miriscv_lsu,,,,,,,,
F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_ram.sv,1639346342,systemVerilog,,F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_top.sv,,miriscv_ram,,,,,,,,
F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_register_file.v,1640334172,verilog,,,,miriscv_register_file,,,,,,,,
F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_top.sv,1639385795,systemVerilog,,,,miriscv_top,,,,,,,,
