# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DataPath_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:45 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath.v 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 21:12:45 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 21:12:46 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/Bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/Bus.v 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 21:12:46 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/MDR_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/MDR_register.v 
# -- Compiling module MDR_register
# 
# Top level modules:
# 	MDR_register
# End time: 21:12:46 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/Mux_32to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/Mux_32to1.v 
# -- Compiling module Mux32to1
# 
# Top level modules:
# 	Mux32to1
# End time: 21:12:46 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/Encoder32to5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/Encoder32to5.v 
# -- Compiling module Encoder32to5
# 
# Top level modules:
# 	Encoder32to5
# End time: 21:12:46 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_64.v 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 21:12:46 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/sra.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/sra.v 
# -- Compiling module sra
# 
# Top level modules:
# 	sra
# End time: 21:12:46 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftRight.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftRight.v 
# -- Compiling module shiftRight
# 
# Top level modules:
# 	shiftRight
# End time: 21:12:46 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftLeft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftLeft.v 
# -- Compiling module shiftLeft
# 
# Top level modules:
# 	shiftLeft
# End time: 21:12:46 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateRight.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateRight.v 
# -- Compiling module rotateRight
# 
# Top level modules:
# 	rotateRight
# End time: 21:12:46 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateLeft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateLeft.v 
# -- Compiling module rotLeft
# 
# Top level modules:
# 	rotLeft
# End time: 21:12:46 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/orALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/orALU.v 
# -- Compiling module orALU
# 
# Top level modules:
# 	orALU
# End time: 21:12:46 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/notALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/notALU.v 
# -- Compiling module notALU
# 
# Top level modules:
# 	notALU
# End time: 21:12:46 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/negALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:46 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/negALU.v 
# -- Compiling module negALU
# 
# Top level modules:
# 	negALU
# End time: 21:12:47 on Mar 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/andALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:47 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/andALU.v 
# -- Compiling module andALU
# 
# Top level modules:
# 	andALU
# End time: 21:12:47 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/booth.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:47 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/booth.v 
# -- Compiling module booth
# 
# Top level modules:
# 	booth
# End time: 21:12:47 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/divisor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:47 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/divisor.v 
# -- Compiling module divisor
# 
# Top level modules:
# 	divisor
# End time: 21:12:47 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:47 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:12:47 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:47 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:12:47 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:47 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 21:12:47 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/PC_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:47 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/PC_register.v 
# -- Compiling module PC_register
# 
# Top level modules:
# 	PC_register
# End time: 21:12:47 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/SelectAndEncoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:47 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/SelectAndEncoder.v 
# -- Compiling module SelectAndEncoder
# 
# Top level modules:
# 	SelectAndEncoder
# End time: 21:12:47 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/decoder4to16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:47 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/decoder4to16.v 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 21:12:47 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project {C:/intelFPGA_lite/18.1/elec374/CPU_Project/CON_FF testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:47 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/CPU_Project" C:/intelFPGA_lite/18.1/elec374/CPU_Project/CON_FF testbench.v 
# -- Compiling module CON_FF_tb
# 
# Top level modules:
# 	CON_FF_tb
# End time: 21:12:47 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  CON_FF_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" CON_FF_tb 
# Start time: 21:12:47 on Mar 23,2025
# Loading work.CON_FF_tb
# ** Error: (vsim-3033) C:/intelFPGA_lite/18.1/elec374/CPU_Project/CON_FF testbench.v(13): Instantiation of 'CON_FF' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /CON_FF_tb File: C:/intelFPGA_lite/18.1/elec374/CPU_Project/CON_FF testbench.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/intelFPGA_lite/18.1/elec374/CPU_Project/rtl_work
#             C:/intelFPGA_lite/18.1/elec374/CPU_Project/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./DataPath_run_msim_rtl_verilog.do PAUSED at line 35
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Mar 23,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:13:02 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Mar 23,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/adder_test.v 
# -- Compiling module adder_tb
# 
# Top level modules:
# 	adder_tb
# End time: 21:13:02 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Mar 23,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:13:02 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Mar 23,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/ALU_tb.v 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 21:13:02 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/andALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Mar 23,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/andALU.v 
# -- Compiling module andALU
# 
# Top level modules:
# 	andALU
# End time: 21:13:02 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/booth.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Mar 23,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/booth.v 
# -- Compiling module booth
# 
# Top level modules:
# 	booth
# End time: 21:13:02 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Bus.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Mar 23,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Bus.v 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 21:13:02 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Bus_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Mar 23,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Bus_test.v 
# -- Compiling module Bus_tb
# 
# Top level modules:
# 	Bus_tb
# End time: 21:13:02 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/intelFPGA_lite/18.1/elec374/CPU_Project/CON_FF testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Mar 23,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/CON_FF testbench.v 
# -- Compiling module CON_FF_tb
# 
# Top level modules:
# 	CON_FF_tb
# End time: 21:13:02 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/CON_FF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Mar 23,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/CON_FF.v 
# -- Compiling module CON_FF
# 
# Top level modules:
# 	CON_FF
# End time: 21:13:03 on Mar 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:03 on Mar 23,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath.v 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 21:13:03 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath_P2_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:03 on Mar 23,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath_P2_tb.v 
# -- Compiling module DataPath_P2_tb
# 
# Top level modules:
# 	DataPath_P2_tb
# End time: 21:13:03 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:03 on Mar 23,2025
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/DataPath_test.v 
# -- Compiling module DataPath_tb
# 
# Top level modules:
# 	DataPath_tb
# End time: 21:13:03 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/decoder2to4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:03 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/decoder2to4.v 
# -- Compiling module decoder2_to_4
# 
# Top level modules:
# 	decoder2_to_4
# End time: 21:13:03 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/decoder4to16.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:03 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/decoder4to16.v 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 21:13:03 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/divisor.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:03 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/divisor.v 
# -- Compiling module divisor
# 
# Top level modules:
# 	divisor
# End time: 21:13:03 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/divisor_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:03 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/divisor_tb.v 
# -- Compiling module divisor_tb
# 
# Top level modules:
# 	divisor_tb
# End time: 21:13:03 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Encoder32to5.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:03 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Encoder32to5.v 
# -- Compiling module Encoder32to5
# 
# Top level modules:
# 	Encoder32to5
# End time: 21:13:03 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Encoder32to5_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:03 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Encoder32to5_test.v 
# -- Compiling module Encoder32to5_test
# 
# Top level modules:
# 	Encoder32to5_test
# End time: 21:13:03 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/MDR_register.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:03 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/MDR_register.v 
# -- Compiling module MDR_register
# 
# Top level modules:
# 	MDR_register
# End time: 21:13:04 on Mar 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/MDR_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:04 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/MDR_test.v 
# -- Compiling module MDR_register_tb
# 
# Top level modules:
# 	MDR_register_tb
# End time: 21:13:04 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Mux_32to1.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:04 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Mux_32to1.v 
# -- Compiling module Mux32to1
# 
# Top level modules:
# 	Mux32to1
# End time: 21:13:04 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Mux32to1_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:04 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/Mux32to1_test.v 
# -- Compiling module Mux32to1_test
# 
# Top level modules:
# 	Mux32to1_test
# End time: 21:13:04 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/negALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:04 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/negALU.v 
# -- Compiling module negALU
# 
# Top level modules:
# 	negALU
# End time: 21:13:04 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/notALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:04 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/notALU.v 
# -- Compiling module notALU
# 
# Top level modules:
# 	notALU
# End time: 21:13:04 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/orALU.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:04 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/orALU.v 
# -- Compiling module orALU
# 
# Top level modules:
# 	orALU
# End time: 21:13:04 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/PC_register.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:04 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/PC_register.v 
# -- Compiling module PC_register
# 
# Top level modules:
# 	PC_register
# End time: 21:13:04 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/PC_register_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:04 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/PC_register_tb.v 
# -- Compiling module PC_register_tb
# 
# Top level modules:
# 	PC_register_tb
# End time: 21:13:04 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:04 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 21:13:04 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_64.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:04 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_64.v 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 21:13:04 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_R0.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:04 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_R0.v 
# -- Compiling module register_R0
# 
# Top level modules:
# 	register_R0
# End time: 21:13:04 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:04 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/register_test.v 
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 21:13:05 on Mar 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateLeft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:05 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateLeft.v 
# -- Compiling module rotLeft
# 
# Top level modules:
# 	rotLeft
# End time: 21:13:05 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateRight.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:05 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/rotateRight.v 
# -- Compiling module rotateRight
# 
# Top level modules:
# 	rotateRight
# End time: 21:13:05 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/SelectAndEncoder.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:05 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/SelectAndEncoder.v 
# -- Compiling module SelectAndEncoder
# 
# Top level modules:
# 	SelectAndEncoder
# End time: 21:13:05 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/selectAndEncoder_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:05 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/selectAndEncoder_tb.v 
# -- Compiling module selectAndEncoder_tb
# 
# Top level modules:
# 	selectAndEncoder_tb
# End time: 21:13:05 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftLeft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:05 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftLeft.v 
# -- Compiling module shiftLeft
# 
# Top level modules:
# 	shiftLeft
# End time: 21:13:05 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftRight.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:05 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/shiftRight.v 
# -- Compiling module shiftRight
# 
# Top level modules:
# 	shiftRight
# End time: 21:13:05 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/sra.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:05 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/sra.v 
# -- Compiling module sra
# 
# Top level modules:
# 	sra
# End time: 21:13:05 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:05 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor.v 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 21:13:05 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:05 on Mar 23,2025
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/elec374/CPU_Project/subtractor_test.v 
# -- Compiling module subtractor_tb
# 
# Top level modules:
# 	subtractor_tb
# End time: 21:13:05 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.CON_FF_tb
# vsim work.CON_FF_tb 
# Start time: 21:12:47 on Mar 23,2025
# Loading work.CON_FF_tb
# Loading work.CON_FF
# Loading work.decoder2_to_4
add wave -position insertpoint  \
sim:/CON_FF_tb/bus \
sim:/CON_FF_tb/ir \
sim:/CON_FF_tb/con_in \
sim:/CON_FF_tb/clock \
sim:/CON_FF_tb/out \
sim:/CON_FF_tb/con_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mistr  Hostname: LAPTOP-D6TF3BP4  ProcessID: 18488
#           Attempting to use alternate WLF file "./wlftja9q7a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftja9q7a
run -all
# ** Note: $stop    : C:/intelFPGA_lite/18.1/elec374/CPU_Project/CON_FF testbench.v(45)
#    Time: 100 ns  Iteration: 0  Instance: /CON_FF_tb
# Break in Module CON_FF_tb at C:/intelFPGA_lite/18.1/elec374/CPU_Project/CON_FF testbench.v line 45
# End time: 21:18:42 on Mar 23,2025, Elapsed time: 0:05:55
# Errors: 1, Warnings: 2
