// Seed: 2535001845
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input tri1 id_5,
    output id_6
);
  type_12 id_7 (
      .id_0 (""),
      .id_1 (id_0[1]),
      .id_2 (1),
      .id_3 (1 & 1),
      .id_4 (id_6),
      .id_5 (1),
      .id_6 (1),
      .id_7 (1 - 1),
      .id_8 (id_4),
      .id_9 (1),
      .id_10(1)
  );
  logic id_8;
  assign id_0 = id_5;
  logic id_9;
endmodule
