<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH] Add Support for Freescale FlexCAN CAN controller
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2009-July/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%5D%20Add%20Support%20for%20Freescale%20FlexCAN%20CAN%20controller&In-Reply-To=%3C20090728074004.GR2714%40pengutronix.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002802.html">
   <LINK REL="Next"  HREF="002803.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH] Add Support for Freescale FlexCAN CAN controller</H1>
    <B>Sascha Hauer</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%5D%20Add%20Support%20for%20Freescale%20FlexCAN%20CAN%20controller&In-Reply-To=%3C20090728074004.GR2714%40pengutronix.de%3E"
       TITLE="[PATCH] Add Support for Freescale FlexCAN CAN controller">s.hauer at pengutronix.de
       </A><BR>
    <I>Tue Jul 28 09:40:04 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="002802.html">[PATCH] Add Support for Freescale FlexCAN CAN controller
</A></li>
        <LI>Next message: <A HREF="002803.html">iproute2 for ARM
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2808">[ date ]</a>
              <a href="thread.html#2808">[ thread ]</a>
              <a href="subject.html#2808">[ subject ]</a>
              <a href="author.html#2808">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On Fri, Jul 24, 2009 at 04:55:02PM +0200, Wolfgang Grandegger wrote:

[snip]

&gt;<i> &gt; +
</I>&gt;<i> &gt; +static void flexcan_error(struct net_device *ndev, u32 stat)
</I>&gt;<i> &gt; +{
</I>&gt;<i> &gt; +	struct can_frame *cf;
</I>&gt;<i> &gt; +	struct sk_buff *skb;
</I>&gt;<i> &gt; +	struct flexcan_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt; +	struct net_device_stats *stats = &amp;ndev-&gt;stats;
</I>&gt;<i> &gt; +	enum can_state state = priv-&gt;can.state;
</I>&gt;<i> &gt; +	int error_warning = 0, rx_errors = 0;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	skb = dev_alloc_skb(sizeof(struct can_frame));
</I>&gt;<i> &gt; +	if (!skb)
</I>&gt;<i> &gt; +		return;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	skb-&gt;dev = ndev;
</I>&gt;<i> &gt; +	skb-&gt;protocol = htons(ETH_P_CAN);
</I>&gt;<i> 
</I>&gt;<i> 	skb-&gt;protocol = __constant_htons(ETH_P_CAN);
</I>&gt;<i> 	skb-&gt;ip_summed = CHECKSUM_UNNECESSARY;
</I>&gt;<i> 
</I>&gt;<i> as above?!
</I>&gt;<i> 
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	cf = (struct can_frame *)skb_put(skb, sizeof(*cf));
</I>&gt;<i> &gt; +	memset(cf, 0, sizeof(*cf));
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	cf-&gt;can_id = CAN_ERR_FLAG;
</I>&gt;<i> &gt; +	cf-&gt;can_dlc = CAN_ERR_DLC;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	if (stat &amp; ERRSTAT_RWRNINT) {
</I>&gt;<i> &gt; +		error_warning = 1;
</I>&gt;<i> &gt; +		state = CAN_STATE_ERROR_WARNING;
</I>&gt;<i> &gt; +		cf-&gt;data[1] |= CAN_ERR_CRTL_RX_WARNING;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	if (stat &amp; ERRSTAT_TWRNINT) {
</I>&gt;<i> &gt; +		error_warning = 1;
</I>&gt;<i> &gt; +		state = CAN_STATE_ERROR_WARNING;
</I>
This state change here is bogus as it gets overwritten in the following
switch/case. We can't properly detect error warning state so I'll remove
it in the next version.


&gt;<i> &gt; +		cf-&gt;data[1] |= CAN_ERR_CRTL_TX_WARNING;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	switch ((stat &gt;&gt; 4) &amp; 0x3) {
</I>&gt;<i> &gt; +	case 0:
</I>&gt;<i> &gt; +		state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;<i> &gt; +		break;
</I>&gt;<i> 
</I>&gt;<i> Does the device recover autmatically from the bus-off state? Can
</I>&gt;<i> automatic recovery be configured (switched off?).
</I>&gt;<i> 
</I>&gt;<i> &gt; +	case 1:
</I>&gt;<i> &gt; +		state = CAN_STATE_ERROR_PASSIVE;
</I>&gt;<i> &gt; +		break;
</I>&gt;<i> &gt; +	default:
</I>&gt;<i> &gt; +		state = CAN_STATE_BUS_OFF;
</I>&gt;<i> &gt; +		break;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> 
</I>&gt;<i> You seem to handle a state change to error passive like a change to
</I>&gt;<i> error warning.
</I>&gt;<i> 
</I>&gt;<i> &gt; +	if (stat &amp; ERRSTAT_BOFFINT) {
</I>&gt;<i> &gt; +		cf-&gt;can_id |= CAN_ERR_BUSOFF;
</I>&gt;<i> &gt; +		can_bus_off(ndev);
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	if (stat &amp; ERRSTAT_BIT1ERR) {
</I>&gt;<i> 
</I>&gt;<i> 		rx_error = 1; ???
</I>&gt;<i> 
</I>&gt;<i> &gt; +		cf-&gt;can_id |= CAN_ERR_PROT | CAN_ERR_BUSERROR;
</I>&gt;<i> &gt; +		cf-&gt;data[2] |= CAN_ERR_PROT_BIT1;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	if (stat &amp; ERRSTAT_BIT0ERR) {
</I>&gt;<i> 
</I>&gt;<i> 		rx_error = 1; ???
</I>&gt;<i> 
</I>&gt;<i> &gt; +		cf-&gt;can_id |= CAN_ERR_PROT | CAN_ERR_BUSERROR;
</I>&gt;<i> &gt; +		cf-&gt;data[2] |= CAN_ERR_PROT_BIT0;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	if (stat &amp; ERRSTAT_FRMERR) {
</I>&gt;<i> &gt; +		rx_errors = 1;
</I>&gt;<i> &gt; +		cf-&gt;can_id |= CAN_ERR_PROT | CAN_ERR_BUSERROR;
</I>&gt;<i> &gt; +		cf-&gt;data[2] |= CAN_ERR_PROT_FORM;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	if (stat &amp; ERRSTAT_STFERR) {
</I>&gt;<i> &gt; +		rx_errors = 1;
</I>&gt;<i> &gt; +		cf-&gt;can_id |= CAN_ERR_PROT | CAN_ERR_BUSERROR;
</I>&gt;<i> &gt; +		cf-&gt;data[2] |= CAN_ERR_PROT_STUFF;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	if (stat &amp; ERRSTAT_ACKERR) {
</I>&gt;<i> &gt; +		rx_errors = 1;
</I>&gt;<i> &gt; +		cf-&gt;can_id |= CAN_ERR_ACK;
</I>&gt;<i> 
</I>&gt;<i> Is ACK error a RX error?
</I>&gt;<i> 
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	if (error_warning)
</I>&gt;<i> &gt; +		priv-&gt;can.can_stats.error_warning++;
</I>&gt;<i> 
</I>&gt;<i> What about priv-&gt;can.can_stats.error_passive;
</I>&gt;<i> 
</I>&gt;<i> &gt; +	if (rx_errors)
</I>&gt;<i> &gt; +		stats-&gt;rx_errors++;
</I>&gt;<i> &gt; +	if (cf-&gt;can_id &amp; CAN_ERR_BUSERROR)
</I>&gt;<i> &gt; +		priv-&gt;can.can_stats.bus_error++;
</I>&gt;<i> 
</I>&gt;<i> It gets incremented in can_bus_off() already!
</I>&gt;<i> 
</I>&gt;<i> &gt; +	priv-&gt;can.state = state;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	netif_rx(skb);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	ndev-&gt;last_rx = jiffies;
</I>&gt;<i> &gt; +	stats-&gt;rx_packets++;
</I>&gt;<i> &gt; +	stats-&gt;rx_bytes += cf-&gt;can_dlc;
</I>&gt;<i> &gt; +}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +static irqreturn_t flexcan_isr(int irq, void *dev_id)
</I>&gt;<i> &gt; +{
</I>&gt;<i> &gt; +	struct net_device *ndev = dev_id;
</I>&gt;<i> &gt; +	struct net_device_stats *stats = &amp;ndev-&gt;stats;
</I>&gt;<i> &gt; +	struct flexcan_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt; +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;<i> &gt; +	u32 iflags, errstat;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	errstat = readl(&amp;regs-&gt;errstat);
</I>&gt;<i> &gt; +	if (errstat &amp; ERRSTAT_INT) {
</I>&gt;<i> &gt; +		flexcan_error(ndev, errstat);
</I>&gt;<i> &gt; +		writel(errstat &amp; ERRSTAT_INT, &amp;regs-&gt;errstat);
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	iflags = readl(&amp;regs-&gt;iflag1);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	if (iflags &amp; IFLAG_RX_FIFO_OVERFLOW) {
</I>&gt;<i> &gt; +		writel(IFLAG_RX_FIFO_OVERFLOW, &amp;regs-&gt;iflag1);
</I>&gt;<i> &gt; +		stats-&gt;rx_over_errors++;
</I>&gt;<i> 
</I>&gt;<i> 		stats-&gt;rx_errors++; ???
</I>&gt;<i> 
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	while (iflags &amp; IFLAG_RX_FIFO_AVAILABLE) {
</I>&gt;<i> &gt; +		struct flexcan_mb __iomem *mb = &amp;regs-&gt;cantxfg[0];
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +		flexcan_rx_frame(ndev, mb);
</I>&gt;<i> &gt; +		writel(IFLAG_RX_FIFO_AVAILABLE, &amp;regs-&gt;iflag1);
</I>&gt;<i> &gt; +		readl(&amp;regs-&gt;timer);
</I>&gt;<i> &gt; +		iflags = readl(&amp;regs-&gt;iflag1);
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	if (iflags &amp; (1 &lt;&lt; TX_BUF_ID)) {
</I>&gt;<i> &gt; +		stats-&gt;tx_packets++;
</I>&gt;<i> &gt; +		writel((1 &lt;&lt; TX_BUF_ID), &amp;regs-&gt;iflag1);
</I>&gt;<i> &gt; +		netif_wake_queue(ndev);
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	return IRQ_HANDLED;
</I>&gt;<i> &gt; +}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +static int flexcan_set_bittiming(struct net_device *ndev)
</I>&gt;<i> &gt; +{
</I>&gt;<i> &gt; +	struct flexcan_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt; +	struct can_bittiming *bt = &amp;priv-&gt;can.bittiming;
</I>&gt;<i> &gt; +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;<i> &gt; +	int ret = 0;
</I>&gt;<i> &gt; +	u32 reg;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	dev_dbg(&amp;ndev-&gt;dev, &quot;%s: infreq: %ld brp: %d p1: %d p2: %d sample: %d&quot;
</I>&gt;<i> &gt; +			&quot; sjw: %d prop: %d\n&quot;,
</I>&gt;<i> &gt; +			__func__, clk_get_rate(priv-&gt;clk), bt-&gt;brp,
</I>&gt;<i> &gt; +			bt-&gt;phase_seg1, bt-&gt;phase_seg2, bt-&gt;sample_point,
</I>&gt;<i> &gt; +			bt-&gt;sjw, bt-&gt;prop_seg);
</I>&gt;<i> 
</I>&gt;<i> Could you replace this dev_dbg() in favor of a
</I>&gt;<i> 
</I>&gt;<i>         dev_info(dev-&gt;dev.parent, &quot;setting CANCTRL=0x%x\n&quot;, reg);
</I>&gt;<i> 
</I>&gt;<i> before returning.
</I>&gt;<i> 
</I>&gt;<i> &gt; +	reg = readl(&amp;regs-&gt;canctrl);
</I>&gt;<i> &gt; +	reg &amp;= ~(CANCTRL_SAMP | CANCTRL_PRESDIV(0xff) |
</I>&gt;<i> &gt; +			CANCTRL_PSEG1(7) | CANCTRL_PSEG2(7));
</I>&gt;<i> &gt; +	reg |= CANCTRL_PRESDIV(bt-&gt;brp - 1) |
</I>&gt;<i> &gt; +		CANCTRL_PSEG1(bt-&gt;phase_seg1 - 1) |
</I>&gt;<i> &gt; +		CANCTRL_PSEG2(bt-&gt;phase_seg2 - 1) |
</I>&gt;<i> &gt; +		CANCTRL_RJW(3) |
</I>&gt;<i> &gt; +		CANCTRL_PROPSEG(bt-&gt;prop_seg - 1);
</I>&gt;<i> &gt; +	if (priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_3_SAMPLES)
</I>&gt;<i> &gt; +		reg |= CANCTRL_SAMP;
</I>&gt;<i> &gt; +	writel(reg, &amp;regs-&gt;canctrl);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	return ret;
</I>&gt;<i> &gt; +}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +
</I>&gt;<i> 
</I>&gt;<i> Two empty lines!
</I>&gt;<i> 
</I>&gt;<i> &gt; +static int flexcan_open(struct net_device *ndev)
</I>&gt;<i> &gt; +{
</I>&gt;<i> &gt; +	int ret, i;
</I>&gt;<i> &gt; +	struct flexcan_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt; +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;<i> &gt; +	u32 reg;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	ret = open_candev(ndev);
</I>&gt;<i> &gt; +	if (ret)
</I>&gt;<i> &gt; +		return ret;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	ret = request_irq(ndev-&gt;irq, flexcan_isr, IRQF_DISABLED,
</I>&gt;<i> &gt; +			DRIVER_NAME, ndev);
</I>&gt;<i> 
</I>&gt;<i> Do you really need IRQF_DISABLED?
</I>&gt;<i> 
</I>&gt;<i> &gt; +	if (ret)
</I>&gt;<i> &gt; +		goto err_irq;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	clk_enable(priv-&gt;clk);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	reg = CANMCR_SOFTRST | CANMCR_HALT;
</I>&gt;<i> &gt; +	writel(CANMCR_SOFTRST, &amp;regs-&gt;canmcr);
</I>&gt;<i> &gt; +	udelay(10);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	if (readl(&amp;regs-&gt;canmcr) &amp; CANMCR_SOFTRST) {
</I>&gt;<i> &gt; +		dev_err(&amp;ndev-&gt;dev, &quot;Failed to softreset can module.\n&quot;);
</I>&gt;<i> &gt; +		ret = -ENODEV;
</I>&gt;<i> &gt; +		goto err_reset;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	/* Enable error and bus off interrupt */
</I>&gt;<i> &gt; +	reg = readl(&amp;regs-&gt;canctrl);
</I>&gt;<i> &gt; +	reg |= CANCTRL_CLKSRC | CANCTRL_ERRMSK | CANCTRL_BOFFMSK |
</I>&gt;<i> &gt; +		CANCTRL_BOFFREC | CANCTRL_TWRN_MSK | CANCTRL_TWRN_MSK;
</I>&gt;<i> &gt; +	writel(reg, &amp;regs-&gt;canctrl);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	/* Set lowest buffer transmitted first */
</I>&gt;<i> &gt; +	reg |= CANCTRL_LBUF;
</I>&gt;<i> &gt; +	writel(reg, &amp;regs-&gt;canctrl);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	for (i = 0; i &lt; 64; i++) {
</I>&gt;<i> &gt; +		writel(0, &amp;regs-&gt;cantxfg[i].can_dlc);
</I>&gt;<i> &gt; +		writel(0, &amp;regs-&gt;cantxfg[i].can_id);
</I>&gt;<i> &gt; +		writel(0, &amp;regs-&gt;cantxfg[i].data[0]);
</I>&gt;<i> &gt; +		writel(0, &amp;regs-&gt;cantxfg[i].data[1]);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +		/* Put MB into rx queue */
</I>&gt;<i> &gt; +		writel(MB_CNT_CODE(0x04), &amp;regs-&gt;cantxfg[i].can_dlc);
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	/* acceptance mask/acceptance code (accept everything) */
</I>&gt;<i> &gt; +	writel(0x0, &amp;regs-&gt;rxgmask);
</I>&gt;<i> &gt; +	writel(0x0, &amp;regs-&gt;rx14mask);
</I>&gt;<i> &gt; +	writel(0x0, &amp;regs-&gt;rx15mask);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	/* Enable flexcan module */
</I>&gt;<i> &gt; +	reg = readl(&amp;regs-&gt;canmcr);
</I>&gt;<i> &gt; +	reg &amp;= ~(CANMCR_MDIS | CANMCR_FRZ);
</I>&gt;<i> &gt; +	reg |= CANMCR_IDAM_C | CANMCR_FEN;
</I>&gt;<i> &gt; +	writel(reg, &amp;regs-&gt;canmcr);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	/* Synchronize with the can bus */
</I>&gt;<i> &gt; +	reg &amp;= ~CANMCR_HALT;
</I>&gt;<i> &gt; +	writel(reg, &amp;regs-&gt;canmcr);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	/* Enable interrupts */
</I>&gt;<i> &gt; +	writel(IFLAG_RX_FIFO_OVERFLOW | IFLAG_RX_FIFO_AVAILABLE |
</I>&gt;<i> &gt; +			IFLAG_BUF(TX_BUF_ID),
</I>&gt;<i> &gt; +			&amp;regs-&gt;imask1);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	netif_start_queue(ndev);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	return 0;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +err_reset:
</I>&gt;<i> &gt; +	free_irq(ndev-&gt;irq, ndev);
</I>&gt;<i> &gt; +err_irq:
</I>&gt;<i> &gt; +	close_candev(ndev);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	return ret;
</I>&gt;<i> &gt; +}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +static int flexcan_close(struct net_device *ndev)
</I>&gt;<i> &gt; +{
</I>&gt;<i> &gt; +	struct flexcan_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt; +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	netif_stop_queue(ndev);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	/* Disable all interrupts */
</I>&gt;<i> &gt; +	writel(0, &amp;regs-&gt;imask1);
</I>&gt;<i> &gt; +	free_irq(ndev-&gt;irq, ndev);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	close_candev(ndev);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	/* Disable module */
</I>&gt;<i> &gt; +	writel(CANMCR_MDIS, &amp;regs-&gt;canmcr);
</I>&gt;<i> &gt; +	clk_disable(priv-&gt;clk);
</I>&gt;<i> &gt; +	return 0;
</I>&gt;<i> &gt; +}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +static int flexcan_set_mode(struct net_device *ndev, enum can_mode mode)
</I>&gt;<i> &gt; +{
</I>&gt;<i> &gt; +	struct flexcan_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt; +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;<i> &gt; +	u32 reg;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	switch (mode) {
</I>&gt;<i> &gt; +	case CAN_MODE_START:
</I>&gt;<i> &gt; +		reg = readl(&amp;regs-&gt;canctrl);
</I>&gt;<i> &gt; +		reg &amp;= ~CANCTRL_BOFFREC;
</I>&gt;<i> &gt; +		writel(reg, &amp;regs-&gt;canctrl);
</I>&gt;<i> &gt; +		reg |= CANCTRL_BOFFREC;
</I>&gt;<i> &gt; +		writel(reg, &amp;regs-&gt;canctrl);
</I>&gt;<i> &gt; +		priv-&gt;can.state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +		if (netif_queue_stopped(ndev))
</I>&gt;<i> &gt; +			netif_wake_queue(ndev);
</I>&gt;<i> &gt; +		break;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	default:
</I>&gt;<i> &gt; +		return -EOPNOTSUPP;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	return 0;
</I>&gt;<i> &gt; +}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +static const struct net_device_ops flexcan_netdev_ops = {
</I>&gt;<i> &gt; +       .ndo_open		= flexcan_open,
</I>&gt;<i> &gt; +       .ndo_stop		= flexcan_close,
</I>&gt;<i> &gt; +       .ndo_start_xmit		= flexcan_start_xmit,
</I>&gt;<i> &gt; +};
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +static int register_flexcandev(struct net_device *ndev)
</I>&gt;<i> &gt; +{
</I>&gt;<i> &gt; +	struct flexcan_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt; +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;<i> &gt; +	u32 reg;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	reg = readl(&amp;regs-&gt;canmcr);
</I>&gt;<i> &gt; +	reg &amp;= ~CANMCR_MDIS;
</I>&gt;<i> &gt; +	writel(reg, &amp;regs-&gt;canmcr);
</I>&gt;<i> &gt; +	udelay(100);
</I>&gt;<i> &gt; +	reg |= CANMCR_FRZ | CANMCR_HALT | CANMCR_FEN;
</I>&gt;<i> &gt; +	writel(reg, &amp;regs-&gt;canmcr);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	reg = readl(&amp;regs-&gt;canmcr);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	/* Currently we only support newer versions of this core featuring
</I>&gt;<i> &gt; +	 * a RX FIFO. Older cores found on some Coldfire derivates are not
</I>&gt;<i> &gt; +	 * yet supported.
</I>&gt;<i> &gt; +	 */
</I>&gt;<i> &gt; +	if (!(reg &amp; CANMCR_FEN)) {
</I>&gt;<i> &gt; +		dev_err(&amp;ndev-&gt;dev, &quot;Could not enable RX FIFO, unsupported core&quot;);
</I>&gt;<i> 
</I>&gt;<i> Line too long!
</I>&gt;<i> 
</I>&gt;<i> &gt; +		return -ENODEV;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	ndev-&gt;flags |= IFF_ECHO; /* we support local echo in hardware */
</I>&gt;<i> &gt; +	ndev-&gt;netdev_ops = &amp;flexcan_netdev_ops;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	return register_candev(ndev);
</I>&gt;<i> &gt; +}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +static void unregister_flexcandev(struct net_device *ndev)
</I>&gt;<i> &gt; +{
</I>&gt;<i> &gt; +	struct flexcan_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt; +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;<i> &gt; +	u32 reg;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	reg = readl(&amp;regs-&gt;canmcr);
</I>&gt;<i> &gt; +	reg |= CANMCR_FRZ | CANMCR_HALT | CANMCR_MDIS;
</I>&gt;<i> &gt; +	writel(reg, &amp;regs-&gt;canmcr);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	unregister_candev(ndev);
</I>&gt;<i> &gt; +}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +static int __devinit flexcan_probe(struct platform_device *pdev)
</I>&gt;<i> &gt; +{
</I>&gt;<i> &gt; +	struct resource *mem;
</I>&gt;<i> &gt; +	struct net_device *ndev;
</I>&gt;<i> &gt; +	struct flexcan_priv *priv;
</I>&gt;<i> &gt; +	u32 mem_size;
</I>&gt;<i> &gt; +	int ret;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	ndev = alloc_candev(sizeof(struct flexcan_priv));
</I>&gt;<i> &gt; +	if (!ndev)
</I>&gt;<i> &gt; +		return -ENOMEM;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	priv = netdev_priv(ndev);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	ndev-&gt;irq = platform_get_irq(pdev, 0);
</I>&gt;<i> &gt; +	if (!mem || !ndev-&gt;irq) {
</I>&gt;<i> &gt; +		ret = -ENODEV;
</I>&gt;<i> &gt; +		goto failed_req;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	mem_size = resource_size(mem);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	if (!request_mem_region(mem-&gt;start, mem_size, DRIVER_NAME)) {
</I>&gt;<i> &gt; +		ret = -EBUSY;
</I>&gt;<i> &gt; +		goto failed_req;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	SET_NETDEV_DEV(ndev, &amp;pdev-&gt;dev);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	priv-&gt;base = ioremap(mem-&gt;start, mem_size);
</I>&gt;<i> &gt; +	if (!priv-&gt;base) {
</I>&gt;<i> &gt; +		ret = -ENOMEM;
</I>&gt;<i> &gt; +		goto failed_map;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	priv-&gt;clk = clk_get(&amp;pdev-&gt;dev, NULL);
</I>&gt;<i> &gt; +	if (IS_ERR(priv-&gt;clk)) {
</I>&gt;<i> &gt; +		ret = PTR_ERR(priv-&gt;clk);
</I>&gt;<i> &gt; +		goto failed_clock;
</I>&gt;<i> &gt; +	}
</I>&gt;<i> &gt; +	priv-&gt;can.clock.freq = clk_get_rate(priv-&gt;clk);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	platform_set_drvdata(pdev, ndev);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	priv-&gt;can.do_set_bittiming = flexcan_set_bittiming;
</I>&gt;<i> &gt; +	priv-&gt;can.bittiming_const = &amp;flexcan_bittiming_const;
</I>&gt;<i> &gt; +	priv-&gt;can.do_set_mode = flexcan_set_mode;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	ret = register_flexcandev(ndev);
</I>&gt;<i> &gt; +	if (ret)
</I>&gt;<i> &gt; +		goto failed_register;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	return 0;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +failed_register:
</I>&gt;<i> &gt; +	clk_put(priv-&gt;clk);
</I>&gt;<i> &gt; +failed_clock:
</I>&gt;<i> &gt; +	iounmap(priv-&gt;base);
</I>&gt;<i> &gt; +failed_map:
</I>&gt;<i> &gt; +	release_mem_region(mem-&gt;start, mem_size);
</I>&gt;<i> &gt; +failed_req:
</I>&gt;<i> &gt; +	free_candev(ndev);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	return ret;
</I>&gt;<i> &gt; +}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +static int __devexit flexcan_remove(struct platform_device *pdev)
</I>&gt;<i> &gt; +{
</I>&gt;<i> &gt; +	struct net_device *ndev = platform_get_drvdata(pdev);
</I>&gt;<i> &gt; +	struct flexcan_priv *priv = netdev_priv(ndev);
</I>&gt;<i> &gt; +	struct resource *mem;
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	unregister_flexcandev(ndev);
</I>&gt;<i> &gt; +	platform_set_drvdata(pdev, NULL);
</I>&gt;<i> &gt; +	iounmap(priv-&gt;base);
</I>&gt;<i> &gt; +	clk_put(priv-&gt;clk);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
</I>&gt;<i> &gt; +	release_mem_region(mem-&gt;start, resource_size(mem));
</I>&gt;<i> &gt; +	free_candev(ndev);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +	return 0;
</I>&gt;<i> &gt; +}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +static struct platform_driver flexcan_driver = {
</I>&gt;<i> &gt; +	.driver = {
</I>&gt;<i> &gt; +		   .name = DRIVER_NAME,
</I>&gt;<i> &gt; +		   },
</I>&gt;<i> &gt; +	.probe = flexcan_probe,
</I>&gt;<i> &gt; +	.remove = __devexit_p(flexcan_remove),
</I>&gt;<i> &gt; +};
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +static int __init flexcan_init(void)
</I>&gt;<i> &gt; +{
</I>&gt;<i> &gt; +	return platform_driver_register(&amp;flexcan_driver);
</I>&gt;<i> &gt; +}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +static void __exit flexcan_exit(void)
</I>&gt;<i> &gt; +{
</I>&gt;<i> &gt; +	platform_driver_unregister(&amp;flexcan_driver);
</I>&gt;<i> &gt; +}
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +module_init(flexcan_init);
</I>&gt;<i> &gt; +module_exit(flexcan_exit);
</I>&gt;<i> &gt; +
</I>&gt;<i> &gt; +MODULE_AUTHOR(&quot;Sascha Hauer &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">s.hauer at pengutronix.de</A>&gt;&quot;);
</I>&gt;<i> &gt; +MODULE_LICENSE(&quot;GPL v2&quot;);
</I>&gt;<i> &gt; +MODULE_DESCRIPTION(&quot;CAN port driver for flexcan based chip&quot;);
</I>&gt;<i> 
</I>&gt;<i> Apart from that, it already looks quite good.
</I>&gt;<i> 
</I>&gt;<i> Thanks for your contribution.
</I>&gt;<i> 
</I>&gt;<i> Wolfgang.
</I>&gt;<i> 
</I>
-- 
Pengutronix e.K.                           |                             |
Industrial Linux Solutions                 | <A HREF="http://www.pengutronix.de/">http://www.pengutronix.de/</A>  |
Peiner Str. 6-8, 31137 Hildesheim, Germany | Phone: +49-5121-206917-0    |
Amtsgericht Hildesheim, HRA 2686           | Fax:   +49-5121-206917-5555 |

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002802.html">[PATCH] Add Support for Freescale FlexCAN CAN controller
</A></li>
	<LI>Next message: <A HREF="002803.html">iproute2 for ARM
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2808">[ date ]</a>
              <a href="thread.html#2808">[ thread ]</a>
              <a href="subject.html#2808">[ subject ]</a>
              <a href="author.html#2808">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
