============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  02:58:17 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (571 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[1]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=    1221                  
      Launch Clock:-       0                  
         Data Path:-     650                  
             Slack:=     571                  

#------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  state_reg[1]/CK                       -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  state_reg[1]/QN                       -       CK->QN R     DFFRX1LVT        16 24.6   120   101     101    (-,-) 
  sub_103_37_Y_add_102_37_g491__7098/Y  -       B->Y   F     XNOR2X1LVT        1  2.4    14    29     130    (-,-) 
  sub_103_37_Y_add_102_37_g489__5122/CO -       CI->CO F     ADDFX1LVT         1  2.4    16    31     162    (-,-) 
  sub_103_37_Y_add_102_37_g488__1705/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     193    (-,-) 
  sub_103_37_Y_add_102_37_g487__2802/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     225    (-,-) 
  sub_103_37_Y_add_102_37_g486__1617/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     257    (-,-) 
  sub_103_37_Y_add_102_37_g485__3680/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     288    (-,-) 
  sub_103_37_Y_add_102_37_g484__6783/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     320    (-,-) 
  sub_103_37_Y_add_102_37_g483__5526/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     351    (-,-) 
  sub_103_37_Y_add_102_37_g482__8428/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     383    (-,-) 
  sub_103_37_Y_add_102_37_g481__4319/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     415    (-,-) 
  sub_103_37_Y_add_102_37_g480__6260/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     446    (-,-) 
  sub_103_37_Y_add_102_37_g479__5107/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     478    (-,-) 
  sub_103_37_Y_add_102_37_g478__2398/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     509    (-,-) 
  sub_103_37_Y_add_102_37_g477__5477/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     541    (-,-) 
  sub_103_37_Y_add_102_37_g476__6417/CO -       CI->CO F     ADDFX1LVT         1  2.4    15    32     573    (-,-) 
  sub_103_37_Y_add_102_37_g475__7410/CO -       CI->CO F     ADDFX1LVT         1  2.2    14    31     604    (-,-) 
  sub_103_37_Y_add_102_37_g474__1666/Y  -       B->Y   R     XNOR2X1LVT        1  1.9    12    26     629    (-,-) 
  g3020__5526/Y                         -       A1N->Y R     OAI2BB1X1LVT      1  2.1    24    20     650    (-,-) 
  out_q_reg[15]/D                       <<<     -      R     DFFRHQX1LVT       1    -     -     0     650    (-,-) 
#------------------------------------------------------------------------------------------------------------------

