

================================================================
== Vivado HLS Report for 'reload_weights'
================================================================
* Date:           Sat Feb 15 06:58:36 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      411|      411| 2.055 us | 2.055 us |  410|  410| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_weights_reloading_fu_264  |weights_reloading  |      403|      403| 2.015 us | 2.015 us |  403|  403|   none  |
        |grp_mem_read_fu_469           |mem_read           |      409|      409| 2.045 us | 2.045 us |  409|  409|   none  |
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wr_hw_V_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %wr_hw_V_offset)"   --->   Operation 5 'read' 'wr_hw_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wr_0_V_V = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:29]   --->   Operation 6 'alloca' 'wr_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 6> <FIFO>
ST_1 : Operation 7 [2/2] (4.37ns)   --->   "call void @mem_read(i64* %wr_hw_V, i29 %wr_hw_V_offset_read, i16* %wr_0_V_V)" [partition_0/src/single_layer_top.cpp:33]   --->   Operation 7 'call' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "call void @mem_read(i64* %wr_hw_V, i29 %wr_hw_V_offset_read, i16* %wr_0_V_V)" [partition_0/src/single_layer_top.cpp:33]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @weights_reloading(i16* %wr_0_V_V) noinline" [partition_0/src/single_layer_top.cpp:45]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_24)"   --->   Operation 10 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_23)"   --->   Operation 11 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_22)"   --->   Operation 12 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_21)"   --->   Operation 13 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_20)"   --->   Operation 14 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_19)"   --->   Operation 15 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_18)"   --->   Operation 16 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_17)"   --->   Operation 17 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_16)"   --->   Operation 18 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_15)"   --->   Operation 19 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_14)"   --->   Operation 20 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_13)"   --->   Operation 21 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_12)"   --->   Operation 22 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_11)"   --->   Operation 23 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_10)"   --->   Operation 24 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_9)"   --->   Operation 25 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_8)"   --->   Operation 26 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_7)"   --->   Operation 27 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_6)"   --->   Operation 28 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_5)"   --->   Operation 29 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_4)"   --->   Operation 30 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_3)"   --->   Operation 31 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_2)"   --->   Operation 32 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_1)"   --->   Operation 33 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0)"   --->   Operation 34 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_24)"   --->   Operation 35 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_23)"   --->   Operation 36 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_22)"   --->   Operation 37 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_21)"   --->   Operation 38 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_20)"   --->   Operation 39 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_19)"   --->   Operation 40 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_18)"   --->   Operation 41 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_17)"   --->   Operation 42 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_16)"   --->   Operation 43 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_15)"   --->   Operation 44 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_14)"   --->   Operation 45 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_13)"   --->   Operation 46 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_12)"   --->   Operation 47 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_11)"   --->   Operation 48 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_10)"   --->   Operation 49 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_9)"   --->   Operation 50 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_8)"   --->   Operation 51 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_7)"   --->   Operation 52 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_6)"   --->   Operation 53 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_5)"   --->   Operation 54 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_4)"   --->   Operation 55 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_3)"   --->   Operation 56 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_2)"   --->   Operation 57 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_1)"   --->   Operation 58 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1)"   --->   Operation 59 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_24)"   --->   Operation 60 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_23)"   --->   Operation 61 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_22)"   --->   Operation 62 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_21)"   --->   Operation 63 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_20)"   --->   Operation 64 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_19)"   --->   Operation 65 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_18)"   --->   Operation 66 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_17)"   --->   Operation 67 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_16)"   --->   Operation 68 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_15)"   --->   Operation 69 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_14)"   --->   Operation 70 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_13)"   --->   Operation 71 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_12)"   --->   Operation 72 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_11)"   --->   Operation 73 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_10)"   --->   Operation 74 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_9)"   --->   Operation 75 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_8)"   --->   Operation 76 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_7)"   --->   Operation 77 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_6)"   --->   Operation 78 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_5)"   --->   Operation 79 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_4)"   --->   Operation 80 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_3)"   --->   Operation 81 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_2)"   --->   Operation 82 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_1)"   --->   Operation 83 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2)"   --->   Operation 84 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_24)"   --->   Operation 85 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_23)"   --->   Operation 86 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_22)"   --->   Operation 87 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_21)"   --->   Operation 88 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_20)"   --->   Operation 89 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_19)"   --->   Operation 90 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_18)"   --->   Operation 91 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_17)"   --->   Operation 92 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_16)"   --->   Operation 93 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_15)"   --->   Operation 94 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_14)"   --->   Operation 95 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_13)"   --->   Operation 96 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_12)"   --->   Operation 97 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_11)"   --->   Operation 98 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_10)"   --->   Operation 99 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_9)"   --->   Operation 100 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_8)"   --->   Operation 101 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_7)"   --->   Operation 102 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_6)"   --->   Operation 103 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_5)"   --->   Operation 104 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_4)"   --->   Operation 105 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_3)"   --->   Operation 106 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_2)"   --->   Operation 107 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_1)"   --->   Operation 108 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3)"   --->   Operation 109 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 110 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 111 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 112 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 113 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 114 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 115 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 116 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 117 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 118 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 119 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 120 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 121 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 122 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 123 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 124 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 125 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 126 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 127 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 128 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 129 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 130 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 131 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 132 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 133 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 134 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 135 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 136 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 137 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 138 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 139 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 140 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 141 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 142 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 143 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 144 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 145 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 146 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 147 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 148 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 149 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 150 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 151 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 152 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 153 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 154 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 155 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 156 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 157 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 158 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 159 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 160 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 161 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 162 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 163 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 164 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 165 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 166 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 167 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 168 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 169 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 170 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 171 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 172 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 173 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 174 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 175 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 176 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 177 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 178 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 179 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 180 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 181 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 182 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 183 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 184 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 185 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 186 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 187 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 188 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 189 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 190 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 191 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 192 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 193 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 194 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 195 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 196 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 197 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 198 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 199 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 200 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 201 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 202 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 203 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 204 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 205 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 206 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 207 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 208 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 209 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 210 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 211 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 212 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 213 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 214 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 215 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 216 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 217 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 218 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 219 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 220 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 221 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 222 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 223 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 224 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 225 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 226 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 227 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 228 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 229 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 230 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 231 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 232 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 233 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 234 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 235 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 236 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 237 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 238 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 239 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 240 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 241 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 242 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 243 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 244 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 245 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 246 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 247 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 248 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 249 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 250 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 251 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 252 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 253 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 254 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 255 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 256 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 257 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 258 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 259 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 260 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 261 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 262 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 263 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 264 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 265 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 266 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 267 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 268 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 269 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 270 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 271 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 272 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 273 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 274 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 275 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 276 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 277 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 278 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 279 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 280 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 281 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 282 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 283 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 284 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 285 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 286 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 287 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 288 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 289 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 290 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 291 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 292 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 293 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 294 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 295 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 296 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 297 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 298 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 299 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 300 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 301 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 302 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 303 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 304 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 305 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 306 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 307 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 308 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 309 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str4) nounwind" [partition_0/src/single_layer_top.cpp:24]   --->   Operation 310 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %wr_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 400, [20 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str10, [1 x i8]* @p_str4)"   --->   Operation 311 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @wr_LF_0_NF_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i16* %wr_0_V_V, i16* %wr_0_V_V)"   --->   Operation 312 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %wr_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 313 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_24, [4 x i16]* @Conv_0_weights_V_0_0_23, [4 x i16]* @Conv_0_weights_V_0_0_22, [4 x i16]* @Conv_0_weights_V_0_0_21, [4 x i16]* @Conv_0_weights_V_0_0_20, [4 x i16]* @Conv_0_weights_V_0_0_19, [4 x i16]* @Conv_0_weights_V_0_0_18, [4 x i16]* @Conv_0_weights_V_0_0_17, [4 x i16]* @Conv_0_weights_V_0_0_16, [4 x i16]* @Conv_0_weights_V_0_0_15, [4 x i16]* @Conv_0_weights_V_0_0_14, [4 x i16]* @Conv_0_weights_V_0_0_13, [4 x i16]* @Conv_0_weights_V_0_0_12, [4 x i16]* @Conv_0_weights_V_0_0_11, [4 x i16]* @Conv_0_weights_V_0_0_10, [4 x i16]* @Conv_0_weights_V_0_0_9, [4 x i16]* @Conv_0_weights_V_0_0_8, [4 x i16]* @Conv_0_weights_V_0_0_7, [4 x i16]* @Conv_0_weights_V_0_0_6, [4 x i16]* @Conv_0_weights_V_0_0_5, [4 x i16]* @Conv_0_weights_V_0_0_4, [4 x i16]* @Conv_0_weights_V_0_0_3, [4 x i16]* @Conv_0_weights_V_0_0_2, [4 x i16]* @Conv_0_weights_V_0_0_1, [4 x i16]* @Conv_0_weights_V_0_0, [4 x i16]* @Conv_0_weights_V_0_1_24, [4 x i16]* @Conv_0_weights_V_0_1_23, [4 x i16]* @Conv_0_weights_V_0_1_22, [4 x i16]* @Conv_0_weights_V_0_1_21, [4 x i16]* @Conv_0_weights_V_0_1_20, [4 x i16]* @Conv_0_weights_V_0_1_19, [4 x i16]* @Conv_0_weights_V_0_1_18, [4 x i16]* @Conv_0_weights_V_0_1_17, [4 x i16]* @Conv_0_weights_V_0_1_16, [4 x i16]* @Conv_0_weights_V_0_1_15, [4 x i16]* @Conv_0_weights_V_0_1_14, [4 x i16]* @Conv_0_weights_V_0_1_13, [4 x i16]* @Conv_0_weights_V_0_1_12, [4 x i16]* @Conv_0_weights_V_0_1_11, [4 x i16]* @Conv_0_weights_V_0_1_10, [4 x i16]* @Conv_0_weights_V_0_1_9, [4 x i16]* @Conv_0_weights_V_0_1_8, [4 x i16]* @Conv_0_weights_V_0_1_7, [4 x i16]* @Conv_0_weights_V_0_1_6, [4 x i16]* @Conv_0_weights_V_0_1_5, [4 x i16]* @Conv_0_weights_V_0_1_4, [4 x i16]* @Conv_0_weights_V_0_1_3, [4 x i16]* @Conv_0_weights_V_0_1_2, [4 x i16]* @Conv_0_weights_V_0_1_1, [4 x i16]* @Conv_0_weights_V_0_1, [4 x i16]* @Conv_0_weights_V_0_2_24, [4 x i16]* @Conv_0_weights_V_0_2_23, [4 x i16]* @Conv_0_weights_V_0_2_22, [4 x i16]* @Conv_0_weights_V_0_2_21, [4 x i16]* @Conv_0_weights_V_0_2_20, [4 x i16]* @Conv_0_weights_V_0_2_19, [4 x i16]* @Conv_0_weights_V_0_2_18, [4 x i16]* @Conv_0_weights_V_0_2_17, [4 x i16]* @Conv_0_weights_V_0_2_16, [4 x i16]* @Conv_0_weights_V_0_2_15, [4 x i16]* @Conv_0_weights_V_0_2_14, [4 x i16]* @Conv_0_weights_V_0_2_13, [4 x i16]* @Conv_0_weights_V_0_2_12, [4 x i16]* @Conv_0_weights_V_0_2_11, [4 x i16]* @Conv_0_weights_V_0_2_10, [4 x i16]* @Conv_0_weights_V_0_2_9, [4 x i16]* @Conv_0_weights_V_0_2_8, [4 x i16]* @Conv_0_weights_V_0_2_7, [4 x i16]* @Conv_0_weights_V_0_2_6, [4 x i16]* @Conv_0_weights_V_0_2_5, [4 x i16]* @Conv_0_weights_V_0_2_4, [4 x i16]* @Conv_0_weights_V_0_2_3, [4 x i16]* @Conv_0_weights_V_0_2_2, [4 x i16]* @Conv_0_weights_V_0_2_1, [4 x i16]* @Conv_0_weights_V_0_2, [4 x i16]* @Conv_0_weights_V_0_3_24, [4 x i16]* @Conv_0_weights_V_0_3_23, [4 x i16]* @Conv_0_weights_V_0_3_22, [4 x i16]* @Conv_0_weights_V_0_3_21, [4 x i16]* @Conv_0_weights_V_0_3_20, [4 x i16]* @Conv_0_weights_V_0_3_19, [4 x i16]* @Conv_0_weights_V_0_3_18, [4 x i16]* @Conv_0_weights_V_0_3_17, [4 x i16]* @Conv_0_weights_V_0_3_16, [4 x i16]* @Conv_0_weights_V_0_3_15, [4 x i16]* @Conv_0_weights_V_0_3_14, [4 x i16]* @Conv_0_weights_V_0_3_13, [4 x i16]* @Conv_0_weights_V_0_3_12, [4 x i16]* @Conv_0_weights_V_0_3_11, [4 x i16]* @Conv_0_weights_V_0_3_10, [4 x i16]* @Conv_0_weights_V_0_3_9, [4 x i16]* @Conv_0_weights_V_0_3_8, [4 x i16]* @Conv_0_weights_V_0_3_7, [4 x i16]* @Conv_0_weights_V_0_3_6, [4 x i16]* @Conv_0_weights_V_0_3_5, [4 x i16]* @Conv_0_weights_V_0_3_4, [4 x i16]* @Conv_0_weights_V_0_3_3, [4 x i16]* @Conv_0_weights_V_0_3_2, [4 x i16]* @Conv_0_weights_V_0_3_1, [4 x i16]* @Conv_0_weights_V_0_3)"   --->   Operation 314 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 315 [1/2] (0.00ns)   --->   "call fastcc void @weights_reloading(i16* %wr_0_V_V) noinline" [partition_0/src/single_layer_top.cpp:45]   --->   Operation 315 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "ret void" [partition_0/src/single_layer_top.cpp:24]   --->   Operation 316 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wr_hw_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wr_hw_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Conv_0_weights_V_0_0_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Conv_0_weights_V_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wr_hw_V_offset_read       (read                ) [ 00100]
wr_0_V_V                  (alloca              ) [ 01111]
call_ln33                 (call                ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specmemcore_ln0           (specmemcore         ) [ 00000]
specdataflowpipeline_ln24 (specdataflowpipeline) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
empty                     (specchannel         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specstablecontent_ln0     (specstablecontent   ) [ 00000]
call_ln45                 (call                ) [ 00000]
ret_ln24                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wr_hw_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_hw_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wr_hw_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_hw_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Conv_0_weights_V_0_0_24">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_24"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Conv_0_weights_V_0_0_23">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Conv_0_weights_V_0_0_22">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Conv_0_weights_V_0_0_21">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Conv_0_weights_V_0_0_20">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_20"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Conv_0_weights_V_0_0_19">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Conv_0_weights_V_0_0_18">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Conv_0_weights_V_0_0_17">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Conv_0_weights_V_0_0_16">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Conv_0_weights_V_0_0_15">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Conv_0_weights_V_0_0_14">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Conv_0_weights_V_0_0_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Conv_0_weights_V_0_0_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Conv_0_weights_V_0_0_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Conv_0_weights_V_0_0_10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Conv_0_weights_V_0_0_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Conv_0_weights_V_0_0_8">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Conv_0_weights_V_0_0_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Conv_0_weights_V_0_0_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="Conv_0_weights_V_0_0_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="Conv_0_weights_V_0_0_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="Conv_0_weights_V_0_0_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="Conv_0_weights_V_0_0_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="Conv_0_weights_V_0_0_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="Conv_0_weights_V_0_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="Conv_0_weights_V_0_1_24">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_24"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="Conv_0_weights_V_0_1_23">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="Conv_0_weights_V_0_1_22">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="Conv_0_weights_V_0_1_21">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="Conv_0_weights_V_0_1_20">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_20"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="Conv_0_weights_V_0_1_19">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="Conv_0_weights_V_0_1_18">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="Conv_0_weights_V_0_1_17">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="Conv_0_weights_V_0_1_16">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="Conv_0_weights_V_0_1_15">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="Conv_0_weights_V_0_1_14">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="Conv_0_weights_V_0_1_13">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="Conv_0_weights_V_0_1_12">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="Conv_0_weights_V_0_1_11">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="Conv_0_weights_V_0_1_10">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="Conv_0_weights_V_0_1_9">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="Conv_0_weights_V_0_1_8">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="Conv_0_weights_V_0_1_7">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="Conv_0_weights_V_0_1_6">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="Conv_0_weights_V_0_1_5">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="Conv_0_weights_V_0_1_4">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="Conv_0_weights_V_0_1_3">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="Conv_0_weights_V_0_1_2">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="Conv_0_weights_V_0_1_1">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="Conv_0_weights_V_0_1">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="Conv_0_weights_V_0_2_24">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_24"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="Conv_0_weights_V_0_2_23">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="Conv_0_weights_V_0_2_22">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="Conv_0_weights_V_0_2_21">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="Conv_0_weights_V_0_2_20">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_20"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="Conv_0_weights_V_0_2_19">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="Conv_0_weights_V_0_2_18">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="Conv_0_weights_V_0_2_17">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="Conv_0_weights_V_0_2_16">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="Conv_0_weights_V_0_2_15">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="Conv_0_weights_V_0_2_14">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="Conv_0_weights_V_0_2_13">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="Conv_0_weights_V_0_2_12">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="Conv_0_weights_V_0_2_11">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="Conv_0_weights_V_0_2_10">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="Conv_0_weights_V_0_2_9">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="Conv_0_weights_V_0_2_8">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="Conv_0_weights_V_0_2_7">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="Conv_0_weights_V_0_2_6">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="Conv_0_weights_V_0_2_5">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="Conv_0_weights_V_0_2_4">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="Conv_0_weights_V_0_2_3">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="Conv_0_weights_V_0_2_2">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="Conv_0_weights_V_0_2_1">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="Conv_0_weights_V_0_2">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="Conv_0_weights_V_0_3_24">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_24"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="Conv_0_weights_V_0_3_23">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="Conv_0_weights_V_0_3_22">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="Conv_0_weights_V_0_3_21">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="Conv_0_weights_V_0_3_20">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_20"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="Conv_0_weights_V_0_3_19">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="Conv_0_weights_V_0_3_18">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="Conv_0_weights_V_0_3_17">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="Conv_0_weights_V_0_3_16">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="Conv_0_weights_V_0_3_15">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="Conv_0_weights_V_0_3_14">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="Conv_0_weights_V_0_3_13">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="Conv_0_weights_V_0_3_12">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="Conv_0_weights_V_0_3_11">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="Conv_0_weights_V_0_3_10">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="Conv_0_weights_V_0_3_9">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="Conv_0_weights_V_0_3_8">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="Conv_0_weights_V_0_3_7">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="Conv_0_weights_V_0_3_6">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="Conv_0_weights_V_0_3_5">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="Conv_0_weights_V_0_3_4">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="Conv_0_weights_V_0_3_3">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="Conv_0_weights_V_0_3_2">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="Conv_0_weights_V_0_3_1">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="Conv_0_weights_V_0_3">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_0_weights_V_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_read"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_reloading"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_LF_0_NF_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1004" name="wr_0_V_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wr_0_V_V/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="wr_hw_V_offset_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="29" slack="0"/>
<pin id="260" dir="0" index="1" bw="29" slack="0"/>
<pin id="261" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wr_hw_V_offset_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_weights_reloading_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="2"/>
<pin id="267" dir="0" index="2" bw="16" slack="0"/>
<pin id="268" dir="0" index="3" bw="16" slack="0"/>
<pin id="269" dir="0" index="4" bw="16" slack="0"/>
<pin id="270" dir="0" index="5" bw="16" slack="0"/>
<pin id="271" dir="0" index="6" bw="16" slack="0"/>
<pin id="272" dir="0" index="7" bw="16" slack="0"/>
<pin id="273" dir="0" index="8" bw="16" slack="0"/>
<pin id="274" dir="0" index="9" bw="16" slack="0"/>
<pin id="275" dir="0" index="10" bw="16" slack="0"/>
<pin id="276" dir="0" index="11" bw="16" slack="0"/>
<pin id="277" dir="0" index="12" bw="16" slack="0"/>
<pin id="278" dir="0" index="13" bw="16" slack="0"/>
<pin id="279" dir="0" index="14" bw="16" slack="0"/>
<pin id="280" dir="0" index="15" bw="16" slack="0"/>
<pin id="281" dir="0" index="16" bw="16" slack="0"/>
<pin id="282" dir="0" index="17" bw="16" slack="0"/>
<pin id="283" dir="0" index="18" bw="16" slack="0"/>
<pin id="284" dir="0" index="19" bw="16" slack="0"/>
<pin id="285" dir="0" index="20" bw="16" slack="0"/>
<pin id="286" dir="0" index="21" bw="16" slack="0"/>
<pin id="287" dir="0" index="22" bw="16" slack="0"/>
<pin id="288" dir="0" index="23" bw="16" slack="0"/>
<pin id="289" dir="0" index="24" bw="16" slack="0"/>
<pin id="290" dir="0" index="25" bw="16" slack="0"/>
<pin id="291" dir="0" index="26" bw="16" slack="0"/>
<pin id="292" dir="0" index="27" bw="16" slack="0"/>
<pin id="293" dir="0" index="28" bw="16" slack="0"/>
<pin id="294" dir="0" index="29" bw="16" slack="0"/>
<pin id="295" dir="0" index="30" bw="16" slack="0"/>
<pin id="296" dir="0" index="31" bw="16" slack="0"/>
<pin id="297" dir="0" index="32" bw="16" slack="0"/>
<pin id="298" dir="0" index="33" bw="16" slack="0"/>
<pin id="299" dir="0" index="34" bw="16" slack="0"/>
<pin id="300" dir="0" index="35" bw="16" slack="0"/>
<pin id="301" dir="0" index="36" bw="16" slack="0"/>
<pin id="302" dir="0" index="37" bw="16" slack="0"/>
<pin id="303" dir="0" index="38" bw="16" slack="0"/>
<pin id="304" dir="0" index="39" bw="16" slack="0"/>
<pin id="305" dir="0" index="40" bw="16" slack="0"/>
<pin id="306" dir="0" index="41" bw="16" slack="0"/>
<pin id="307" dir="0" index="42" bw="16" slack="0"/>
<pin id="308" dir="0" index="43" bw="16" slack="0"/>
<pin id="309" dir="0" index="44" bw="16" slack="0"/>
<pin id="310" dir="0" index="45" bw="16" slack="0"/>
<pin id="311" dir="0" index="46" bw="16" slack="0"/>
<pin id="312" dir="0" index="47" bw="16" slack="0"/>
<pin id="313" dir="0" index="48" bw="16" slack="0"/>
<pin id="314" dir="0" index="49" bw="16" slack="0"/>
<pin id="315" dir="0" index="50" bw="16" slack="0"/>
<pin id="316" dir="0" index="51" bw="16" slack="0"/>
<pin id="317" dir="0" index="52" bw="16" slack="0"/>
<pin id="318" dir="0" index="53" bw="16" slack="0"/>
<pin id="319" dir="0" index="54" bw="16" slack="0"/>
<pin id="320" dir="0" index="55" bw="16" slack="0"/>
<pin id="321" dir="0" index="56" bw="16" slack="0"/>
<pin id="322" dir="0" index="57" bw="16" slack="0"/>
<pin id="323" dir="0" index="58" bw="16" slack="0"/>
<pin id="324" dir="0" index="59" bw="16" slack="0"/>
<pin id="325" dir="0" index="60" bw="16" slack="0"/>
<pin id="326" dir="0" index="61" bw="16" slack="0"/>
<pin id="327" dir="0" index="62" bw="16" slack="0"/>
<pin id="328" dir="0" index="63" bw="16" slack="0"/>
<pin id="329" dir="0" index="64" bw="16" slack="0"/>
<pin id="330" dir="0" index="65" bw="16" slack="0"/>
<pin id="331" dir="0" index="66" bw="16" slack="0"/>
<pin id="332" dir="0" index="67" bw="16" slack="0"/>
<pin id="333" dir="0" index="68" bw="16" slack="0"/>
<pin id="334" dir="0" index="69" bw="16" slack="0"/>
<pin id="335" dir="0" index="70" bw="16" slack="0"/>
<pin id="336" dir="0" index="71" bw="16" slack="0"/>
<pin id="337" dir="0" index="72" bw="16" slack="0"/>
<pin id="338" dir="0" index="73" bw="16" slack="0"/>
<pin id="339" dir="0" index="74" bw="16" slack="0"/>
<pin id="340" dir="0" index="75" bw="16" slack="0"/>
<pin id="341" dir="0" index="76" bw="16" slack="0"/>
<pin id="342" dir="0" index="77" bw="16" slack="0"/>
<pin id="343" dir="0" index="78" bw="16" slack="0"/>
<pin id="344" dir="0" index="79" bw="16" slack="0"/>
<pin id="345" dir="0" index="80" bw="16" slack="0"/>
<pin id="346" dir="0" index="81" bw="16" slack="0"/>
<pin id="347" dir="0" index="82" bw="16" slack="0"/>
<pin id="348" dir="0" index="83" bw="16" slack="0"/>
<pin id="349" dir="0" index="84" bw="16" slack="0"/>
<pin id="350" dir="0" index="85" bw="16" slack="0"/>
<pin id="351" dir="0" index="86" bw="16" slack="0"/>
<pin id="352" dir="0" index="87" bw="16" slack="0"/>
<pin id="353" dir="0" index="88" bw="16" slack="0"/>
<pin id="354" dir="0" index="89" bw="16" slack="0"/>
<pin id="355" dir="0" index="90" bw="16" slack="0"/>
<pin id="356" dir="0" index="91" bw="16" slack="0"/>
<pin id="357" dir="0" index="92" bw="16" slack="0"/>
<pin id="358" dir="0" index="93" bw="16" slack="0"/>
<pin id="359" dir="0" index="94" bw="16" slack="0"/>
<pin id="360" dir="0" index="95" bw="16" slack="0"/>
<pin id="361" dir="0" index="96" bw="16" slack="0"/>
<pin id="362" dir="0" index="97" bw="16" slack="0"/>
<pin id="363" dir="0" index="98" bw="16" slack="0"/>
<pin id="364" dir="0" index="99" bw="16" slack="0"/>
<pin id="365" dir="0" index="100" bw="16" slack="0"/>
<pin id="366" dir="0" index="101" bw="16" slack="0"/>
<pin id="367" dir="1" index="102" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_mem_read_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="0" slack="0"/>
<pin id="471" dir="0" index="1" bw="64" slack="0"/>
<pin id="472" dir="0" index="2" bw="29" slack="0"/>
<pin id="473" dir="0" index="3" bw="16" slack="0"/>
<pin id="474" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="wr_hw_V_offset_read_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="29" slack="1"/>
<pin id="480" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="wr_hw_V_offset_read "/>
</bind>
</comp>

<comp id="483" class="1005" name="wr_0_V_V_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="wr_0_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="257"><net_src comp="206" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="204" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="2" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="368"><net_src comp="210" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="369"><net_src comp="4" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="370"><net_src comp="6" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="371"><net_src comp="8" pin="0"/><net_sink comp="264" pin=4"/></net>

<net id="372"><net_src comp="10" pin="0"/><net_sink comp="264" pin=5"/></net>

<net id="373"><net_src comp="12" pin="0"/><net_sink comp="264" pin=6"/></net>

<net id="374"><net_src comp="14" pin="0"/><net_sink comp="264" pin=7"/></net>

<net id="375"><net_src comp="16" pin="0"/><net_sink comp="264" pin=8"/></net>

<net id="376"><net_src comp="18" pin="0"/><net_sink comp="264" pin=9"/></net>

<net id="377"><net_src comp="20" pin="0"/><net_sink comp="264" pin=10"/></net>

<net id="378"><net_src comp="22" pin="0"/><net_sink comp="264" pin=11"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="264" pin=12"/></net>

<net id="380"><net_src comp="26" pin="0"/><net_sink comp="264" pin=13"/></net>

<net id="381"><net_src comp="28" pin="0"/><net_sink comp="264" pin=14"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="264" pin=15"/></net>

<net id="383"><net_src comp="32" pin="0"/><net_sink comp="264" pin=16"/></net>

<net id="384"><net_src comp="34" pin="0"/><net_sink comp="264" pin=17"/></net>

<net id="385"><net_src comp="36" pin="0"/><net_sink comp="264" pin=18"/></net>

<net id="386"><net_src comp="38" pin="0"/><net_sink comp="264" pin=19"/></net>

<net id="387"><net_src comp="40" pin="0"/><net_sink comp="264" pin=20"/></net>

<net id="388"><net_src comp="42" pin="0"/><net_sink comp="264" pin=21"/></net>

<net id="389"><net_src comp="44" pin="0"/><net_sink comp="264" pin=22"/></net>

<net id="390"><net_src comp="46" pin="0"/><net_sink comp="264" pin=23"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="264" pin=24"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="264" pin=25"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="264" pin=26"/></net>

<net id="394"><net_src comp="54" pin="0"/><net_sink comp="264" pin=27"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="264" pin=28"/></net>

<net id="396"><net_src comp="58" pin="0"/><net_sink comp="264" pin=29"/></net>

<net id="397"><net_src comp="60" pin="0"/><net_sink comp="264" pin=30"/></net>

<net id="398"><net_src comp="62" pin="0"/><net_sink comp="264" pin=31"/></net>

<net id="399"><net_src comp="64" pin="0"/><net_sink comp="264" pin=32"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="264" pin=33"/></net>

<net id="401"><net_src comp="68" pin="0"/><net_sink comp="264" pin=34"/></net>

<net id="402"><net_src comp="70" pin="0"/><net_sink comp="264" pin=35"/></net>

<net id="403"><net_src comp="72" pin="0"/><net_sink comp="264" pin=36"/></net>

<net id="404"><net_src comp="74" pin="0"/><net_sink comp="264" pin=37"/></net>

<net id="405"><net_src comp="76" pin="0"/><net_sink comp="264" pin=38"/></net>

<net id="406"><net_src comp="78" pin="0"/><net_sink comp="264" pin=39"/></net>

<net id="407"><net_src comp="80" pin="0"/><net_sink comp="264" pin=40"/></net>

<net id="408"><net_src comp="82" pin="0"/><net_sink comp="264" pin=41"/></net>

<net id="409"><net_src comp="84" pin="0"/><net_sink comp="264" pin=42"/></net>

<net id="410"><net_src comp="86" pin="0"/><net_sink comp="264" pin=43"/></net>

<net id="411"><net_src comp="88" pin="0"/><net_sink comp="264" pin=44"/></net>

<net id="412"><net_src comp="90" pin="0"/><net_sink comp="264" pin=45"/></net>

<net id="413"><net_src comp="92" pin="0"/><net_sink comp="264" pin=46"/></net>

<net id="414"><net_src comp="94" pin="0"/><net_sink comp="264" pin=47"/></net>

<net id="415"><net_src comp="96" pin="0"/><net_sink comp="264" pin=48"/></net>

<net id="416"><net_src comp="98" pin="0"/><net_sink comp="264" pin=49"/></net>

<net id="417"><net_src comp="100" pin="0"/><net_sink comp="264" pin=50"/></net>

<net id="418"><net_src comp="102" pin="0"/><net_sink comp="264" pin=51"/></net>

<net id="419"><net_src comp="104" pin="0"/><net_sink comp="264" pin=52"/></net>

<net id="420"><net_src comp="106" pin="0"/><net_sink comp="264" pin=53"/></net>

<net id="421"><net_src comp="108" pin="0"/><net_sink comp="264" pin=54"/></net>

<net id="422"><net_src comp="110" pin="0"/><net_sink comp="264" pin=55"/></net>

<net id="423"><net_src comp="112" pin="0"/><net_sink comp="264" pin=56"/></net>

<net id="424"><net_src comp="114" pin="0"/><net_sink comp="264" pin=57"/></net>

<net id="425"><net_src comp="116" pin="0"/><net_sink comp="264" pin=58"/></net>

<net id="426"><net_src comp="118" pin="0"/><net_sink comp="264" pin=59"/></net>

<net id="427"><net_src comp="120" pin="0"/><net_sink comp="264" pin=60"/></net>

<net id="428"><net_src comp="122" pin="0"/><net_sink comp="264" pin=61"/></net>

<net id="429"><net_src comp="124" pin="0"/><net_sink comp="264" pin=62"/></net>

<net id="430"><net_src comp="126" pin="0"/><net_sink comp="264" pin=63"/></net>

<net id="431"><net_src comp="128" pin="0"/><net_sink comp="264" pin=64"/></net>

<net id="432"><net_src comp="130" pin="0"/><net_sink comp="264" pin=65"/></net>

<net id="433"><net_src comp="132" pin="0"/><net_sink comp="264" pin=66"/></net>

<net id="434"><net_src comp="134" pin="0"/><net_sink comp="264" pin=67"/></net>

<net id="435"><net_src comp="136" pin="0"/><net_sink comp="264" pin=68"/></net>

<net id="436"><net_src comp="138" pin="0"/><net_sink comp="264" pin=69"/></net>

<net id="437"><net_src comp="140" pin="0"/><net_sink comp="264" pin=70"/></net>

<net id="438"><net_src comp="142" pin="0"/><net_sink comp="264" pin=71"/></net>

<net id="439"><net_src comp="144" pin="0"/><net_sink comp="264" pin=72"/></net>

<net id="440"><net_src comp="146" pin="0"/><net_sink comp="264" pin=73"/></net>

<net id="441"><net_src comp="148" pin="0"/><net_sink comp="264" pin=74"/></net>

<net id="442"><net_src comp="150" pin="0"/><net_sink comp="264" pin=75"/></net>

<net id="443"><net_src comp="152" pin="0"/><net_sink comp="264" pin=76"/></net>

<net id="444"><net_src comp="154" pin="0"/><net_sink comp="264" pin=77"/></net>

<net id="445"><net_src comp="156" pin="0"/><net_sink comp="264" pin=78"/></net>

<net id="446"><net_src comp="158" pin="0"/><net_sink comp="264" pin=79"/></net>

<net id="447"><net_src comp="160" pin="0"/><net_sink comp="264" pin=80"/></net>

<net id="448"><net_src comp="162" pin="0"/><net_sink comp="264" pin=81"/></net>

<net id="449"><net_src comp="164" pin="0"/><net_sink comp="264" pin=82"/></net>

<net id="450"><net_src comp="166" pin="0"/><net_sink comp="264" pin=83"/></net>

<net id="451"><net_src comp="168" pin="0"/><net_sink comp="264" pin=84"/></net>

<net id="452"><net_src comp="170" pin="0"/><net_sink comp="264" pin=85"/></net>

<net id="453"><net_src comp="172" pin="0"/><net_sink comp="264" pin=86"/></net>

<net id="454"><net_src comp="174" pin="0"/><net_sink comp="264" pin=87"/></net>

<net id="455"><net_src comp="176" pin="0"/><net_sink comp="264" pin=88"/></net>

<net id="456"><net_src comp="178" pin="0"/><net_sink comp="264" pin=89"/></net>

<net id="457"><net_src comp="180" pin="0"/><net_sink comp="264" pin=90"/></net>

<net id="458"><net_src comp="182" pin="0"/><net_sink comp="264" pin=91"/></net>

<net id="459"><net_src comp="184" pin="0"/><net_sink comp="264" pin=92"/></net>

<net id="460"><net_src comp="186" pin="0"/><net_sink comp="264" pin=93"/></net>

<net id="461"><net_src comp="188" pin="0"/><net_sink comp="264" pin=94"/></net>

<net id="462"><net_src comp="190" pin="0"/><net_sink comp="264" pin=95"/></net>

<net id="463"><net_src comp="192" pin="0"/><net_sink comp="264" pin=96"/></net>

<net id="464"><net_src comp="194" pin="0"/><net_sink comp="264" pin=97"/></net>

<net id="465"><net_src comp="196" pin="0"/><net_sink comp="264" pin=98"/></net>

<net id="466"><net_src comp="198" pin="0"/><net_sink comp="264" pin=99"/></net>

<net id="467"><net_src comp="200" pin="0"/><net_sink comp="264" pin=100"/></net>

<net id="468"><net_src comp="202" pin="0"/><net_sink comp="264" pin=101"/></net>

<net id="475"><net_src comp="208" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="0" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="258" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="258" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="486"><net_src comp="254" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="469" pin=3"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="264" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Conv_0_weights_V_0_0_24 | {3 4 }
	Port: Conv_0_weights_V_0_0_23 | {3 4 }
	Port: Conv_0_weights_V_0_0_22 | {3 4 }
	Port: Conv_0_weights_V_0_0_21 | {3 4 }
	Port: Conv_0_weights_V_0_0_20 | {3 4 }
	Port: Conv_0_weights_V_0_0_19 | {3 4 }
	Port: Conv_0_weights_V_0_0_18 | {3 4 }
	Port: Conv_0_weights_V_0_0_17 | {3 4 }
	Port: Conv_0_weights_V_0_0_16 | {3 4 }
	Port: Conv_0_weights_V_0_0_15 | {3 4 }
	Port: Conv_0_weights_V_0_0_14 | {3 4 }
	Port: Conv_0_weights_V_0_0_13 | {3 4 }
	Port: Conv_0_weights_V_0_0_12 | {3 4 }
	Port: Conv_0_weights_V_0_0_11 | {3 4 }
	Port: Conv_0_weights_V_0_0_10 | {3 4 }
	Port: Conv_0_weights_V_0_0_9 | {3 4 }
	Port: Conv_0_weights_V_0_0_8 | {3 4 }
	Port: Conv_0_weights_V_0_0_7 | {3 4 }
	Port: Conv_0_weights_V_0_0_6 | {3 4 }
	Port: Conv_0_weights_V_0_0_5 | {3 4 }
	Port: Conv_0_weights_V_0_0_4 | {3 4 }
	Port: Conv_0_weights_V_0_0_3 | {3 4 }
	Port: Conv_0_weights_V_0_0_2 | {3 4 }
	Port: Conv_0_weights_V_0_0_1 | {3 4 }
	Port: Conv_0_weights_V_0_0 | {3 4 }
	Port: Conv_0_weights_V_0_1_24 | {3 4 }
	Port: Conv_0_weights_V_0_1_23 | {3 4 }
	Port: Conv_0_weights_V_0_1_22 | {3 4 }
	Port: Conv_0_weights_V_0_1_21 | {3 4 }
	Port: Conv_0_weights_V_0_1_20 | {3 4 }
	Port: Conv_0_weights_V_0_1_19 | {3 4 }
	Port: Conv_0_weights_V_0_1_18 | {3 4 }
	Port: Conv_0_weights_V_0_1_17 | {3 4 }
	Port: Conv_0_weights_V_0_1_16 | {3 4 }
	Port: Conv_0_weights_V_0_1_15 | {3 4 }
	Port: Conv_0_weights_V_0_1_14 | {3 4 }
	Port: Conv_0_weights_V_0_1_13 | {3 4 }
	Port: Conv_0_weights_V_0_1_12 | {3 4 }
	Port: Conv_0_weights_V_0_1_11 | {3 4 }
	Port: Conv_0_weights_V_0_1_10 | {3 4 }
	Port: Conv_0_weights_V_0_1_9 | {3 4 }
	Port: Conv_0_weights_V_0_1_8 | {3 4 }
	Port: Conv_0_weights_V_0_1_7 | {3 4 }
	Port: Conv_0_weights_V_0_1_6 | {3 4 }
	Port: Conv_0_weights_V_0_1_5 | {3 4 }
	Port: Conv_0_weights_V_0_1_4 | {3 4 }
	Port: Conv_0_weights_V_0_1_3 | {3 4 }
	Port: Conv_0_weights_V_0_1_2 | {3 4 }
	Port: Conv_0_weights_V_0_1_1 | {3 4 }
	Port: Conv_0_weights_V_0_1 | {3 4 }
	Port: Conv_0_weights_V_0_2_24 | {3 4 }
	Port: Conv_0_weights_V_0_2_23 | {3 4 }
	Port: Conv_0_weights_V_0_2_22 | {3 4 }
	Port: Conv_0_weights_V_0_2_21 | {3 4 }
	Port: Conv_0_weights_V_0_2_20 | {3 4 }
	Port: Conv_0_weights_V_0_2_19 | {3 4 }
	Port: Conv_0_weights_V_0_2_18 | {3 4 }
	Port: Conv_0_weights_V_0_2_17 | {3 4 }
	Port: Conv_0_weights_V_0_2_16 | {3 4 }
	Port: Conv_0_weights_V_0_2_15 | {3 4 }
	Port: Conv_0_weights_V_0_2_14 | {3 4 }
	Port: Conv_0_weights_V_0_2_13 | {3 4 }
	Port: Conv_0_weights_V_0_2_12 | {3 4 }
	Port: Conv_0_weights_V_0_2_11 | {3 4 }
	Port: Conv_0_weights_V_0_2_10 | {3 4 }
	Port: Conv_0_weights_V_0_2_9 | {3 4 }
	Port: Conv_0_weights_V_0_2_8 | {3 4 }
	Port: Conv_0_weights_V_0_2_7 | {3 4 }
	Port: Conv_0_weights_V_0_2_6 | {3 4 }
	Port: Conv_0_weights_V_0_2_5 | {3 4 }
	Port: Conv_0_weights_V_0_2_4 | {3 4 }
	Port: Conv_0_weights_V_0_2_3 | {3 4 }
	Port: Conv_0_weights_V_0_2_2 | {3 4 }
	Port: Conv_0_weights_V_0_2_1 | {3 4 }
	Port: Conv_0_weights_V_0_2 | {3 4 }
	Port: Conv_0_weights_V_0_3_24 | {3 4 }
	Port: Conv_0_weights_V_0_3_23 | {3 4 }
	Port: Conv_0_weights_V_0_3_22 | {3 4 }
	Port: Conv_0_weights_V_0_3_21 | {3 4 }
	Port: Conv_0_weights_V_0_3_20 | {3 4 }
	Port: Conv_0_weights_V_0_3_19 | {3 4 }
	Port: Conv_0_weights_V_0_3_18 | {3 4 }
	Port: Conv_0_weights_V_0_3_17 | {3 4 }
	Port: Conv_0_weights_V_0_3_16 | {3 4 }
	Port: Conv_0_weights_V_0_3_15 | {3 4 }
	Port: Conv_0_weights_V_0_3_14 | {3 4 }
	Port: Conv_0_weights_V_0_3_13 | {3 4 }
	Port: Conv_0_weights_V_0_3_12 | {3 4 }
	Port: Conv_0_weights_V_0_3_11 | {3 4 }
	Port: Conv_0_weights_V_0_3_10 | {3 4 }
	Port: Conv_0_weights_V_0_3_9 | {3 4 }
	Port: Conv_0_weights_V_0_3_8 | {3 4 }
	Port: Conv_0_weights_V_0_3_7 | {3 4 }
	Port: Conv_0_weights_V_0_3_6 | {3 4 }
	Port: Conv_0_weights_V_0_3_5 | {3 4 }
	Port: Conv_0_weights_V_0_3_4 | {3 4 }
	Port: Conv_0_weights_V_0_3_3 | {3 4 }
	Port: Conv_0_weights_V_0_3_2 | {3 4 }
	Port: Conv_0_weights_V_0_3_1 | {3 4 }
	Port: Conv_0_weights_V_0_3 | {3 4 }
 - Input state : 
	Port: reload_weights : wr_hw_V | {1 2 }
	Port: reload_weights : wr_hw_V_offset | {1 }
  - Chain level:
	State 1
		call_ln33 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   |   grp_weights_reloading_fu_264  |  5.307  |    61   |   158   |
|          |       grp_mem_read_fu_469       |  1.769  |    99   |    37   |
|----------|---------------------------------|---------|---------|---------|
|   read   | wr_hw_V_offset_read_read_fu_258 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  7.076  |   160   |   195   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      wr_0_V_V_reg_483     |   16   |
|wr_hw_V_offset_read_reg_478|   29   |
+---------------------------+--------+
|           Total           |   45   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_mem_read_fu_469 |  p2  |   2  |  29  |   58   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   58   ||  1.769  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    7   |   160  |   195  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   205  |   204  |
+-----------+--------+--------+--------+
