// This file was auto-generated by YML2HDL tool.
// https://gitlab.com/tcpaiva/yml2hdl
// 2022-03-14 23:33:53

`ifndef MEM_INT_12A148D_PKG_SVH
`define MEM_INT_12A148D_PKG_SVH


`include <common_ieee_pkg.svh>

package MEM_INT_12A148D_PKG;

   typedef struct MEM_INT_12A148D_SIGNALS_MON_t {
      logic rd_rdy;
      logic freeze_ena;
   };

   typedef struct MEM_INT_12A148D_SIGNALS_CTRL_t {
      logic wr_req;
      logic wr_ack;
      logic rd_req;
      logic rd_ack;
      logic flush_req;
      logic freeze_req;
      logic mem_sel[3-1:0];
   };

   typedef struct MEM_INT_12A148D_wr_data_CTRL_t {
      logic wr_data_0[32-1:0];
      logic wr_data_1[32-1:0];
      logic wr_data_2[32-1:0];
      logic wr_data_3[32-1:0];
      logic wr_data_4[20-1:0];
   };

   typedef struct MEM_INT_12A148D_rd_data_MON_t {
      logic rd_data_0[32-1:0];
      logic rd_data_1[32-1:0];
      logic rd_data_2[32-1:0];
      logic rd_data_3[32-1:0];
      logic rd_data_4[20-1:0];
   };

   typedef struct MEM_INT_12A148D_MON_t {
      MEM_INT_12A148D_SIGNALS_MON_t SIGNALS;
      MEM_INT_12A148D_rd_data_MON_t rd_data;
   };

   typedef struct MEM_INT_12A148D_CTRL_t {
      MEM_INT_12A148D_SIGNALS_CTRL_t SIGNALS;
      logic wr_addr[12-1:0];
      logic rd_addr[12-1:0];
      MEM_INT_12A148D_wr_data_CTRL_t wr_data;
   };

endpackage : MEM_INT_12A148D_PKG

`endif // MEM_INT_12A148D_PKG_SVH
