<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\gowin\test0\riscv\src\EXU.v<br>
H:\gowin\test0\riscv\src\IDU.v<br>
H:\gowin\test0\riscv\src\IFU.v<br>
H:\gowin\test0\riscv\src\WBU.v<br>
H:\gowin\test0\riscv\src\cpu_top.v<br>
H:\gowin\test0\riscv\src\defines.v<br>
H:\gowin\test0\riscv\src\gowin_prom\gowin_prom.v<br>
H:\gowin\test0\riscv\src\gowin_sp\gowin_sp.v<br>
H:\gowin\test0\riscv\src\regfile.v<br>
H:\gowin\test0\riscv\src\rom.v<br>
H:\gowin\test0\riscv\src\top.v<br>
H:\gowin\test0\riscv\src\uart.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan 11 21:28:40 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 0.251s, Peak memory usage = 217.578MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.097s, Peak memory usage = 217.578MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 217.578MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.051s, Peak memory usage = 217.578MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 217.578MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 217.578MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 217.578MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 217.578MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.146s, Peak memory usage = 217.578MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 217.578MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.039s, Peak memory usage = 217.578MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 8s, Elapsed time = 0h 0m 8s, Peak memory usage = 217.578MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.239s, Peak memory usage = 217.578MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.178s, Peak memory usage = 217.578MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 9s, Elapsed time = 0h 0m 9s, Peak memory usage = 217.578MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1305</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>962</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>253</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>64</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2341</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>80</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1465</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>796</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>227</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>227</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>13</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2581(2354 LUTs, 227 ALUs) / 4608</td>
<td>56%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1305 / 3570</td>
<td>37%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3570</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1305 / 3570</td>
<td>37%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 10</td>
<td>20%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>n165_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>n165_s2/O </td>
</tr>
<tr>
<td>clk_115200_4</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>cpu/uart_u/clk_115200_s1/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.0(MHz)</td>
<td>37.3(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_115200_4</td>
<td>50.0(MHz)</td>
<td>143.1(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/EXU_u/w_type_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1297</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/EXU_u/w_type_1_s1/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>cpu/EXU_u/w_type_1_s1/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/WBU_u/rd_0_s0/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu/WBU_u/rd_0_s0/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n76_s2/I0</td>
</tr>
<tr>
<td>4.820</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n76_s2/COUT</td>
</tr>
<tr>
<td>4.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n77_s2/CIN</td>
</tr>
<tr>
<td>4.877</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n77_s2/COUT</td>
</tr>
<tr>
<td>4.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n78_s2/CIN</td>
</tr>
<tr>
<td>4.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n78_s2/COUT</td>
</tr>
<tr>
<td>4.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n79_s2/CIN</td>
</tr>
<tr>
<td>4.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n79_s2/COUT</td>
</tr>
<tr>
<td>4.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n80_s2/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>cpu/regfile_u/n80_s2/COUT</td>
</tr>
<tr>
<td>5.528</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/data_ram_30_s0/I2</td>
</tr>
<tr>
<td>6.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>cpu/regfile_u/data_ram_30_s0/F</td>
</tr>
<tr>
<td>6.830</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/data_ram_1_s/I2</td>
</tr>
<tr>
<td>7.652</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>cpu/regfile_u/data_ram_1_s/F</td>
</tr>
<tr>
<td>8.132</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/alu_data2_1_s0/I1</td>
</tr>
<tr>
<td>9.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>cpu/EXU_u/alu_data2_1_s0/F</td>
</tr>
<tr>
<td>9.711</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s47/I1</td>
</tr>
<tr>
<td>10.810</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s47/F</td>
</tr>
<tr>
<td>11.290</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s24/I1</td>
</tr>
<tr>
<td>12.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>14.381</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>15.480</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>15.960</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>16.992</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>17.472</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>18.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>18.774</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n1_s36/I2</td>
</tr>
<tr>
<td>19.596</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n1_s36/F</td>
</tr>
<tr>
<td>20.076</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n1_s35/I1</td>
</tr>
<tr>
<td>21.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n1_s35/F</td>
</tr>
<tr>
<td>21.655</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n729_s13/I0</td>
</tr>
<tr>
<td>22.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n729_s13/F</td>
</tr>
<tr>
<td>23.167</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n729_s12/I3</td>
</tr>
<tr>
<td>23.793</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n729_s12/F</td>
</tr>
<tr>
<td>24.273</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n729_s11/I3</td>
</tr>
<tr>
<td>24.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n729_s11/F</td>
</tr>
<tr>
<td>25.379</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n729_s9/I2</td>
</tr>
<tr>
<td>26.201</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n729_s9/F</td>
</tr>
<tr>
<td>26.681</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n729_s7/I3</td>
</tr>
<tr>
<td>27.307</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n729_s7/F</td>
</tr>
<tr>
<td>27.787</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/rd_data_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1297</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/EXU_u/rd_data_0_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/EXU_u/rd_data_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.864, 63.777%; route: 9.120, 34.490%; tC2Q: 0.458, 1.733%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/EXU_u/w_type_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1297</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/EXU_u/w_type_1_s1/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>cpu/EXU_u/w_type_1_s1/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/WBU_u/rd_0_s0/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu/WBU_u/rd_0_s0/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n76_s2/I0</td>
</tr>
<tr>
<td>4.820</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n76_s2/COUT</td>
</tr>
<tr>
<td>4.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n77_s2/CIN</td>
</tr>
<tr>
<td>4.877</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n77_s2/COUT</td>
</tr>
<tr>
<td>4.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n78_s2/CIN</td>
</tr>
<tr>
<td>4.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n78_s2/COUT</td>
</tr>
<tr>
<td>4.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n79_s2/CIN</td>
</tr>
<tr>
<td>4.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n79_s2/COUT</td>
</tr>
<tr>
<td>4.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n80_s2/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>cpu/regfile_u/n80_s2/COUT</td>
</tr>
<tr>
<td>5.528</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/data_ram_30_s0/I2</td>
</tr>
<tr>
<td>6.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>cpu/regfile_u/data_ram_30_s0/F</td>
</tr>
<tr>
<td>6.830</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/data_ram_1_s/I2</td>
</tr>
<tr>
<td>7.652</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>cpu/regfile_u/data_ram_1_s/F</td>
</tr>
<tr>
<td>8.132</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/alu_data2_1_s0/I1</td>
</tr>
<tr>
<td>9.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>cpu/EXU_u/alu_data2_1_s0/F</td>
</tr>
<tr>
<td>9.711</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s47/I1</td>
</tr>
<tr>
<td>10.810</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s47/F</td>
</tr>
<tr>
<td>11.290</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s24/I1</td>
</tr>
<tr>
<td>12.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>14.381</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>15.480</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>15.960</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>16.992</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>17.472</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>18.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>18.774</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>19.596</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>20.076</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n61_s2/I1</td>
</tr>
<tr>
<td>21.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu/EXU_u/n61_s2/F</td>
</tr>
<tr>
<td>21.655</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n698_s13/I0</td>
</tr>
<tr>
<td>22.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/n698_s13/F</td>
</tr>
<tr>
<td>23.167</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n698_s8/I1</td>
</tr>
<tr>
<td>24.266</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/EXU_u/n698_s8/F</td>
</tr>
<tr>
<td>24.746</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n714_s9/I1</td>
</tr>
<tr>
<td>25.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n714_s9/F</td>
</tr>
<tr>
<td>26.325</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n714_s7/I3</td>
</tr>
<tr>
<td>26.951</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n714_s7/F</td>
</tr>
<tr>
<td>27.431</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/rd_data_15_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1297</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/EXU_u/rd_data_15_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/EXU_u/rd_data_15_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.988, 65.122%; route: 8.640, 33.121%; tC2Q: 0.458, 1.757%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/EXU_u/w_type_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1297</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/EXU_u/w_type_1_s1/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>cpu/EXU_u/w_type_1_s1/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/WBU_u/rd_0_s0/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu/WBU_u/rd_0_s0/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n76_s2/I0</td>
</tr>
<tr>
<td>4.820</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n76_s2/COUT</td>
</tr>
<tr>
<td>4.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n77_s2/CIN</td>
</tr>
<tr>
<td>4.877</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n77_s2/COUT</td>
</tr>
<tr>
<td>4.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n78_s2/CIN</td>
</tr>
<tr>
<td>4.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n78_s2/COUT</td>
</tr>
<tr>
<td>4.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n79_s2/CIN</td>
</tr>
<tr>
<td>4.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n79_s2/COUT</td>
</tr>
<tr>
<td>4.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n80_s2/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>cpu/regfile_u/n80_s2/COUT</td>
</tr>
<tr>
<td>5.528</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/data_ram_30_s0/I2</td>
</tr>
<tr>
<td>6.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>cpu/regfile_u/data_ram_30_s0/F</td>
</tr>
<tr>
<td>6.830</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/data_ram_1_s/I2</td>
</tr>
<tr>
<td>7.652</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>cpu/regfile_u/data_ram_1_s/F</td>
</tr>
<tr>
<td>8.132</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/alu_data2_1_s0/I1</td>
</tr>
<tr>
<td>9.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>cpu/EXU_u/alu_data2_1_s0/F</td>
</tr>
<tr>
<td>9.711</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s47/I1</td>
</tr>
<tr>
<td>10.810</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s47/F</td>
</tr>
<tr>
<td>11.290</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s24/I1</td>
</tr>
<tr>
<td>12.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>14.381</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>15.480</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>15.960</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>16.992</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>17.472</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>18.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>18.774</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>19.596</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>20.076</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n61_s2/I1</td>
</tr>
<tr>
<td>21.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu/EXU_u/n61_s2/F</td>
</tr>
<tr>
<td>21.655</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n698_s13/I0</td>
</tr>
<tr>
<td>22.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/n698_s13/F</td>
</tr>
<tr>
<td>23.167</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n722_s10/I1</td>
</tr>
<tr>
<td>24.266</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n722_s10/F</td>
</tr>
<tr>
<td>24.746</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n722_s9/I2</td>
</tr>
<tr>
<td>25.568</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n722_s9/F</td>
</tr>
<tr>
<td>26.048</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n722_s7/I2</td>
</tr>
<tr>
<td>26.870</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n722_s7/F</td>
</tr>
<tr>
<td>27.350</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/rd_data_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1297</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/EXU_u/rd_data_7_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/EXU_u/rd_data_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.907, 65.014%; route: 8.640, 33.224%; tC2Q: 0.458, 1.762%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/EXU_u/w_type_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1297</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/EXU_u/w_type_1_s1/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>cpu/EXU_u/w_type_1_s1/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/WBU_u/rd_0_s0/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu/WBU_u/rd_0_s0/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n76_s2/I0</td>
</tr>
<tr>
<td>4.820</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n76_s2/COUT</td>
</tr>
<tr>
<td>4.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n77_s2/CIN</td>
</tr>
<tr>
<td>4.877</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n77_s2/COUT</td>
</tr>
<tr>
<td>4.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n78_s2/CIN</td>
</tr>
<tr>
<td>4.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n78_s2/COUT</td>
</tr>
<tr>
<td>4.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n79_s2/CIN</td>
</tr>
<tr>
<td>4.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n79_s2/COUT</td>
</tr>
<tr>
<td>4.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n80_s2/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>cpu/regfile_u/n80_s2/COUT</td>
</tr>
<tr>
<td>5.528</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/data_ram_30_s0/I2</td>
</tr>
<tr>
<td>6.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>cpu/regfile_u/data_ram_30_s0/F</td>
</tr>
<tr>
<td>6.830</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/data_ram_1_s/I2</td>
</tr>
<tr>
<td>7.652</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>cpu/regfile_u/data_ram_1_s/F</td>
</tr>
<tr>
<td>8.132</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/alu_data2_1_s0/I1</td>
</tr>
<tr>
<td>9.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>cpu/EXU_u/alu_data2_1_s0/F</td>
</tr>
<tr>
<td>9.711</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s47/I1</td>
</tr>
<tr>
<td>10.810</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s47/F</td>
</tr>
<tr>
<td>11.290</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s24/I1</td>
</tr>
<tr>
<td>12.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>14.381</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>15.480</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>15.960</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>16.992</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>17.472</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>18.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>18.774</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>19.596</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>20.076</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n700_s14/I1</td>
</tr>
<tr>
<td>21.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/n700_s14/F</td>
</tr>
<tr>
<td>21.655</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n700_s11/I1</td>
</tr>
<tr>
<td>22.754</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/EXU_u/n700_s11/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n716_s11/I0</td>
</tr>
<tr>
<td>24.266</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n716_s11/F</td>
</tr>
<tr>
<td>24.746</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n716_s10/I2</td>
</tr>
<tr>
<td>25.568</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n716_s10/F</td>
</tr>
<tr>
<td>26.048</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n716_s14/I3</td>
</tr>
<tr>
<td>26.674</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n716_s14/F</td>
</tr>
<tr>
<td>27.154</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/rd_data_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1297</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/EXU_u/rd_data_13_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/EXU_u/rd_data_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.711, 64.748%; route: 8.640, 33.476%; tC2Q: 0.458, 1.776%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/EXU_u/w_type_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/EXU_u/rd_data_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1297</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/EXU_u/w_type_1_s1/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>cpu/EXU_u/w_type_1_s1/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/WBU_u/rd_0_s0/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu/WBU_u/rd_0_s0/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n76_s2/I0</td>
</tr>
<tr>
<td>4.820</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n76_s2/COUT</td>
</tr>
<tr>
<td>4.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n77_s2/CIN</td>
</tr>
<tr>
<td>4.877</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n77_s2/COUT</td>
</tr>
<tr>
<td>4.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n78_s2/CIN</td>
</tr>
<tr>
<td>4.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n78_s2/COUT</td>
</tr>
<tr>
<td>4.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n79_s2/CIN</td>
</tr>
<tr>
<td>4.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/n79_s2/COUT</td>
</tr>
<tr>
<td>4.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/regfile_u/n80_s2/CIN</td>
</tr>
<tr>
<td>5.048</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>cpu/regfile_u/n80_s2/COUT</td>
</tr>
<tr>
<td>5.528</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/data_ram_30_s0/I2</td>
</tr>
<tr>
<td>6.350</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>cpu/regfile_u/data_ram_30_s0/F</td>
</tr>
<tr>
<td>6.830</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/regfile_u/data_ram_1_s/I2</td>
</tr>
<tr>
<td>7.652</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>cpu/regfile_u/data_ram_1_s/F</td>
</tr>
<tr>
<td>8.132</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/alu_data2_1_s0/I1</td>
</tr>
<tr>
<td>9.231</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>cpu/EXU_u/alu_data2_1_s0/F</td>
</tr>
<tr>
<td>9.711</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s47/I1</td>
</tr>
<tr>
<td>10.810</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s47/F</td>
</tr>
<tr>
<td>11.290</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s24/I1</td>
</tr>
<tr>
<td>12.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s24/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s8/I0</td>
</tr>
<tr>
<td>13.901</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s8/F</td>
</tr>
<tr>
<td>14.381</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s3/I1</td>
</tr>
<tr>
<td>15.480</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/addr_ram_0_s3/F</td>
</tr>
<tr>
<td>15.960</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s2/I0</td>
</tr>
<tr>
<td>16.992</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>cpu/EXU_u/addr_ram_0_s2/F</td>
</tr>
<tr>
<td>17.472</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/addr_ram_0_s56/I2</td>
</tr>
<tr>
<td>18.294</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/addr_ram_0_s56/F</td>
</tr>
<tr>
<td>18.774</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/alu_out1_31_s66/I2</td>
</tr>
<tr>
<td>19.596</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/alu_out1_31_s66/F</td>
</tr>
<tr>
<td>20.076</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n61_s2/I1</td>
</tr>
<tr>
<td>21.175</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu/EXU_u/n61_s2/F</td>
</tr>
<tr>
<td>21.655</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n698_s13/I0</td>
</tr>
<tr>
<td>22.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>cpu/EXU_u/n698_s13/F</td>
</tr>
<tr>
<td>23.167</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n706_s14/I0</td>
</tr>
<tr>
<td>24.199</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n706_s14/F</td>
</tr>
<tr>
<td>24.679</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n706_s10/I3</td>
</tr>
<tr>
<td>25.305</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n706_s10/F</td>
</tr>
<tr>
<td>25.785</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n706_s7/I2</td>
</tr>
<tr>
<td>26.607</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/n706_s7/F</td>
</tr>
<tr>
<td>27.087</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/EXU_u/rd_data_23_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1297</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/EXU_u/rd_data_23_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/EXU_u/rd_data_23_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.644, 64.657%; route: 8.640, 33.563%; tC2Q: 0.458, 1.780%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
