7400-Series Overview
====================

Caps between power and ground?

Families
--------

- LS loads signal lines a lot more than HC; outputs can't pull high
  enough into some CMOS loads for them to consistently recognize HIGH
- HC is fast enough for 4 MHz; AC required for faster.


http://forum.6502.org/viewtopic.php?f=12&t=3620&sid=4c12bb500e4de4611e2dd902aed40ec7&start=15

Parts
-----

#### Notes
- See also Wikipedia, [List of 7400-series integrated circuits][wiki].
- Part number is given without `74` prefix and logic family.
- Pin counts are for DIP parts.
- Inputs `A,B,C,…`, Outputs `Y0,Y1,…`, Enable `G1,G̅2̅,/G2…` or `CS1,C̅S̅2̅,/CS2`

#### Boolean

* `00` (14): Quad 2-input NAND gate. [TI SN74LS00].
  - Pins: `1A 1B 1Y Vcc 2Y 2A 2B   3Y 3A 3B GND 4A 4B 4Y`
* `04`, `05`, `06` (14): Hex inverter gate. [TI SN74LS04]
  - Pins: `1A 1Y 2A 2Y 3A 3Y GND   4Y 4A 5Y 5A 6Y 6A Vcc`
  - `05` is open collector; `06` is open collector 30V/40mA.

#### Flip-flop

* `74` (14): Dual D positive edge triggered flip-flop, asynchronous preset
  and clear. [TI SN74LS74A].
  - D is transfered to Q,Q̅ on rising edge of CLK.
  - P̅R̅E̅,C̅L̅R̅ set/reset outputs regardless of other inputs.
* `279` (16): Quad S̅ R̅ latches. [SN74LS279A]
  - Pins: `1̅R̅ 1̅S̅1 1̅S̅2 1Q 2̅R̅ 2̅S̅ 2Q GND ‥ 3Q 3̅R̅ 3̅S̅1 3S̅2 4Q 4̅R̅ 4̅S̅ VCC`
  - Both S̅, R̅ asserted is invalid.

#### Registers

* `273` (20): Octal D-type flip-flop w/clear [TI SN74LS273]
  - Wikipedia calls this "8-bit register" because shared CLK/CLR
  - Pins: `C̅L̅R̅ 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND ‥ CLK 5Q 5D 6D 6Q 7Q 7D 8D 8Q Vcc`
* `670` 4-by-4 Register Files w/3-state outputs. [TI SN74LS670].
  - Four 4-bit registers; simultaneous independent read/write.
  - Useful as a memory bank selection register?
  - Read select to data valid 40 ns max 23 ns typ.

#### Demux

* `138` (16) 3-line to 8-line decoder/demultiplexer, inverting outputs.
  [TI SN74LS138].
  - enable: G1, G̅2̅A̅, G̅2̅B̅  (disabled: all outputs high)
  - input: A (LSB), B, C
  - output: one of Y0...Y7 low: ABC=0→Y0, ABC=1→Y1, ..., ABC=7→Y7
* `139` (16): Dual 2 to 4-line decoder/demultiplexer, inverting outputs.
  [TI SN74LS139A].
  - Useful for scanning keyboards? Seen it used for addr. decoding.
* `156` (16): open-collector `139`, but single A/B input for both sides,
  extra enable for each side. [TI SN74LS156N].

#### Special

* `610`, `611`, `612`, `613`: Memory mappers. [TI SN74LS610].
  Takes top 4 bits of address bus and remaps to 12 bits via 16 mapping
  registers. Appears pretty slow.


General Usage Notes
-------------------

[Open collector]/open drain outputs are low-Z to ground (pull down) on 0,
hi-Z (unconnected) on 1.
- Multiple outputs can be connected to one line (wired AND).
- Use pull-up restor (5K6?) to Vcc to bring hi-Z → high signal.
- Usu. collector voltage rating is higher than chip Vcc so can be used to
  interface 5V to 12V, TTL to CMOS, etc.

Multiple enable pins like G1, G̅2̅A̅, G̅2̅B̅ (G for "gate"?) are designed to
allow using three chips together without external inverters, or four with
one external inverter. Inputs to G1, G̅2̅A̅, G̅2̅B̅
- 0: Vcc, A0, A1
- 1:  A0, A1, A1
- 2:  A1, A0, A0
- 3: Vcc,  L,  L where L = A0 NAND A1 or NOT A1



[open collector]: https://en.wikipedia.org/wiki/Open_collector
[wiki]: https://en.wikipedia.org/wiki/List_of_7400-series_integrated_circuits

[TI SN74LS00]: http://www.ti.com/lit/gpn/sn74ls00
[TI SN74LS04]: http://www.ti.com/lit/ds/symlink/sn74ls04.pdf
[TI SN74LS74A]: http://www.ti.com/lit/ds/symlink/sn74ls74a.pdf
[TI SN74LS138]: http://www.ti.com/lit/gpn/sn74ls138
[TI SN74LS139A]: http://www.ti.com/lit/gpn/sn74ls139a
[TI SN74LS156N]: http://www.ti.com/product/sn74ls156/technicaldocuments
[TI SN74LS273]: http://www.ti.com/lit/ds/symlink/sn74ls273.pdf
[TI SN74LS279A]: http://www.ti.com/lit/ds/symlink/sn54ls279a.pdf
[TI SN74LS610]: https://datasheet.datasheetarchive.com/originals/scans/Scans-067/DSA2IH00212377.pdf
[TI SN74LS670]: http://www.ti.com/lit/ds/symlink/sn54ls670.pdf
