

================================================================
== Synthesis Summary Report of 'neural_network'
================================================================
+ General Information: 
    * Date:           Sun Sep 15 03:13:55 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        hlsc_fcnn_iris
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+------+------+---------+---------+----------+---------+------+----------+----------+----------+-----------+------------+-----+
    |                   Modules                  | Issue|      | Latency | Latency | Iteration|         | Trip |          |          |          |           |            |     |
    |                   & Loops                  | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF    |     LUT    | URAM|
    +--------------------------------------------+------+------+---------+---------+----------+---------+------+----------+----------+----------+-----------+------------+-----+
    |+ neural_network                            |     -|  0.41|       96|  960.000|         -|       97|     -|        no|  14 (14%)|  15 (16%)|  3369 (8%)|  2803 (13%)|    -|
    | + neural_network_Pipeline_VITIS_LOOP_56_1  |     -|  1.73|       16|  160.000|         -|       16|     -|        no|    5 (5%)|    4 (4%)|  239 (~0%)|   185 (~0%)|    -|
    |  o VITIS_LOOP_56_1                         |     -|  7.30|       14|  140.000|         8|        1|     8|       yes|         -|         -|          -|           -|    -|
    | + neural_network_Pipeline_VITIS_LOOP_68_3  |     -|  1.72|       14|  140.000|         -|       14|     -|        no|    9 (9%)|    8 (8%)|   430 (1%)|   183 (~0%)|    -|
    |  o VITIS_LOOP_68_3                         |     -|  7.30|       12|  120.000|        11|        1|     3|       yes|         -|         -|          -|           -|    -|
    | + neural_network_Pipeline_VITIS_LOOP_22_1  |     -|  0.96|        4|   40.000|         -|        4|     -|        no|         -|         -|   22 (~0%)|   132 (~0%)|    -|
    |  o VITIS_LOOP_22_1                         |     -|  7.30|        2|   20.000|         2|        1|     2|       yes|         -|         -|          -|           -|    -|
    | + neural_network_Pipeline_VITIS_LOOP_28_2  |     -|  0.41|       10|  100.000|         -|       10|     -|        no|         -|    3 (3%)|   634 (1%)|    613 (2%)|    -|
    |  o VITIS_LOOP_28_2                         |     -|  7.30|        8|   80.000|         7|        1|     3|       yes|         -|         -|          -|           -|    -|
    | + neural_network_Pipeline_VITIS_LOOP_35_3  |     -|  1.24|       35|  350.000|         -|       35|     -|        no|         -|         -|  1551 (3%)|   1192 (5%)|    -|
    |  o VITIS_LOOP_35_3                         |    II|  7.30|       33|  330.000|        30|        2|     3|       yes|         -|         -|          -|           -|    -|
    +--------------------------------------------+------+------+---------+---------+----------+---------+------+----------+----------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_CONTROL | 32         | 4             |        |          |
| s_axi_INPUT   | 32         | 5             | 16     | 0        |
| s_axi_OUTPUT  | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CONTROL | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CONTROL | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CONTROL | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CONTROL | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| input    | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| output   | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| input    | s_axi_INPUT  | interface |
| output   | s_axi_OUTPUT | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+---------------------+-----+--------+---------+
| Name                                       | DSP | Pragma | Variable            | Op  | Impl   | Latency |
+--------------------------------------------+-----+--------+---------------------+-----+--------+---------+
| + neural_network                           | 15  |        |                     |     |        |         |
|  + neural_network_Pipeline_VITIS_LOOP_56_1 | 4   |        |                     |     |        |         |
|    add_ln56_fu_210_p2                      | -   |        | add_ln56            | add | fabric | 0       |
|    mul_9s_16s_24_1_1_U1                    | 1   |        | mul_ln61            | mul | auto   | 0       |
|    mac_muladd_9s_16s_24ns_24_4_1_U2        | 1   |        | mul_ln61_1          | mul | dsp48  | 3       |
|    mac_muladd_9s_16s_24ns_24_4_1_U2        | 1   |        | add_ln61            | add | dsp48  | 3       |
|    mac_muladd_9s_16s_24ns_24_4_1_U3        | 1   |        | mul_ln61_2          | mul | dsp48  | 3       |
|    mac_muladd_9s_16s_24ns_24_4_1_U3        | 1   |        | add_ln61_1          | add | dsp48  | 3       |
|    mac_muladd_9s_16s_24ns_24_4_1_U4        | 1   |        | mul_ln61_3          | mul | dsp48  | 3       |
|    mac_muladd_9s_16s_24ns_24_4_1_U4        | 1   |        | add_ln61_2          | add | dsp48  | 3       |
|    sum_3_fu_324_p2                         | -   |        | sum_3               | add | fabric | 0       |
|    add_ln58_fu_330_p2                      | -   |        | add_ln58            | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_68_3 | 8   |        |                     |     |        |         |
|    add_ln68_fu_349_p2                      | -   |        | add_ln68            | add | fabric | 0       |
|    mul_10s_15ns_24_1_1_U17                 | 1   |        | mul_ln73            | mul | auto   | 0       |
|    mac_muladd_9s_15ns_24ns_24_4_1_U18      | 1   |        | mul_ln73_1          | mul | dsp48  | 3       |
|    mac_muladd_9s_15ns_24ns_24_4_1_U18      | 1   |        | add_ln73            | add | dsp48  | 3       |
|    mac_muladd_9s_15ns_24ns_24_4_1_U19      | 1   |        | mul_ln73_2          | mul | dsp48  | 3       |
|    mac_muladd_9s_15ns_24ns_24_4_1_U19      | 1   |        | add_ln73_1          | add | dsp48  | 3       |
|    mac_muladd_9s_15ns_24ns_24_4_1_U20      | 1   |        | mul_ln73_3          | mul | dsp48  | 3       |
|    mac_muladd_9s_15ns_24ns_24_4_1_U20      | 1   |        | add_ln73_2          | add | dsp48  | 3       |
|    mac_muladd_9s_15ns_24ns_24_4_1_U21      | 1   |        | mul_ln73_4          | mul | dsp48  | 3       |
|    mac_muladd_9s_15ns_24ns_24_4_1_U21      | 1   |        | add_ln73_3          | add | dsp48  | 3       |
|    mac_muladd_9s_15ns_24ns_24_4_1_U22      | 1   |        | mul_ln73_5          | mul | dsp48  | 3       |
|    mac_muladd_9s_15ns_24ns_24_4_1_U22      | 1   |        | add_ln73_4          | add | dsp48  | 3       |
|    mac_muladd_9s_15ns_24ns_24_4_1_U23      | 1   |        | mul_ln73_6          | mul | dsp48  | 3       |
|    mac_muladd_9s_15ns_24ns_24_4_1_U23      | 1   |        | add_ln73_5          | add | dsp48  | 3       |
|    mac_muladd_10s_15ns_24ns_24_4_1_U24     | 1   |        | mul_ln73_7          | mul | dsp48  | 3       |
|    mac_muladd_10s_15ns_24ns_24_4_1_U24     | 1   |        | add_ln73_6          | add | dsp48  | 3       |
|    layer2_output_1_4_fu_534_p2             | -   |        | layer2_output_1_4   | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_22_1 | 0   |        |                     |     |        |         |
|    add_ln22_fu_90_p2                       | -   |        | add_ln22            | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_28_2 | 3   |        |                     |     |        |         |
|    add_ln28_fu_268_p2                      | -   |        | add_ln28            | add | fabric | 0       |
|    x_fu_290_p2                             | -   |        | x                   | sub | fabric | 0       |
|    mul_25ns_18ns_43_1_1_U55                | 1   |        | f_x_msb_2_lsb       | mul | auto   | 0       |
|    add_ln249_fu_550_p2                     | -   |        | add_ln249           | add | fabric | 0       |
|    exp_x_msb_2_lsb_m_1_fu_560_p2           | -   |        | exp_x_msb_2_lsb_m_1 | add | fabric | 0       |
|    mul_25ns_25ns_50_1_1_U53                | 2   |        | y_lo                | mul | auto   | 0       |
|    y_l_fu_596_p2                           | -   |        | y_l                 | add | fabric | 0       |
|    sum_4_fu_672_p2                         | -   |        | sum_4               | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_35_3 | 0   |        |                     |     |        |         |
|    add_ln35_fu_89_p2                       | -   |        | add_ln35            | add | fabric | 0       |
+--------------------------------------------+-----+--------+---------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| Name                                       | BRAM | URAM | Pragma | Variable              | Storage | Impl | Latency |
+--------------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| + neural_network                           | 14   | 0    |        |                       |         |      |         |
|   layer1_output_U                          | -    | -    |        | layer1_output         | ram_s2p | auto | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_56_1 | 5    | 0    |        |                       |         |      |         |
|    layer1_weights_0_U                      | 1    | -    | pragma | layer1_weights_0      | ram_2p  | bram | 1       |
|    layer1_weights_1_U                      | 1    | -    | pragma | layer1_weights_1      | ram_2p  | bram | 1       |
|    layer1_weights_2_U                      | 1    | -    | pragma | layer1_weights_2      | ram_2p  | bram | 1       |
|    layer1_weights_3_U                      | 1    | -    | pragma | layer1_weights_3      | ram_2p  | bram | 1       |
|    layer1_bias_U                           | 1    | -    | pragma | layer1_bias           | ram_1p  | bram | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_68_3 | 9    | 0    |        |                       |         |      |         |
|    layer2_weights_0_U                      | 1    | -    | pragma | layer2_weights_0      | ram_2p  | bram | 1       |
|    layer2_weights_1_U                      | 1    | -    | pragma | layer2_weights_1      | ram_2p  | bram | 1       |
|    layer2_weights_2_U                      | 1    | -    | pragma | layer2_weights_2      | ram_2p  | bram | 1       |
|    layer2_weights_3_U                      | 1    | -    | pragma | layer2_weights_3      | ram_2p  | bram | 1       |
|    layer2_weights_4_U                      | 1    | -    | pragma | layer2_weights_4      | ram_2p  | bram | 1       |
|    layer2_weights_5_U                      | 1    | -    | pragma | layer2_weights_5      | ram_2p  | bram | 1       |
|    layer2_weights_6_U                      | 1    | -    | pragma | layer2_weights_6      | ram_2p  | bram | 1       |
|    layer2_weights_7_U                      | 1    | -    | pragma | layer2_weights_7      | ram_2p  | bram | 1       |
|    layer2_bias_U                           | 1    | -    | pragma | layer2_bias           | ram_1p  | bram | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_28_2 | 0    | 0    |        |                       |         |      |         |
|    f_x_lsb_table_U                         | -    | -    |        | f_x_lsb_table         | rom_1p  | auto | 1       |
|    exp_x_msb_2_m_1_table_U                 | -    | -    |        | exp_x_msb_2_m_1_table | rom_1p  | auto | 1       |
|    exp_x_msb_1_table_U                     | -    | -    |        | exp_x_msb_1_table     | rom_1p  | auto | 1       |
+--------------------------------------------+------+------+--------+-----------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+-----------------------------------------------+---------------------------------------------+
| Type         | Options                                       | Location                                    |
+--------------+-----------------------------------------------+---------------------------------------------+
| inline       |                                               | nn.cpp:13 in relu                           |
| pipeline     | II=1                                          | nn.cpp:23 in softmax                        |
| pipeline     | II=1                                          | nn.cpp:29 in softmax                        |
| pipeline     | II=1                                          | nn.cpp:36 in softmax                        |
| interface    | s_axilite port=input bundle=INPUT             | nn.cpp:42 in neural_network, input          |
| interface    | s_axilite port=output bundle=OUTPUT           | nn.cpp:43 in neural_network, output         |
| interface    | s_axilite port=return bundle=CONTROL          | nn.cpp:44 in neural_network, return         |
| bind_storage | variable=layer1_weights type=RAM_2P impl=BRAM | nn.cpp:47 in neural_network, layer1_weights |
| bind_storage | variable=layer2_weights type=RAM_2P impl=BRAM | nn.cpp:48 in neural_network, layer2_weights |
| bind_storage | variable=layer1_bias type=RAM_1P impl=BRAM    | nn.cpp:49 in neural_network, layer1_bias    |
| bind_storage | variable=layer2_bias type=RAM_1P impl=BRAM    | nn.cpp:50 in neural_network, layer2_bias    |
| pipeline     | II=1                                          | nn.cpp:57 in neural_network                 |
| unroll       | factor=2                                      | nn.cpp:60 in neural_network                 |
| pipeline     | II=1                                          | nn.cpp:69 in neural_network                 |
| unroll       | factor=2                                      | nn.cpp:72 in neural_network                 |
+--------------+-----------------------------------------------+---------------------------------------------+


