//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//


.version 8.1
.target sm_52
.address_size 64

	// .globl	_Z3addPiS_S_Px

.visible .entry _Z3addPiS_S_Px(
	.param .u64 _Z3addPiS_S_Px_param_0,
	.param .u64 _Z3addPiS_S_Px_param_1,
	.param .u64 _Z3addPiS_S_Px_param_2,
	.param .u64 _Z3addPiS_S_Px_param_3
)
{
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd3, [_Z3addPiS_S_Px_param_0];
	ld.param.u64 	%rd4, [_Z3addPiS_S_Px_param_1];
	ld.param.u64 	%rd5, [_Z3addPiS_S_Px_param_2];
	ld.param.u64 	%rd6, [_Z3addPiS_S_Px_param_3];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	cvta.to.global.u64 	%rd9, %rd4;
	cvta.to.global.u64 	%rd10, %rd3;
	ld.global.u32 	%r1, [%rd10];
	ld.global.u32 	%r2, [%rd9];
	// begin inline asm
	mov.u64 	%rd1, %clock64;
	// end inline asm
	add.s32 	%r3, %r2, %r1;
	// begin inline asm
	mov.u64 	%rd2, %clock64;
	// end inline asm
	sub.s64 	%rd11, %rd2, %rd1;
	st.global.u32 	[%rd8], %r3;
	st.global.u64 	[%rd7], %rd11;
	ret;

}

