#!/usr/bin/env bash
#**********************************************************************************************************
# Vivado (TM) v2024.1 (64-bit)
#
# Script generated by Vivado on Sat May 17 12:57:57 PDT 2025
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
#
# Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
# Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. 
#
# Filename     : xlnoc.sh
# Simulator    : AMD Vivado Simulator
# Description  : Simulation script generated by export_simulation Tcl command
# Purpose      : Run 'compile', 'elaborate', 'simulate' steps for compiling, elaborating and simulating the
#                design. The script will copy the library mapping file from the compiled library directory,
#                create design library directories and library mappings in the mapping file.
#
# Usage        : xlnoc.sh
#                xlnoc.sh [-lib_map_path] [-step] [-keep_index] [-noclean_files]*
#                xlnoc.sh [-reset_run]
#                xlnoc.sh [-reset_log]
#                xlnoc.sh [-help]
#
#               * The -noclean_files switch is deprecated and will not peform any function (by default, the
#                 simulator generated files will not be removed unless -reset_run switch is used)
#
#**********************************************************************************************************

# catch pipeline exit status
set -Eeuo pipefail

# set simulation library paths
export xv_cxl_lib_path="/tools/Xilinx/Vivado/2024.1/data/xsim"
export xv_cpt_lib_path="/tools/Xilinx/Vivado/2024.1/data/simmodels/xsim/2024.1/lnx64/9.3.0/systemc/protected"
export xv_ext_lib_path="/tools/Xilinx/Vivado/2024.1/data/simmodels/xsim/2024.1/lnx64/9.3.0/ext"
export xv_boost_lib_path="/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0"

# set header/runtime library path for AIE compiler
export CHESSDIR="$XILINX_VITIS/aietools/tps/lnx64/target/chessdir"

# set custom Vivado library path
xv_ref_path=${VIVADO_LOC:-"/tools/Xilinx/Vivado/2024.1"}
xv_lib_path="$xv_ref_path/lib/lnx64.o/Default/9.3.0:$xv_ref_path/lib/lnx64.o/Default:$xv_ref_path/lib/lnx64.o"

# set shared library paths
export LD_LIBRARY_PATH=$PWD:$xv_lib_path:$xv_ref_path/data/xsim/ip/noc_sc_v1_0_0:$xv_ref_path/data/simmodels/xsim/2024.1/lnx64/9.3.0/ext/protobuf:$xv_ref_path/data/xsim/ip/sim_qdma_cpp_v1_0:$xv_ref_path/data/xsim/ip/axi_tlm_ext_v1_0:$xv_ref_path/data/xsim/ip/remote_port_c_v4:$xv_ref_path/data/xsim/ip/xtlm_ipc_v1_0:$xv_ref_path/data/xsim/ip/sim_qdma_sc_v1_0:$xv_ref_path/data/xsim/ip/xtlm_ap_ctrl_v1_0:$xv_ref_path/data/xsim/ip/xtlm_simple_interconnect_v1_0:$xv_ref_path/data/xsim/ip/common_cpp_v1_0:$xv_ref_path/data/xsim/ip/debug_tcp_server_v1:$xv_ref_path/data/xsim/ip/common_rpc_v1:$xv_ref_path/data/simmodels/xsim/2024.1/lnx64/9.3.0/systemc/protected/noc_v1_0_0:$xv_ref_path/data/xsim/ip/xtlm:$xv_ref_path/data/xsim/ip/aie_ps_v1_0:$xv_ref_path/data/xsim/ip/remote_port_sc_v4:$xv_ref_path/data/xsim/ip/pl_fileio_v1_0_0:$xv_ref_path/data/xsim/ip/aie_xtlm_v1_0_0:$xv_ref_path/data/xsim/ip/rwd_tlmmodel_v1:$xv_ref_path/data/xsim/ip/emu_perf_common_v1_0:$XILINX_VITIS/aietools/lib/xsim64.o:$LD_LIBRARY_PATH

# set xvlog options
xvlog_opts="--incr --relax  -L uvm -L cpm5_v1_0_16 -L cpm4_v1_0_16 -L axi_vip_v1_1_17 -L smartconnect_v1_0 -L ai_pl -L noc_nsu_sim_v1_0_0 -L noc_hbm_nmu_sim_v1_0_0 -L noc_nmu_sim_v1_0_0 -L versal_cips_ps_vip_v1_0_9 -L xilinx_vip"

# set xsc options
xsc_opts="--gcc_compile_options "-I/tools/Xilinx/Vitis_HLS/2024.1/include" --cppversion 14"

# script info
echo -e "xlnoc.sh - Script generated by export_simulation (Vivado v2024.1 (64-bit)-id)\n"

# main steps
run()
{
  check_args $*
  setup
  if [[ ($b_step == 1) ]]; then
    case $step in
      "compile" )
       init_lib
       compile
      ;;
      "elaborate" )
       elaborate
      ;;
      "simulate" )
       simulate
      ;;
      * )
        echo -e "ERROR: Invalid or missing step '$step' (type \"./xlnoc.sh -help\" for more information)\n"
        exit 1
      esac
  else
    init_lib
    compile
    elaborate
    simulate
  fi
}

# RUN_STEP: <compile>
compile()
{
  xvlog $xvlog_opts -prj vlog.prj 2>&1 | tee compile.log

  xsc -c $xsc_opts --gcc_compile_options "-DBOOST_SYSTEM_NO_DEPRECATED" --gcc_compile_options "-I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim_tlm -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_1/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_1/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_3/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_3/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_4/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_4/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim_tlm -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconcat_0_0/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconcat_0_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/xtlm -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_1_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_2_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_3_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconstant_0_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/sysc -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_irq_const_tieoff_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_ctrl_interconnect_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_hub_0/src -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_hub_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon0_0/src -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon0_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon1_0/src -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon1_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon2_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon3_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon4_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon5_0/sim -I../../../../prj.gen/sources_1/bd/vitis_design/sim -I$xv_boost_lib_path -I$xv_cxl_lib_path/ip/noc_sc_v1_0_0/include -I$xv_ext_lib_path/protobuf/include -I$xv_cxl_lib_path/ip/sim_qdma_cpp_v1_0/include -I$xv_cxl_lib_path/ip/axi_tlm_ext_v1_0/include -I$xv_cxl_lib_path/ip/remote_port_c_v4/include -I$xv_cxl_lib_path/ip/xtlm_ipc_v1_0/include -I$xv_cxl_lib_path/ip/sim_qdma_sc_v1_0/include -I$xv_cxl_lib_path/ip/xtlm_ap_ctrl_v1_0/include -I$xv_cxl_lib_path/ip/xtlm_simple_interconnect_v1_0/include -I$xv_cxl_lib_path/ip/common_cpp_v1_0/include -I$xv_cxl_lib_path/ip/debug_tcp_server_v1/include -I$xv_cxl_lib_path/ip/common_rpc_v1/include -I$xv_cpt_lib_path/noc_v1_0_0/include -I$xv_cxl_lib_path/ip/xtlm/include -I$xv_cxl_lib_path/ip/aie_ps_v1_0/include -I$xv_cxl_lib_path/ip/remote_port_sc_v4/include -I$xv_cxl_lib_path/ip/pl_fileio_v1_0_0/include -I$xv_cxl_lib_path/ip/aie_xtlm_v1_0_0/include -I$xv_cxl_lib_path/ip/rwd_tlmmodel_v1/include -I$xv_cxl_lib_path/ip/emu_perf_common_v1_0/include" -work xil_defaultlib -f xsc.prj 2>&1 | tee compile.log
}

# RUN_STEP: <elaborate>
elaborate()
{
  xsc --shared --cppversion 14 -lib xil_defaultlib -gcc_link_options "-L$xv_cxl_lib_path/ip/noc_sc_v1_0_0 -lnoc_sc_v1_0_0" -gcc_link_options "-L$xv_ext_lib_path/protobuf -lprotobuf" -gcc_link_options "-L$xv_cxl_lib_path/ip/sim_qdma_cpp_v1_0 -lsim_qdma_cpp_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/axi_tlm_ext_v1_0 -laxi_tlm_ext_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/remote_port_c_v4 -lremote_port_c_v4" -gcc_link_options "-L$xv_cxl_lib_path/ip/xtlm_ipc_v1_0 -lxtlm_ipc_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/sim_qdma_sc_v1_0 -lsim_qdma_sc_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/xtlm_ap_ctrl_v1_0 -lxtlm_ap_ctrl_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/xtlm_simple_interconnect_v1_0 -lxtlm_simple_interconnect_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/common_cpp_v1_0 -lcommon_cpp_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/debug_tcp_server_v1 -ldebug_tcp_server_v1" -gcc_link_options "-L$xv_cxl_lib_path/ip/common_rpc_v1 -lcommon_rpc_v1" -gcc_link_options "-L$xv_cpt_lib_path/noc_v1_0_0 -lnoc_v1_0_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/xtlm -lxtlm" -gcc_link_options "-L$xv_cxl_lib_path/ip/aie_ps_v1_0 -laie_ps_v1_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/remote_port_sc_v4 -lremote_port_sc_v4" -gcc_link_options "-L$xv_cxl_lib_path/ip/pl_fileio_v1_0_0 -lpl_fileio_v1_0_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/aie_xtlm_v1_0_0 -laie_xtlm_v1_0_0" -gcc_link_options "-L$xv_cxl_lib_path/ip/rwd_tlmmodel_v1 -lrwd_tlmmodel_v1" -gcc_link_options "-L$xv_cxl_lib_path/ip/emu_perf_common_v1_0 -lemu_perf_common_v1_0" -o libdpi.so

  xelab --incr --debug typical --relax --mt 8 -sv_root "$xv_cxl_lib_path/ip/noc_sc_v1_0_0" -sc_lib libnoc_sc_v1_0_0.so --include "$xv_cxl_lib_path/ip/noc_sc_v1_0_0/include" -sv_root "$xv_ext_lib_path/protobuf" -sc_lib libprotobuf.so --include "$xv_ext_lib_path/protobuf/include" -sv_root "$xv_cxl_lib_path/ip/sim_qdma_cpp_v1_0" -sc_lib libsim_qdma_cpp_v1_0.so --include "$xv_cxl_lib_path/ip/sim_qdma_cpp_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/axi_tlm_ext_v1_0" -sc_lib libaxi_tlm_ext_v1_0.so --include "$xv_cxl_lib_path/ip/axi_tlm_ext_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/remote_port_c_v4" -sc_lib libremote_port_c_v4.so --include "$xv_cxl_lib_path/ip/remote_port_c_v4/include" -sv_root "$xv_cxl_lib_path/ip/xtlm_ipc_v1_0" -sc_lib libxtlm_ipc_v1_0.so --include "$xv_cxl_lib_path/ip/xtlm_ipc_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/sim_qdma_sc_v1_0" -sc_lib libsim_qdma_sc_v1_0.so --include "$xv_cxl_lib_path/ip/sim_qdma_sc_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/xtlm_ap_ctrl_v1_0" -sc_lib libxtlm_ap_ctrl_v1_0.so --include "$xv_cxl_lib_path/ip/xtlm_ap_ctrl_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/xtlm_simple_interconnect_v1_0" -sc_lib libxtlm_simple_interconnect_v1_0.so --include "$xv_cxl_lib_path/ip/xtlm_simple_interconnect_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/common_cpp_v1_0" -sc_lib libcommon_cpp_v1_0.so --include "$xv_cxl_lib_path/ip/common_cpp_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/debug_tcp_server_v1" -sc_lib libdebug_tcp_server_v1.so --include "$xv_cxl_lib_path/ip/debug_tcp_server_v1/include" -sv_root "$xv_cxl_lib_path/ip/common_rpc_v1" -sc_lib libcommon_rpc_v1.so --include "$xv_cxl_lib_path/ip/common_rpc_v1/include" -sv_root "$xv_cpt_lib_path/noc_v1_0_0" -sc_lib libnoc_v1_0_0.so --include "$xv_cpt_lib_path/noc_v1_0_0/include" -sv_root "$xv_cxl_lib_path/ip/xtlm" -sc_lib libxtlm.so --include "$xv_cxl_lib_path/ip/xtlm/include" -sv_root "$xv_cxl_lib_path/ip/aie_ps_v1_0" -sc_lib libaie_ps_v1_0.so --include "$xv_cxl_lib_path/ip/aie_ps_v1_0/include" -sv_root "$xv_cxl_lib_path/ip/remote_port_sc_v4" -sc_lib libremote_port_sc_v4.so --include "$xv_cxl_lib_path/ip/remote_port_sc_v4/include" -sv_root "$xv_cxl_lib_path/ip/pl_fileio_v1_0_0" -sc_lib libpl_fileio_v1_0_0.so --include "$xv_cxl_lib_path/ip/pl_fileio_v1_0_0/include" -sv_root "$xv_cxl_lib_path/ip/aie_xtlm_v1_0_0" -sc_lib libaie_xtlm_v1_0_0.so --include "$xv_cxl_lib_path/ip/aie_xtlm_v1_0_0/include" -sv_root "$xv_cxl_lib_path/ip/rwd_tlmmodel_v1" -sc_lib librwd_tlmmodel_v1.so --include "$xv_cxl_lib_path/ip/rwd_tlmmodel_v1/include" -sv_root "$xv_cxl_lib_path/ip/emu_perf_common_v1_0" -sc_lib libemu_perf_common_v1_0.so --include "$xv_cxl_lib_path/ip/emu_perf_common_v1_0/include" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim_tlm" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_1/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_1/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_3/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_3/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_4/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_4/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim_tlm" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconcat_0_0/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconcat_0_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/xtlm" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_1_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_2_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_3_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_xlconstant_0_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/sysc" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_intr_1_interrupt_concat_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_irq_const_tieoff_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_ctrl_interconnect_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_hub_0/src" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_hub_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon0_0/src" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon0_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon1_0/src" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon1_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon2_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon3_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon4_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dpa_mon5_0/sim" --include "../../../../prj.gen/sources_1/bd/vitis_design/sim" --include "$xv_boost_lib_path" -ignore_assertions  --debug sc -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_root "." -sc_lib libdpi.so --snapshot xlnoc xil_defaultlib.xlnoc xil_defaultlib.glbl -log elaborate.log
}

# RUN_STEP: <simulate>
simulate()
{
  xsim xlnoc -key {Behavioral:sim_1:Functional:xlnoc} -tclbatch cmd.tcl -protoinst "protoinst_files/bd_57a1.protoinst" -protoinst "protoinst_files/bd_27ec.protoinst" -protoinst "protoinst_files/bd_90d1.protoinst" -protoinst "protoinst_files/bd_28ba.protoinst" -protoinst "protoinst_files/bd_05a5.protoinst" -protoinst "protoinst_files/bd_931e.protoinst" -protoinst "protoinst_files/bd_93ee.protoinst" -protoinst "protoinst_files/bd_53bf.protoinst" -protoinst "protoinst_files/bd_920e.protoinst" -protoinst "protoinst_files/bd_525f.protoinst" -protoinst "protoinst_files/bd_2163.protoinst" -protoinst "protoinst_files/vitis_design.protoinst" -protoinst "protoinst_files/xlnoc.protoinst" -log simulate.log $*
}

# STEP: setup
setup()
{
  # delete previous files for a clean rerun
  if [[ ($b_reset_run == 1) ]]; then
    reset_run
    echo -e "INFO: Simulation run files deleted.\n"
    exit 0
  fi

 # delete previous log files
  if [[ ($b_reset_log == 1) ]]; then
    reset_log
    echo -e "INFO: Simulation run log files deleted.\n"
    exit 0
  fi

  # add any setup/initialization commands here:-

  # <user specific commands>

}

# simulator index file/library directory processing
init_lib()
{
  if [[ ($b_keep_index == 1) ]]; then
    # keep previous simulator index file
    true
  else
    # copy simulator index file to current directory
    copy_setup_file
  fi

  if [[ ($lib_map_path != "") ]]; then
    ref_lib_dir=$lib_map_path
  fi
}

# copy xsim.ini file
copy_setup_file()
{
  file="xsim.ini"

  if [[ ($lib_map_path == "") ]]; then
    lib_map_path="/tools/Xilinx/Vivado/2024.1/data/xsim"
  fi

  if [[ ($lib_map_path != "") ]]; then
    src_file="$lib_map_path/$file"
    if [[ -e $src_file ]]; then
      cp $src_file .
    fi

    # map local design libraries to xsim.ini
    map_local_libs
  fi
}

# map local design libraries
map_local_libs()
{
  updated_mappings=()
  local_mappings=()

  # local design libraries
  local_libs=()

  if [[ 0 == ${#local_libs[@]} ]]; then
    return
  fi

  file="xsim.ini"
  file_backup="xsim.ini.bak"

  if [[ -e $file ]]; then
    rm -f $file_backup

    # create a backup copy of the xsim.ini file
    cp $file $file_backup

    # read libraries from backup file and search in local library collection
    while read -r line
    do
      IN=$line

      # split mapping entry with '=' delimiter to fetch library name and mapping
      read lib_name mapping <<<$(IFS="="; echo $IN)

      # if local library found, then construct the local mapping and add to local mapping collection
      if `echo ${local_libs[@]} | grep -wq $lib_name` ; then
        line="$lib_name=xsim.dir/$lib_name"
        local_mappings+=("$lib_name")
      fi

      # add to updated library mapping collection
      updated_mappings+=("$line")
    done < "$file_backup"

    # append local libraries not found originally from xsim.ini
    for (( i=0; i<${#local_libs[*]}; i++ )); do
      lib_name="${local_libs[i]}"
      if `echo ${local_mappings[@]} | grep -wvq $lib_name` ; then
        line="$lib_name=xsim.dir/$lib_name"
        updated_mappings+=("$line")
      fi
    done

    # write updated mappings in xsim.ini
    rm -f $file
    for (( i=0; i<${#updated_mappings[*]}; i++ )); do
      lib_name="${updated_mappings[i]}"
      echo $lib_name >> $file
    done
  else
    for (( i=0; i<${#local_libs[*]}; i++ )); do
      lib_name="${local_libs[i]}"
      mapping="$lib_name=xsim.dir/$lib_name"
      echo $mapping >> $file
    done
  fi
}

# delete generated data from the previous run
reset_run()
{
  files_to_remove=(xelab.pb xsim.jou xvhdl.log xvlog.log compile.log elaborate.log simulate.log xelab.log xsim.log run.log xvhdl.pb xvlog.pb xlnoc.wdb xsim.dir libdpi.so)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# delete generated log files from the previous run
reset_log()
{
  files_to_remove=(xvhdl.log xvlog.log compile.log elaborate.log simulate.log xelab.log xsim.log run.log)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done
}

# check switch argument value
check_arg_value()
{
  if [[ ($1 == "-step") && (($2 != "compile") && ($2 != "elaborate") && ($2 != "simulate")) ]];then
    echo -e "ERROR: Invalid or missing step '$2' (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($1 == "-lib_map_path") && ($2 == "") ]];then
    echo -e "ERROR: Simulation library directory path not specified (type \"./xlnoc.sh -help\" for more information)\n"
    exit 1
  fi
}

# check command line arguments
check_args()
{
  arg_count=$#
  if [[ ("$#" == 1) && (("$1" == "-help") || ("$1" == "-h")) ]]; then
    usage
  fi
  while [[ "$#" -gt 0 ]]; do
    case $1 in
      -step)          check_arg_value $1 $2;step=$2;         b_step=1;         shift;;
      -lib_map_path)  check_arg_value $1 $2;lib_map_path=$2; b_lib_map_path=1; shift;;
      -gen_bypass)    b_gen_bypass=1    ;;
      -reset_run)     b_reset_run=1     ;;
      -reset_log)     b_reset_log=1     ;;
      -keep_index)    b_keep_index=1    ;;
      -noclean_files) b_noclean_files=1 ;;
      -help|-h)       ;;
      *) echo -e "ERROR: Invalid option specified '$1' (type "./top.sh -help" for more information)\n"; exit 1 ;;
    esac
     shift
  done

  # -reset_run is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_run == 1) ]]; then
    echo -e "ERROR: -reset_run switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -reset_log is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_reset_log == 1) ]]; then
    echo -e "ERROR: -reset_log switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -keep_index is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_keep_index == 1) ]]; then
    echo -e "ERROR: -keep_index switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi

  # -noclean_files is not applicable with other switches
  if [[ ("$arg_count" -gt 1) && ($b_noclean_files == 1) ]]; then
    echo -e "ERROR: -noclean_files switch is not applicable with other switches (type \"./top.sh -help\" for more information)\n"
    exit 1
  fi
}

# script usage
usage()
{
  msg="Usage: xlnoc.sh [-help]\n\
Usage: xlnoc.sh [-step]\n\
Usage: xlnoc.sh [-lib_map_path]\n\
Usage: xlnoc.sh [-reset_run]\n\
Usage: xlnoc.sh [-reset_log]\n\
Usage: xlnoc.sh [-keep_index]\n\
Usage: xlnoc.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-step <name>] -- Execute specified step (compile, elaborate, simulate)\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Delete simulator generated data files from the previous run and recreate simulator setup\n\
file/library mappings for a clean run. This switch will not execute steps defined in the script.\n\n\
NOTE: To keep simulator index file settings from the previous run, use the -keep_index switch\n\
NOTE: To regenerate simulator index file but keep the simulator generated files, use the -noclean_files switch\n\n\
[-reset_log] -- Delete simulator generated log files from the previous run\n\n\
[-keep_index] -- Keep simulator index file settings from the previous run\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run\n"
  echo -e $msg
  exit 0
}

# initialize globals
step=""
lib_map_path=""
b_step=0
b_lib_map_path=0
b_gen_bypass=0
b_reset_run=0
b_reset_log=0
b_keep_index=0
b_noclean_files=0

# launch script
run $*
