Analysis & Synthesis report for computer_top
Tue Jun 24 11:59:25 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated
 16. Parameter Settings for User Entity Instance: arm:u_arm|controller:c|condlogic:cl|flopenr:flagreg1
 17. Parameter Settings for User Entity Instance: arm:u_arm|controller:c|condlogic:cl|flopenr:flagreg0
 18. Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|mux2:pcmux
 19. Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|flopr:pcreg
 20. Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|adder:pcadd1
 21. Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|adder:pcadd2
 22. Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|mux2:ra1mux
 23. Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|mux2:ra2mux
 24. Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|mux2:resmux
 25. Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|mux2:srcbmux
 26. Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|alu:alu
 27. Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|alu:alu|adderalu:adder_inst
 28. Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|alu:alu|adderalu:subtractor_inst
 29. Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|alu:alu|mulalu:mul_inst
 30. Parameter Settings for User Entity Instance: dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component
 31. Parameter Settings for Inferred Entity Instance: arm:u_arm|datapath:dp|alu:alu|lpm_divide:Div0
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "Decoder_type:u_decoder"
 34. Port Connectivity Checks: "dmem:dmem|ram:ram_inst"
 35. Port Connectivity Checks: "dmem:dmem"
 36. Port Connectivity Checks: "arm:u_arm|datapath:dp|alu:alu|adderalu:subtractor_inst"
 37. Port Connectivity Checks: "arm:u_arm|datapath:dp|alu:alu|adderalu:adder_inst"
 38. Port Connectivity Checks: "arm:u_arm|datapath:dp|mux2:ra1mux"
 39. Port Connectivity Checks: "arm:u_arm|datapath:dp|adder:pcadd2"
 40. Port Connectivity Checks: "arm:u_arm|datapath:dp|adder:pcadd1"
 41. Port Connectivity Checks: "arm:u_arm|datapath:dp"
 42. Port Connectivity Checks: "arm:u_arm"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 24 11:59:25 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; computer_top                                ;
; Top-level Entity Name           ; computer_top                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 123                                         ;
; Total pins                      ; 35                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; computer_top       ; computer_top       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------+---------+
; arm.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv                     ;         ;
; computer_top.sv                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv            ;         ;
; controller.sv                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv              ;         ;
; decoder.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv                 ;         ;
; condlogic.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv               ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv                ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/regfile.sv                 ;         ;
; adder.sv                         ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adder.sv                   ;         ;
; extend.sv                        ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv                  ;         ;
; flopr.sv                         ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopr.sv                   ;         ;
; flopenr.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopenr.sv                 ;         ;
; mux2.sv                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux2.sv                    ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv                     ;         ;
; shift.sv                         ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/shift.sv                   ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File       ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v                      ;         ;
; ram_data.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram_data.mif               ;         ;
; condcheck.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condcheck.sv               ;         ;
; adderalu.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adderalu.sv                ;         ;
; mulalu.sv                        ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mulalu.sv                  ;         ;
; dmem.sv                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv                    ;         ;
; imem.sv                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv                    ;         ;
; Decoder_type.sv                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/Decoder_type.sv            ;         ;
; debouncer.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/debouncer.sv               ;         ;
; seg7.sv                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/seg7.sv                    ;         ;
; memfile.dat                      ; yes             ; Auto-Found Unspecified File      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/memfile.dat                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_r5q2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf     ;         ;
; db/decode_fla.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/decode_fla.tdf          ;         ;
; db/decode_81a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/decode_81a.tdf          ;         ;
; db/mux_chb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/mux_chb.tdf             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                 ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc            ;         ;
; db/lpm_divide_3dm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/lpm_divide_3dm.tdf      ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/sign_div_unsign_9nh.tdf ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/alt_u_div_o2f.tdf       ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 876         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1662        ;
;     -- 7 input functions                    ; 12          ;
;     -- 6 input functions                    ; 73          ;
;     -- 5 input functions                    ; 630         ;
;     -- 4 input functions                    ; 588         ;
;     -- <=3 input functions                  ; 359         ;
;                                             ;             ;
; Dedicated logic registers                   ; 123         ;
;                                             ;             ;
; I/O pins                                    ; 35          ;
;                                             ;             ;
; Total DSP Blocks                            ; 4           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 175         ;
; Total fan-out                               ; 8106        ;
; Average fan-out                             ; 4.36        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |computer_top                                   ; 1662 (1)            ; 123 (5)                   ; 0                 ; 4          ; 35   ; 0            ; |computer_top                                                                                                                               ; computer_top        ; work         ;
;    |Decoder_type:u_decoder|                     ; 32 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|Decoder_type:u_decoder                                                                                                        ; Decoder_type        ; work         ;
;       |seg7:u_hex0|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|Decoder_type:u_decoder|seg7:u_hex0                                                                                            ; seg7                ; work         ;
;       |seg7:u_hex1|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|Decoder_type:u_decoder|seg7:u_hex1                                                                                            ; seg7                ; work         ;
;    |arm:u_arm|                                  ; 1585 (0)            ; 97 (0)                    ; 0                 ; 4          ; 0    ; 0            ; |computer_top|arm:u_arm                                                                                                                     ; arm                 ; work         ;
;       |controller:c|                            ; 18 (0)              ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|controller:c                                                                                                        ; controller          ; work         ;
;          |condlogic:cl|                         ; 10 (1)              ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|controller:c|condlogic:cl                                                                                           ; condlogic           ; work         ;
;             |flopenr:flagreg1|                  ; 9 (9)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|controller:c|condlogic:cl|flopenr:flagreg1                                                                          ; flopenr             ; work         ;
;          |decoder:dec|                          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|controller:c|decoder:dec                                                                                            ; decoder             ; work         ;
;       |datapath:dp|                             ; 1567 (0)            ; 96 (0)                    ; 0                 ; 4          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp                                                                                                         ; datapath            ; work         ;
;          |adder:pcadd1|                         ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|adder:pcadd1                                                                                            ; adder               ; work         ;
;          |adder:pcadd2|                         ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|adder:pcadd2                                                                                            ; adder               ; work         ;
;          |alu:alu|                              ; 1339 (126)          ; 0 (0)                     ; 0                 ; 4          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|alu:alu                                                                                                 ; alu                 ; work         ;
;             |adderalu:adder_inst|               ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|alu:alu|adderalu:adder_inst                                                                             ; adderalu            ; work         ;
;             |adderalu:subtractor_inst|          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|alu:alu|adderalu:subtractor_inst                                                                        ; adderalu            ; work         ;
;             |lpm_divide:Div0|                   ; 1121 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|alu:alu|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_3dm:auto_generated|  ; 1121 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|alu:alu|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                   ; lpm_divide_3dm      ; work         ;
;                   |sign_div_unsign_9nh:divider| ; 1121 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|alu:alu|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                      |alt_u_div_o2f:divider|    ; 1121 (1121)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|alu:alu|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;             |mulalu:mul_inst|                   ; 28 (28)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|alu:alu|mulalu:mul_inst                                                                                 ; mulalu              ; work         ;
;          |flopr:pcreg|                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|flopr:pcreg                                                                                             ; flopr               ; work         ;
;          |mux2:ra1mux|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|mux2:ra1mux                                                                                             ; mux2                ; work         ;
;          |mux2:ra2mux|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|mux2:ra2mux                                                                                             ; mux2                ; work         ;
;          |mux2:resmux|                          ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|mux2:resmux                                                                                             ; mux2                ; work         ;
;          |mux2:srcbmux|                         ; 100 (100)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|mux2:srcbmux                                                                                            ; mux2                ; work         ;
;          |regfile:rf|                           ; 36 (36)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |computer_top|arm:u_arm|datapath:dp|regfile:rf                                                                                              ; regfile             ; work         ;
;    |debouncer:u_debouncer|                      ; 23 (23)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |computer_top|debouncer:u_debouncer                                                                                                         ; debouncer           ; work         ;
;    |imem:u_imem|                                ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer_top|imem:u_imem                                                                                                                   ; imem                ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Sum of two 18x18                ; 2           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |computer_top|dmem:dmem|ram:ram_inst ; ram.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+-----------------------------------------------------------+---------------------------------------------+
; Register name                                             ; Reason for Removal                          ;
+-----------------------------------------------------------+---------------------------------------------+
; arm:u_arm|datapath:dp|regfile:rf|rf[13][3]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][3]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][3]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][3]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][3]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][3]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][3]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][3]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][3]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][3]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][3]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][3]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][31]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][31]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][31]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][31]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][31]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][31]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][31]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][31]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][31]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][31]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][31]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][31]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][30]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][30]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][30]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][30]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][30]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][30]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][30]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][30]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][30]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][30]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][30]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][30]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][29]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][29]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][29]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][29]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][29]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][29]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][29]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][29]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][29]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][29]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][29]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][29]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][28]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][28]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][28]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][28]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][28]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][28]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][28]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][28]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][28]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][28]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][28]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][28]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][27]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][27]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][27]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][27]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][27]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][27]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][27]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][27]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][27]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][27]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][27]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][27]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][26]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][26]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][26]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][26]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][26]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][26]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][26]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][26]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][26]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][26]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][26]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][26]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][25]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][25]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][25]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][25]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][25]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][25]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][25]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][25]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][25]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][25]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][25]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][25]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][24]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][24]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][24]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][24]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][24]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][24]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][24]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][24]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][24]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][24]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][24]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][24]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][23]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][23]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][23]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][23]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][23]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][23]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][23]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][23]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][23]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][23]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][23]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][23]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][22]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][22]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][22]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][22]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][22]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][22]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][22]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][22]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][22]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][22]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][22]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][22]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][21]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][21]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][21]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][21]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][21]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][21]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][21]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][21]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][21]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][21]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][21]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][21]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][20]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][20]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][20]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][20]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][20]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][20]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][20]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][20]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][20]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][20]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][20]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][20]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][19]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][19]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][19]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][19]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][19]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][19]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][19]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][19]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][19]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][19]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][19]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][19]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][18]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][18]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][18]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][18]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][18]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][18]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][18]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][18]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][18]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][18]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][18]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][18]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][17]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][17]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][17]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][17]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][17]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][17]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][17]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][17]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][17]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][17]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][17]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][17]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][16]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][16]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][16]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][16]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][16]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][16]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][16]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][16]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][16]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][16]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][16]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][16]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][15]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][15]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][15]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][15]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][15]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][15]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][15]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][15]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][15]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][15]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][15]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][15]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][14]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][14]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][14]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][14]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][14]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][14]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][14]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][14]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][14]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][14]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][14]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][14]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][13]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][13]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][13]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][13]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][13]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][13]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][13]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][13]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][13]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][13]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][13]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][13]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][12]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][12]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][12]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][12]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][12]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][12]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][12]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][12]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][12]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][12]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][12]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][12]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][11]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][11]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][11]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][11]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][11]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][11]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][11]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][11]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][11]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][11]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][11]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][11]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][10]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][10]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][10]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][10]               ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][10]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][10]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][10]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][10]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][10]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][10]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][10]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][10]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][9]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][9]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][9]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][9]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][9]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][9]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][9]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][9]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][9]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][9]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][9]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][9]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][8]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][8]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][8]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][8]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][8]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][8]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][8]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][8]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][8]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][8]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][8]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][8]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][7]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][7]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][7]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][7]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][7]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][7]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][7]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][7]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][7]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][7]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][7]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][7]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][6]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][6]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][6]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][6]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][6]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][6]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][6]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][6]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][6]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][6]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][6]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][6]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][5]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][5]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][5]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][5]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][5]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][5]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][5]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][5]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][5]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][5]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][5]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][5]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][4]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][4]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][4]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][4]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][4]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][4]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][4]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][4]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][4]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][4]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][4]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][4]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][2]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][2]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][2]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][2]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][2]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][2]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][2]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][2]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][2]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][2]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][2]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][2]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][1]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][1]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][1]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][1]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][1]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][1]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][1]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][1]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][1]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][1]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][1]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][1]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[13][0]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[12][0]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[11][0]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[10][0]                ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[9][0]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[8][0]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[7][0]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[6][0]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[5][0]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[4][0]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[3][0]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|datapath:dp|regfile:rf|rf[2][0]                 ; Stuck at GND due to stuck port clock_enable ;
; arm:u_arm|controller:c|condlogic:cl|flopenr:flagreg0|q[1] ; Lost fanout                                 ;
; arm:u_arm|controller:c|condlogic:cl|flopenr:flagreg1|q[1] ; Lost fanout                                 ;
; arm:u_arm|controller:c|condlogic:cl|flopenr:flagreg0|q[0] ; Lost fanout                                 ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][0]                ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][31]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][1]                ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][30]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][2]                ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][29]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][3]                ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][28]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][4]                ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][27]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][5]                ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][26]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][6]                ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][25]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][7]                ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][24]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][8]                ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][23]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][9]                ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][10]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][11]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][12]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][13]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][14]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][15]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][16]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][17]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][21]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][22]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][20]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][19]               ; Stuck at GND due to stuck port clock        ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][18]               ; Stuck at GND due to stuck port clock        ;
; Total Number of Removed Registers = 419                   ;                                             ;
+-----------------------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+---------------------------------------------+-------------------------+----------------------------------------------+
; Register name                               ; Reason for Removal      ; Registers Removed due to This Register       ;
+---------------------------------------------+-------------------------+----------------------------------------------+
; arm:u_arm|datapath:dp|regfile:rf|rf[14][31] ; Stuck at GND            ; arm:u_arm|datapath:dp|regfile:rf|rf[14][2],  ;
;                                             ; due to stuck port clock ; arm:u_arm|datapath:dp|regfile:rf|rf[14][7],  ;
;                                             ;                         ; arm:u_arm|datapath:dp|regfile:rf|rf[14][14], ;
;                                             ;                         ; arm:u_arm|datapath:dp|regfile:rf|rf[14][17], ;
;                                             ;                         ; arm:u_arm|datapath:dp|regfile:rf|rf[14][21], ;
;                                             ;                         ; arm:u_arm|datapath:dp|regfile:rf|rf[14][19], ;
;                                             ;                         ; arm:u_arm|datapath:dp|regfile:rf|rf[14][18]  ;
; arm:u_arm|datapath:dp|regfile:rf|rf[14][30] ; Stuck at GND            ; arm:u_arm|datapath:dp|regfile:rf|rf[14][26], ;
;                                             ; due to stuck port clock ; arm:u_arm|datapath:dp|regfile:rf|rf[14][22]  ;
+---------------------------------------------+-------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 123   ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 55    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; debouncer:u_debouncer|button_out       ; 4       ;
; debouncer:u_debouncer|button_prev      ; 1       ;
; debouncer:u_debouncer|button_d2        ; 2       ;
; debouncer:u_debouncer|button_d1        ; 1       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |computer_top|debouncer:u_debouncer|counter[15]        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |computer_top|arm:u_arm|datapath:dp|alu:alu|Mux31      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |computer_top|arm:u_arm|datapath:dp|mux2:srcbmux|y[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |computer_top|arm:u_arm|datapath:dp|mux2:srcbmux|y[21] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |computer_top|arm:u_arm|datapath:dp|mux2:srcbmux|y[14] ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |computer_top|arm:u_arm|datapath:dp|mux2:srcbmux|y[0]  ;
; 12:1               ; 10 bits   ; 80 LEs        ; 70 LEs               ; 10 LEs                 ; No         ; |computer_top|arm:u_arm|datapath:dp|alu:alu|Mux13      ;
; 12:1               ; 14 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |computer_top|arm:u_arm|datapath:dp|alu:alu|Mux19      ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |computer_top|arm:u_arm|datapath:dp|alu:alu|Mux0       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |computer_top|arm:u_arm|datapath:dp|mux2:srcbmux|y[11] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|controller:c|condlogic:cl|flopenr:flagreg1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|controller:c|condlogic:cl|flopenr:flagreg0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|mux2:pcmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|flopr:pcreg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|adder:pcadd1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|adder:pcadd2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|mux2:ra1mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|mux2:ra2mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|mux2:resmux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|mux2:srcbmux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|alu:alu ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|alu:alu|adderalu:adder_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|alu:alu|adderalu:subtractor_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:u_arm|datapath:dp|alu:alu|mulalu:mul_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 70000                ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                          ;
; NUMWORDS_B                         ; 70000                ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ram_data.mif         ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_r5q2      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: arm:u_arm|datapath:dp|alu:alu|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                              ;
; LPM_WIDTHD             ; 32             ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 1                                                      ;
; Entity Instance                           ; dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 32                                                     ;
;     -- NUMWORDS_A                         ; 70000                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 32                                                     ;
;     -- NUMWORDS_B                         ; 70000                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Decoder_type:u_decoder"                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; instr_type ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "dmem:dmem|ram:ram_inst" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; data_b ; Input ; Info     ; Stuck at GND           ;
; wren_b ; Input ; Info     ; Stuck at GND           ;
+--------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dmem:dmem"                                                                                                                                  ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "a[31..1]" will be connected to GND. ;
; b    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "b[31..1]" will be connected to GND. ;
; rd_a ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "rd_a[31..1]" have no fanouts                   ;
; rd_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; rd_b ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "rd_b[31..1]" have no fanouts                   ;
; rd_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:u_arm|datapath:dp|alu:alu|adderalu:subtractor_inst" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:u_arm|datapath:dp|alu:alu|adderalu:adder_inst" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "arm:u_arm|datapath:dp|mux2:ra1mux" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "arm:u_arm|datapath:dp|adder:pcadd2" ;
+----------+-------+----------+----------------------------------+
; Port     ; Type  ; Severity ; Details                          ;
+----------+-------+----------+----------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                     ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                     ;
; b[2]     ; Input ; Info     ; Stuck at VCC                     ;
+----------+-------+----------+----------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "arm:u_arm|datapath:dp|adder:pcadd1" ;
+----------+-------+----------+----------------------------------+
; Port     ; Type  ; Severity ; Details                          ;
+----------+-------+----------+----------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                     ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                     ;
; b[2]     ; Input ; Info     ; Stuck at VCC                     ;
+----------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:u_arm|datapath:dp"                                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; debug_regs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:u_arm"                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; MemWrite  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ALUResult ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 123                         ;
;     CLR               ; 7                           ;
;     CLR SCLR          ; 16                          ;
;     CLR SLD           ; 30                          ;
;     ENA CLR SCLR      ; 2                           ;
;     ENA SCLR          ; 64                          ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 1676                        ;
;     arith             ; 675                         ;
;         0 data inputs ; 60                          ;
;         1 data inputs ; 76                          ;
;         5 data inputs ; 539                         ;
;     extend            ; 12                          ;
;         7 data inputs ; 12                          ;
;     normal            ; 920                         ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 83                          ;
;         4 data inputs ; 577                         ;
;         5 data inputs ; 91                          ;
;         6 data inputs ; 73                          ;
;     shared            ; 69                          ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 56                          ;
;         4 data inputs ; 11                          ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 35                          ;
;                       ;                             ;
; Max LUT depth         ; 94.60                       ;
; Average LUT depth     ; 72.33                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jun 24 11:59:05 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proyectofinal -c computer_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file arm.sv
    Info (12023): Found entity 1: arm File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file computer_top.sv
    Info (12023): Found entity 1: computer_top File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condlogic.sv
    Info (12023): Found entity 1: condlogic File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4 File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift.sv
    Info (12023): Found entity 1: shift File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/shift.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mem_map.sv
    Info (12023): Found entity 1: mem_map File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mem_map.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file computer_top_tb.sv
    Info (12023): Found entity 1: computer_top_tb File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file condcheck.sv
    Info (12023): Found entity 1: condcheck File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condcheck.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_subtractor_nb.sv
    Info (12023): Found entity 1: full_subtractor_nb File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_subtractor_nb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder_nb.sv
    Info (12023): Found entity 1: full_adder_nb File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_adder_nb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_subtractor_1b.sv
    Info (12023): Found entity 1: full_subtractor_1b File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_subtractor_1b.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder_1b.sv
    Info (12023): Found entity 1: full_adder_1b File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_adder_1b.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_nb.sv
    Info (12023): Found entity 1: multiplier_nb File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_tb.sv
    Info (12023): Found entity 1: rom_tb File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.sv
    Info (12023): Found entity 1: ram_tb File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file arm_tb.sv
    Info (12023): Found entity 1: arm_tb File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file controller_tb.sv
    Info (12023): Found entity 1: controller_tb File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_tb.sv
    Info (12023): Found entity 1: decoder_tb File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_flopenr.sv
    Info (12023): Found entity 1: tb_flopenr File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_condcheck.sv
    Info (12023): Found entity 1: tb_condcheck File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_condcheck.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_condlogic.sv
    Info (12023): Found entity 1: tb_condlogic File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_condlogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_regfile.sv
    Info (12023): Found entity 1: tb_regfile File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_alu.sv
    Info (12023): Found entity 1: tb_alu File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_alu.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file tb_datapath.sv
    Info (12023): Found entity 1: tb_datapath File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_datapath.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file adderalu.sv
    Info (12023): Found entity 1: adderalu File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adderalu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mulalu.sv
    Info (12023): Found entity 1: mulalu File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mulalu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_type.sv
    Info (12023): Found entity 1: Decoder_type File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/Decoder_type.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_7seg.sv
    Info (12023): Found entity 1: Decoder_7seg File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/Decoder_7seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_computer_top.sv
    Info (12023): Found entity 1: tb_computer_top File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_computer_top.sv Line: 4
Warning (10229): Verilog HDL Expression warning at debouncer.sv(28): truncated literal to match 16 bits File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/debouncer.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.sv
    Info (12023): Found entity 1: debouncer File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/debouncer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seg7.sv
    Info (12023): Found entity 1: seg7 File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/seg7.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at computer_top.sv(52): created implicit net for "clk_25Mhz" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv Line: 52
Warning (10236): Verilog HDL Implicit Net warning at computer_top.sv(53): created implicit net for "DataAdrA" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv Line: 53
Warning (10236): Verilog HDL Implicit Net warning at computer_top.sv(53): created implicit net for "DataAdrB" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv Line: 53
Warning (10236): Verilog HDL Implicit Net warning at computer_top.sv(54): created implicit net for "MemWriteEnable" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv Line: 54
Warning (10236): Verilog HDL Implicit Net warning at computer_top.sv(55): created implicit net for "ReadDataA" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv Line: 55
Warning (10236): Verilog HDL Implicit Net warning at computer_top.sv(55): created implicit net for "ReadDataB" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv Line: 55
Info (12127): Elaborating entity "computer_top" for the top level hierarchy
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:u_debouncer" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv Line: 23
Warning (10230): Verilog HDL assignment warning at debouncer.sv(32): truncated value with size 32 to match size of target (16) File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/debouncer.sv Line: 32
Info (12128): Elaborating entity "arm" for hierarchy "arm:u_arm" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv Line: 43
Info (12128): Elaborating entity "controller" for hierarchy "arm:u_arm|controller:c" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv Line: 32
Info (12128): Elaborating entity "decoder" for hierarchy "arm:u_arm|controller:c|decoder:dec" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv Line: 19
Info (12128): Elaborating entity "condlogic" for hierarchy "arm:u_arm|controller:c|condlogic:cl" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv Line: 24
Info (12128): Elaborating entity "flopenr" for hierarchy "arm:u_arm|controller:c|condlogic:cl|flopenr:flagreg1" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv Line: 25
Info (12128): Elaborating entity "condcheck" for hierarchy "arm:u_arm|controller:c|condlogic:cl|condcheck:cc" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv Line: 39
Info (12128): Elaborating entity "datapath" for hierarchy "arm:u_arm|datapath:dp" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv Line: 51
Info (12128): Elaborating entity "mux2" for hierarchy "arm:u_arm|datapath:dp|mux2:pcmux" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv Line: 22
Info (12128): Elaborating entity "flopr" for hierarchy "arm:u_arm|datapath:dp|flopr:pcreg" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv Line: 23
Info (12128): Elaborating entity "adder" for hierarchy "arm:u_arm|datapath:dp|adder:pcadd1" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv Line: 24
Info (12128): Elaborating entity "mux2" for hierarchy "arm:u_arm|datapath:dp|mux2:ra1mux" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv Line: 28
Info (12128): Elaborating entity "regfile" for hierarchy "arm:u_arm|datapath:dp|regfile:rf" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv Line: 30
Info (12128): Elaborating entity "extend" for hierarchy "arm:u_arm|datapath:dp|extend:ext" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv Line: 33
Info (12128): Elaborating entity "alu" for hierarchy "arm:u_arm|datapath:dp|alu:alu" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv Line: 37
Info (12128): Elaborating entity "adderalu" for hierarchy "arm:u_arm|datapath:dp|alu:alu|adderalu:adder_inst" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv Line: 17
Info (12128): Elaborating entity "shift" for hierarchy "arm:u_arm|datapath:dp|alu:alu|shift:b_shifter" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv Line: 19
Info (12128): Elaborating entity "mulalu" for hierarchy "arm:u_arm|datapath:dp|alu:alu|mulalu:mul_inst" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv Line: 20
Info (12128): Elaborating entity "imem" for hierarchy "imem:u_imem" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv Line: 50
Warning (10850): Verilog HDL warning at imem.sv(10): number of words (15) in memory file does not match the number of elements in the address range [0:255] File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv Line: 10
Warning (10030): Net "INST_RAM.data_a" at imem.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv Line: 7
Warning (10030): Net "INST_RAM.waddr_a" at imem.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv Line: 7
Warning (10030): Net "INST_RAM.we_a" at imem.sv(7) has no driver or initial value, using a default initial value '0' File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/imem.sv Line: 7
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:dmem" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv Line: 55
Info (12128): Elaborating entity "ram" for hierarchy "dmem:dmem|ram:ram_inst" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/dmem.sv Line: 27
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v Line: 98
Info (12130): Elaborated megafunction instantiation "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v Line: 98
Info (12133): Instantiated megafunction "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "ram_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "70000"
    Info (12134): Parameter "numwords_b" = "70000"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r5q2.tdf
    Info (12023): Found entity 1: altsyncram_r5q2 File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_r5q2" for hierarchy "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_fla.tdf
    Info (12023): Found entity 1: decode_fla File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/decode_fla.tdf Line: 22
Info (12128): Elaborating entity "decode_fla" for hierarchy "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|decode_fla:decode2" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_81a.tdf
    Info (12023): Found entity 1: decode_81a File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/decode_81a.tdf Line: 22
Info (12128): Elaborating entity "decode_81a" for hierarchy "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|decode_81a:rden_decode_a" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/mux_chb.tdf Line: 22
Info (12128): Elaborating entity "mux_chb" for hierarchy "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|mux_chb:mux4" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 52
Info (12128): Elaborating entity "Decoder_type" for hierarchy "Decoder_type:u_decoder" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv Line: 66
Warning (10272): Verilog HDL Case Statement warning at Decoder_type.sv(22): case item expression covers a value already covered by a previous case item File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/Decoder_type.sv Line: 22
Info (12128): Elaborating entity "seg7" for hierarchy "Decoder_type:u_decoder|seg7:u_hex0" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/Decoder_type.sv Line: 34
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a0" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 54
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a1" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 91
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a2" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 128
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a3" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 165
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a4" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 202
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a5" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 239
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a6" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 276
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a7" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 313
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a8" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 350
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a9" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 387
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a10" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 424
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a11" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 461
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a12" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 498
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a13" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 535
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a14" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 572
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a15" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 609
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a16" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 646
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a17" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 683
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a18" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 720
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a19" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 757
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a20" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 794
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a21" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 831
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a22" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 868
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a23" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 905
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a24" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 942
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a25" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 979
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a26" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1016
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a27" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1053
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a28" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1090
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a29" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1127
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a30" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1164
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a31" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1201
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a32" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1238
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a33" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1275
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a34" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1312
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a35" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1349
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a36" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1386
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a37" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1423
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a38" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1460
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a39" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1497
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a40" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1534
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a41" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1571
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a42" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1608
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a43" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1645
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a44" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1682
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a45" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1719
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a46" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1756
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a47" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1793
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a48" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1830
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a49" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1867
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a50" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1904
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a51" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1941
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a52" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 1978
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a53" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2015
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a54" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2052
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a55" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2089
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a56" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2126
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a57" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2163
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a58" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2200
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a59" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2237
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a60" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2274
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a61" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2311
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a62" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2348
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a63" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2385
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a64" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2422
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a65" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2459
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a66" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2496
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a67" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2533
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a68" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2570
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a69" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2607
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a70" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2644
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a71" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2681
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a72" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2718
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a73" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2755
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a74" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2792
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a75" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2829
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a76" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2866
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a77" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2903
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a78" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2940
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a79" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 2977
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a80" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3014
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a81" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3051
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a82" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3088
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a83" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3125
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a84" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3162
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a85" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3199
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a86" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3236
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a87" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3273
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a88" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3310
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a89" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3347
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a90" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3384
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a91" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3421
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a92" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3458
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a93" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3495
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a94" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3532
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a95" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3569
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a96" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3606
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a97" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3643
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a98" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3680
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a99" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3717
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a100" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3754
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a101" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3791
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a102" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3828
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a103" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3865
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a104" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3902
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a105" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3939
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a106" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 3976
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a107" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4013
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a108" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4050
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a109" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4087
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a110" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4124
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a111" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4161
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a112" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4198
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a113" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4235
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a114" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4272
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a115" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4309
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a116" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4346
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a117" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4383
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a118" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4420
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a119" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4457
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a120" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4494
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a121" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4531
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a122" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4568
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a123" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4605
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a124" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4642
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a125" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4679
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a126" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4716
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a127" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4753
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a128" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4790
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a129" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4827
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a130" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4864
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a131" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4901
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a132" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4938
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a133" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 4975
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a134" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5012
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a135" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5049
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a136" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5086
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a137" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5123
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a138" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5160
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a139" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5197
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a140" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5234
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a141" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5271
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a142" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5308
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a143" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5345
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a144" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5382
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a145" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5419
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a146" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5456
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a147" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5493
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a148" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5530
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a149" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5567
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a150" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5604
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a151" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5641
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a152" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5678
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a153" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5715
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a154" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5752
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a155" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5789
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a156" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5826
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a157" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5863
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a158" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5900
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a159" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5937
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a160" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 5974
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a161" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6011
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a162" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6048
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a163" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6085
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a164" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6122
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a165" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6159
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a166" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6196
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a167" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6233
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a168" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6270
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a169" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6307
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a170" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6344
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a171" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6381
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a172" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6418
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a173" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6455
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a174" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6492
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a175" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6529
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a176" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6566
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a177" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6603
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a178" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6640
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a179" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6677
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a180" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6714
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a181" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6751
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a182" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6788
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a183" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6825
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a184" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6862
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a185" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6899
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a186" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6936
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a187" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 6973
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a188" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7010
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a189" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7047
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a190" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7084
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a191" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7121
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a192" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7158
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a193" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7195
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a194" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7232
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a195" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7269
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a196" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7306
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a197" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7343
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a198" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7380
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a199" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7417
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a200" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7454
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a201" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7491
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a202" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7528
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a203" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7565
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a204" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7602
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a205" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7639
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a206" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7676
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a207" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7713
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a208" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7750
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a209" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7787
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a210" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7824
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a211" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7861
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a212" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7898
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a213" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7935
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a214" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 7972
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a215" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8009
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a216" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8046
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a217" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8083
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a218" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8120
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a219" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8157
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a220" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8194
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a221" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8231
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a222" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8268
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a223" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8305
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a224" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8342
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a225" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8379
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a226" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8416
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a227" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8453
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a228" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8490
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a229" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8527
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a230" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8564
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a231" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8601
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a232" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8638
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a233" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8675
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a234" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8712
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a235" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8749
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a236" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8786
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a237" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8823
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a238" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8860
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a239" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8897
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a240" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8934
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a241" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 8971
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a242" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9008
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a243" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9045
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a244" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9082
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a245" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9119
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a246" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9156
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a247" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9193
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a248" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9230
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a249" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9267
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a250" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9304
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a251" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9341
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a252" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9378
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a253" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9415
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a254" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9452
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a255" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9489
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a256" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9526
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a257" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9563
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a258" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9600
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a259" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9637
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a260" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9674
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a261" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9711
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a262" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9748
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a263" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9785
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a264" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9822
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a265" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9859
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a266" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9896
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a267" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9933
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a268" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 9970
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a269" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10007
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a270" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10044
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a271" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10081
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a272" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10118
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a273" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10155
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a274" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10192
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a275" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10229
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a276" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10266
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a277" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10303
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a278" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10340
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a279" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10377
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a280" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10414
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a281" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10451
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a282" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10488
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a283" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10525
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a284" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10562
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a285" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10599
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a286" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10636
        Warning (14320): Synthesized away node "dmem:dmem|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_r5q2:auto_generated|ram_block1a287" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_r5q2.tdf Line: 10673
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/computer_top.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "arm:u_arm|datapath:dp|alu:alu|Div0" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv Line: 23
Info (12130): Elaborated megafunction instantiation "arm:u_arm|datapath:dp|alu:alu|lpm_divide:Div0" File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv Line: 23
Info (12133): Instantiated megafunction "arm:u_arm|datapath:dp|alu:alu|lpm_divide:Div0" with the following parameter: File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/lpm_divide_3dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/alt_u_div_o2f.tdf Line: 22
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/output_files/computer_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1804 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 1765 logic cells
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 306 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Tue Jun 24 11:59:25 2025
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/output_files/computer_top.map.smsg.


