

================================================================
== Vitis HLS Report for 'backward_input_1_128_ap_fixed_16_6_4_0_0_s'
================================================================
* Date:           Wed Nov 19 15:50:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mlp
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.544 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      262|      262|  1.310 us|  1.310 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BWD_O   |      260|      260|         7|          2|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|      385|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      106|     -|
|Register             |        -|      -|      201|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      201|      523|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_mulsub_16s_16s_26s_32_4_1_U403  |mac_mulsub_16s_16s_26s_32_4_1  |  i0 - i1 * i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln101_fu_193_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln112_fu_360_p2       |         +|   0|  0|  28|          21|          21|
    |add_ln122_fu_627_p2       |         +|   0|  0|  23|          16|          16|
    |dL_dz_o_1_fu_278_p2       |         +|   0|  0|  23|          16|          16|
    |delta_3_fu_426_p2         |         +|   0|  0|  19|          12|          12|
    |sub_ln116_fu_493_p2       |         -|   0|  0|  24|          17|          17|
    |and_ln109_1_fu_322_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln109_fu_268_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln112_1_fu_472_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln112_fu_416_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln116_1_fu_538_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln116_fu_526_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln122_1_fu_648_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln122_2_fu_711_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln122_3_fu_725_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln122_4_fu_755_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln122_5_fu_761_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln122_6_fu_779_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln122_fu_617_p2       |       and|   0|  0|   2|           1|           1|
    |ap_condition_666          |       and|   0|  0|   2|           1|           1|
    |ap_condition_673          |       and|   0|  0|   2|           1|           1|
    |ap_condition_677          |       and|   0|  0|   2|           1|           1|
    |empty_fu_773_p2           |       and|   0|  0|   2|           1|           1|
    |icmp_ln101_fu_187_p2      |      icmp|   0|  0|  16|           8|           9|
    |icmp_ln112_fu_398_p2      |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln122_1_fu_670_p2    |      icmp|   0|  0|  12|           5|           2|
    |icmp_ln122_2_fu_685_p2    |      icmp|   0|  0|  13|           6|           2|
    |icmp_ln122_3_fu_691_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln122_fu_591_p2      |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln15_fu_212_p2       |      icmp|   0|  0|  23|          16|           1|
    |or_ln109_1_fu_316_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln109_fu_298_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln112_1_fu_466_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln112_2_fu_449_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_410_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln122_1_fu_743_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln122_2_fu_785_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln122_fu_611_p2        |        or|   0|  0|   2|           1|           1|
    |dL_dz_o_2_fu_328_p3       |    select|   0|  0|  16|           1|          15|
    |delta_4_fu_478_p3         |    select|   0|  0|  16|           1|          15|
    |select_ln109_fu_226_p3    |    select|   0|  0|  26|           1|          26|
    |select_ln122_1_fu_717_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln122_fu_697_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln109_1_fu_304_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln109_2_fu_310_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln109_fu_292_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_1_fu_455_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_2_fu_460_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln112_fu_444_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln116_1_fu_532_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln116_2_fu_544_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln116_fu_520_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln122_1_fu_705_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln122_2_fu_731_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln122_3_fu_737_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln122_4_fu_749_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln122_5_fu_767_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln122_fu_642_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 385|         197|         210|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |P_L0_W_0_address1_local  |  14|          3|    7|         21|
    |P_L0_W_0_d0_local        |  14|          3|   16|         48|
    |P_L0_b_address0_local    |  14|          3|    7|         21|
    |P_L0_b_d0_local          |  20|          4|   16|         64|
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |o_fu_104                 |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 106|         22|   56|        177|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |P_L0_W_0_addr_reg_839              |   7|   0|    7|          0|
    |P_L0_W_0_load_reg_885              |  16|   0|   16|          0|
    |P_L0_b_addr_reg_833                |   7|   0|    7|          0|
    |P_L0_b_addr_reg_833_pp0_iter1_reg  |   7|   0|    7|          0|
    |P_L0_b_load_reg_863                |  16|   0|   16|          0|
    |add_ln112_reg_845                  |  20|   0|   21|          1|
    |and_ln116_1_reg_872                |   1|   0|    1|          0|
    |and_ln116_reg_868                  |   1|   0|    1|          0|
    |and_ln122_4_reg_895                |   1|   0|    1|          0|
    |and_ln122_6_reg_899                |   1|   0|    1|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |conv7_i_reg_814                    |  32|   0|   32|          0|
    |icmp_ln101_reg_819                 |   1|   0|    1|          0|
    |o_fu_104                           |   8|   0|    8|          0|
    |or_ln122_2_reg_903                 |   1|   0|    1|          0|
    |tmp_2822_reg_852                   |   1|   0|    1|          0|
    |trunc_ln112_reg_858                |   8|   0|    9|          1|
    |xor_ln116_2_reg_876                |   1|   0|    1|          0|
    |P_L0_W_0_addr_reg_839              |  64|  32|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 201|  32|  146|          2|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|                             RTL Ports                            | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk                                                            |   in|    1|  ap_ctrl_hs|                 backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> >|  return value|
|ap_rst                                                            |   in|    1|  ap_ctrl_hs|                 backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> >|  return value|
|ap_start                                                          |   in|    1|  ap_ctrl_hs|                 backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> >|  return value|
|ap_done                                                           |  out|    1|  ap_ctrl_hs|                 backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> >|  return value|
|ap_idle                                                           |  out|    1|  ap_ctrl_hs|                 backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> >|  return value|
|ap_ready                                                          |  out|    1|  ap_ctrl_hs|                 backward_input<1, 128, ap_fixed<16, 6, 4, 0, 0> >|  return value|
|dL_dy_address0                                                    |  out|    7|   ap_memory|                                                             dL_dy|         array|
|dL_dy_ce0                                                         |  out|    1|   ap_memory|                                                             dL_dy|         array|
|dL_dy_q0                                                          |   in|   16|   ap_memory|                                                             dL_dy|         array|
|mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy  |   in|   16|     ap_none|  mlp_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_C0_x_copy|       pointer|
|C_C0_z_address0                                                   |  out|    7|   ap_memory|                                                            C_C0_z|         array|
|C_C0_z_ce0                                                        |  out|    1|   ap_memory|                                                            C_C0_z|         array|
|C_C0_z_q0                                                         |   in|   16|   ap_memory|                                                            C_C0_z|         array|
|P_L0_b_address0                                                   |  out|    7|   ap_memory|                                                            P_L0_b|         array|
|P_L0_b_ce0                                                        |  out|    1|   ap_memory|                                                            P_L0_b|         array|
|P_L0_b_we0                                                        |  out|    1|   ap_memory|                                                            P_L0_b|         array|
|P_L0_b_d0                                                         |  out|   16|   ap_memory|                                                            P_L0_b|         array|
|P_L0_b_address1                                                   |  out|    7|   ap_memory|                                                            P_L0_b|         array|
|P_L0_b_ce1                                                        |  out|    1|   ap_memory|                                                            P_L0_b|         array|
|P_L0_b_q1                                                         |   in|   16|   ap_memory|                                                            P_L0_b|         array|
|P_L0_W_0_address0                                                 |  out|    7|   ap_memory|                                                          P_L0_W_0|         array|
|P_L0_W_0_ce0                                                      |  out|    1|   ap_memory|                                                          P_L0_W_0|         array|
|P_L0_W_0_we0                                                      |  out|    1|   ap_memory|                                                          P_L0_W_0|         array|
|P_L0_W_0_d0                                                       |  out|   16|   ap_memory|                                                          P_L0_W_0|         array|
|P_L0_W_0_address1                                                 |  out|    7|   ap_memory|                                                          P_L0_W_0|         array|
|P_L0_W_0_ce1                                                      |  out|    1|   ap_memory|                                                          P_L0_W_0|         array|
|P_L0_W_0_we1                                                      |  out|    1|   ap_memory|                                                          P_L0_W_0|         array|
|P_L0_W_0_d1                                                       |  out|   16|   ap_memory|                                                          P_L0_W_0|         array|
|P_L0_W_0_q1                                                       |   in|   16|   ap_memory|                                                          P_L0_W_0|         array|
+------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+

