// Seed: 11471652
module module_0;
  wire id_1 = id_1;
  assign module_1.id_5 = 0;
  reg [-1 : -1] id_2 = 1, id_3 = 1, id_4 = -1, id_5 = id_3;
  wire id_6 = id_3;
  always @(posedge id_4++
  or posedge 1'b0)
  begin : LABEL_0
    id_4 <= id_6;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd59
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  bit [id_1 : "" ==  -1 'b0] id_5;
  assign id_4[{1, id_1}] = id_5;
  parameter id_6 = 1;
  module_0 modCall_1 ();
  always @(id_3) id_5 <= 1'b0;
  assign id_4 = id_1;
  wire id_7;
endmodule
