$date
  Sun Jul 28 00:03:44 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module ws1228_driver_tb $end
$var reg 1 ! clk $end
$var reg 8 " r_reg[7:0] $end
$var reg 8 # g_reg[7:0] $end
$var reg 8 $ b_reg[7:0] $end
$var reg 1 % en $end
$var reg 1 & outd $end
$var reg 1 ' don $end
$var reg 1 ( sym_stop $end
$scope module uut $end
$var reg 1 ) drv_clk $end
$var reg 8 * r[7:0] $end
$var reg 8 + g[7:0] $end
$var reg 8 , b[7:0] $end
$var reg 1 - enable $end
$var reg 1 . output $end
$var reg 1 / done $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b00000000 "
b00000000 #
b00000000 $
0%
0&
0'
0(
0)
b00000000 *
b00000000 +
b00000000 ,
0-
0.
0/
#10000000
1!
1)
#20000000
0!
0)
#30000000
1!
b00001010 "
b00001011 #
b00001100 $
1%
1)
b00001010 *
b00001011 +
b00001100 ,
1-
#40000000
0!
0)
#50000000
1!
1)
#60000000
0!
0)
#70000000
1!
1&
1)
1.
#80000000
0!
0)
#90000000
1!
1)
#100000000
0!
0)
#110000000
1!
0&
1)
0.
#120000000
0!
0)
#130000000
1!
1)
#140000000
0!
0)
#150000000
1!
1)
#160000000
0!
0)
#170000000
1!
1)
#180000000
0!
0)
#190000000
1!
1&
1)
1.
#200000000
0!
0)
#210000000
1!
1)
#220000000
0!
0)
#230000000
1!
0&
1)
0.
#240000000
0!
0)
#250000000
1!
1&
1)
1.
#260000000
0!
0)
#270000000
1!
0&
1)
0.
#280000000
0!
0)
#290000000
1!
1)
#300000000
0!
0)
#310000000
1!
1)
#320000000
0!
0)
#330000000
1!
1)
#340000000
0!
0)
#350000000
1!
1)
#360000000
0!
0)
#370000000
1!
1&
1)
1.
#380000000
0!
0)
#390000000
1!
0&
1)
0.
#400000000
0!
0)
#410000000
1!
1&
1)
1.
#420000000
0!
0)
#430000000
1!
0&
1)
0.
#440000000
0!
0)
#450000000
1!
1)
#460000000
0!
0)
#470000000
1!
1)
#480000000
0!
0)
#490000000
1!
1'
1)
1/
#500000000
0!
0)
#510000000
1!
1)
#520000000
0!
0)
#530000000
1!
1)
#540000000
0!
0)
#550000000
1!
1)
#560000000
0!
0)
#570000000
1!
1)
#580000000
0!
0)
#590000000
1!
1)
#600000000
0!
0)
#610000000
1!
1)
#620000000
0!
0)
#630000000
1!
1(
1)
#640000000
