

================================================================
== Vivado HLS Report for 'relu_16_s'
================================================================
* Date:           Sun Nov 17 21:46:16 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mlp.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.322 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         2|          -|          -|    16|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:25]   --->   Operation 4 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %_ZltILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge ]"   --->   Operation 5 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %i_0, -16" [./layer.h:25]   --->   Operation 6 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./layer.h:25]   --->   Operation 8 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %2, label %_ZltILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [./layer.h:25]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %i_0 to i64" [./layer.h:26]   --->   Operation 10 'zext' 'zext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [16 x i16]* %data_V, i64 0, i64 %zext_ln26" [./layer.h:26]   --->   Operation 11 'getelementptr' 'data_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (2.32ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [./layer.h:26]   --->   Operation 12 'load' 'data_V_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "ret void" [./layer.h:30]   --->   Operation 13 'ret' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 14 [1/2] (2.32ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [./layer.h:26]   --->   Operation 14 'load' 'data_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_V_load, i32 15)" [./layer.h:26]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit, label %_ZltILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge" [./layer.h:26]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (2.32ns)   --->   "store i16 0, i16* %data_V_addr, align 2" [./layer.h:27]   --->   Operation 17 'store' <Predicate = (tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "br label %_ZltILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge" [./layer.h:28]   --->   Operation 18 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:25]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln25     (br               ) [ 0111]
i_0         (phi              ) [ 0010]
icmp_ln25   (icmp             ) [ 0011]
empty       (speclooptripcount) [ 0000]
i           (add              ) [ 0111]
br_ln25     (br               ) [ 0000]
zext_ln26   (zext             ) [ 0000]
data_V_addr (getelementptr    ) [ 0001]
ret_ln30    (ret              ) [ 0000]
data_V_load (load             ) [ 0000]
tmp         (bitselect        ) [ 0011]
br_ln26     (br               ) [ 0000]
store_ln27  (store            ) [ 0000]
br_ln28     (br               ) [ 0000]
br_ln25     (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="data_V_addr_gep_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="16" slack="0"/>
<pin id="22" dir="0" index="1" bw="1" slack="0"/>
<pin id="23" dir="0" index="2" bw="5" slack="0"/>
<pin id="24" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/2 "/>
</bind>
</comp>

<comp id="27" class="1004" name="grp_access_fu_27">
<pin_list>
<pin id="28" dir="0" index="0" bw="4" slack="0"/>
<pin id="29" dir="0" index="1" bw="16" slack="0"/>
<pin id="30" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="31" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_V_load/2 store_ln27/3 "/>
</bind>
</comp>

<comp id="34" class="1005" name="i_0_reg_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="5" slack="1"/>
<pin id="36" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="38" class="1004" name="i_0_phi_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="1"/>
<pin id="40" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="41" dir="0" index="2" bw="5" slack="0"/>
<pin id="42" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="icmp_ln25_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="5" slack="0"/>
<pin id="47" dir="0" index="1" bw="5" slack="0"/>
<pin id="48" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="i_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="5" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="zext_ln26_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="5" slack="0"/>
<pin id="59" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="73" class="1005" name="i_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="78" class="1005" name="data_V_addr_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="1"/>
<pin id="80" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="12" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="32"><net_src comp="20" pin="3"/><net_sink comp="27" pin=0"/></net>

<net id="33"><net_src comp="18" pin="0"/><net_sink comp="27" pin=1"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="44"><net_src comp="34" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="49"><net_src comp="38" pin="4"/><net_sink comp="45" pin=0"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="55"><net_src comp="38" pin="4"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="60"><net_src comp="38" pin="4"/><net_sink comp="57" pin=0"/></net>

<net id="61"><net_src comp="57" pin="1"/><net_sink comp="20" pin=2"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="27" pin="3"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="76"><net_src comp="51" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="81"><net_src comp="20" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="27" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V | {3 }
 - Input state : 
	Port: relu<16> : data_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln25 : 1
		i : 1
		br_ln25 : 2
		zext_ln26 : 1
		data_V_addr : 2
		data_V_load : 3
	State 3
		tmp : 1
		br_ln26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |     i_fu_51     |    0    |    15   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln25_fu_45 |    0    |    11   |
|----------|-----------------|---------|---------|
|   zext   | zext_ln26_fu_57 |    0    |    0    |
|----------|-----------------|---------|---------|
| bitselect|    tmp_fu_62    |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    26   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|data_V_addr_reg_78|    4   |
|    i_0_reg_34    |    5   |
|     i_reg_73     |    5   |
+------------------+--------+
|       Total      |   14   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_27 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   14   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   14   |   35   |
+-----------+--------+--------+--------+
