Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 01:57:27 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_bd_0_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 300
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 165        |
| TIMING-18 | Warning  | Missing input or output delay | 135        |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_40_fu_278_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_40_fu_278_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_40_fu_2278_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_40_fu_2278_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_40_fu_2278_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.000 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_40_fu_2278_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_267_fu_1186_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_267_fu_1186_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_267_fu_3186_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_267_fu_5186_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__2_replica_3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.006 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_66_fu_382_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__6/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_271_fu_1202_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_271_fu_1202_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_271_fu_1202_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_271_fu_3202_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_271_fu_3202_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_271_fu_5202_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_214_fu_4974_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_40_fu_278_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_40_fu_278_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/i_1_fu_4076_reg[8]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_40_fu_4278_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_214_fu_974_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_214_fu_2974_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_214_fu_2974_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_214_fu_2974_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_214_fu_2974_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_214_fu_4974_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__6_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_317_fu_1386_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_317_fu_1386_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_317_fu_1386_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_317_fu_3386_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_317_fu_3386_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_317_fu_5386_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_317_fu_5386_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_277_fu_1226_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_277_fu_1226_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_replica_3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_278_fu_1230_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_66_fu_382_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_66_fu_382_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_66_fu_2382_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_66_fu_2382_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_66_fu_2382_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.028 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_66_fu_4382_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_271_fu_1202_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_271_fu_3202_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_217_fu_4986_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_295_fu_1298_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_295_fu_3298_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_138_fu_670_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_138_fu_4670_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_262_fu_1166_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_277_fu_3226_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_140_fu_4678_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_285_fu_1258_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_285_fu_5258_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_277_fu_5226_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_rep__8/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_259_fu_3154_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__11/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_258_fu_1150_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_258_fu_3150_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__12/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_258_fu_1150_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_258_fu_3150_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_replica_3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_259_fu_3154_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__4/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_rep__3/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/tmp_1_reg_21264_reg[5]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__15/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_286_fu_3262_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_174_fu_814_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_174_fu_2814_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_174_fu_2814_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_174_fu_4814_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_279_fu_5234_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_277_fu_1226_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_277_fu_1226_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_277_fu_5226_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_277_fu_5226_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_265_fu_5178_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_rep__5/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_rep__5/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/tmp_1_reg_21264_reg[0]/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_279_fu_3234_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.092 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__2_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_303_fu_1330_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.105 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[0]_fret_rep__25/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_142_fu_4686_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[3]_fret_rep__0/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__7_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[0]_fret_rep__12/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_294_fu_3294_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.125 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_enable_reg_pp0_iter42_reg/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_259_fu_3154_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.125 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[0]_fret_rep__5/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.125 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__27/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__16/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.130 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__6_replica_3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.131 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__7_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[0]_fret_rep__8/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__27_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__19_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_replica_3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[0]_fret_rep__30/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__11_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__6_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__19/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__18/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.183 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_rep__4/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__2_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__14/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_499_fu_6114_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_499_fu_6114_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[0]_fret_rep__0/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.209 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_499_fu_6114_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__2_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_499_fu_2114_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_x_294_fu_1294_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_y_499_fu_4114_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_499_fu_6114_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_499_fu_6114_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_499_fu_6114_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_499_fu_6114_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__0/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/tmp_reg_13618_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/fragment_z_499_fu_6114_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.241 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__26/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__7_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__7/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.250 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.267 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.278 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__6_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.305 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.325 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.382 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.396 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.398 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.403 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C (clocked by ap_clk) and bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ap_ctrl_start relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ap_rst relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[10] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[11] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[12] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[13] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[14] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[15] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[16] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[17] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[18] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[19] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[20] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[21] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[22] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[23] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[24] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[25] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[26] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[27] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[28] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[29] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[30] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[31] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[8] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on num_3d_tri[9] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[10] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[11] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[12] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[13] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[14] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[15] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[16] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[17] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[18] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[19] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[20] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[21] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[22] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[23] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[24] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[25] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[26] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[27] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[28] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[29] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[30] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[31] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[32] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[33] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[34] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[35] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[36] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[37] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[38] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[39] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[40] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[41] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[42] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[43] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[44] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[45] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[46] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[47] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[48] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[49] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[50] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[51] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[52] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[53] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[54] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[55] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[56] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[57] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[58] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[59] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[60] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[61] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[62] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[63] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[64] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[65] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[66] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[67] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[68] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[69] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[70] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[71] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[8] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on triangle_3ds[9] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_done relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_idle relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on ap_ctrl_ready relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[10] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[11] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[12] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[13] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[14] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[15] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[8] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An output delay is missing on output_r_address0[9] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An output delay is missing on output_r_ce0 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An output delay is missing on output_r_d0[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An output delay is missing on output_r_d0[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An output delay is missing on output_r_d0[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An output delay is missing on output_r_d0[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An output delay is missing on output_r_d0[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An output delay is missing on output_r_d0[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An output delay is missing on output_r_d0[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An output delay is missing on output_r_d0[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An output delay is missing on output_r_we0 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>


