

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1'
================================================================
* Date:           Fri Mar 10 17:23:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.724 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      258|      258|  12.900 us|  12.900 us|  258|  258|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_1  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      85|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      36|    -|
|Register         |        -|    -|      22|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      22|     121|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln87_fu_88_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln88_1_fu_103_p2  |         +|   0|  0|  17|          10|          10|
    |w1_vec_coeffs_d0      |         +|   0|  0|  39|          32|          32|
    |icmp_ln87_fu_82_p2    |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  85|          61|          55|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    9|         18|
    |i_fu_34                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |i_fu_34                     |   9|   0|    9|          0|
    |w1_vec_coeffs_addr_reg_140  |  10|   0|   10|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  22|   0|   22|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1|  return value|
|zext_ln181_3            |   in|   10|     ap_none|                                                    zext_ln181_3|        scalar|
|w1_vec_coeffs_address0  |  out|   10|   ap_memory|                                                   w1_vec_coeffs|         array|
|w1_vec_coeffs_ce0       |  out|    1|   ap_memory|                                                   w1_vec_coeffs|         array|
|w1_vec_coeffs_we0       |  out|    1|   ap_memory|                                                   w1_vec_coeffs|         array|
|w1_vec_coeffs_d0        |  out|   32|   ap_memory|                                                   w1_vec_coeffs|         array|
|w1_vec_coeffs_address1  |  out|   10|   ap_memory|                                                   w1_vec_coeffs|         array|
|w1_vec_coeffs_ce1       |  out|    1|   ap_memory|                                                   w1_vec_coeffs|         array|
|w1_vec_coeffs_q1        |   in|   32|   ap_memory|                                                   w1_vec_coeffs|         array|
|t_coeffs_address0       |  out|    8|   ap_memory|                                                        t_coeffs|         array|
|t_coeffs_ce0            |  out|    1|   ap_memory|                                                        t_coeffs|         array|
|t_coeffs_q0             |   in|   24|   ap_memory|                                                        t_coeffs|         array|
+------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

