Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date              : Wed Sep 27 12:53:04 2023
| Host              : AronLaptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           
CLKC-56   Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.830        0.000                      0                   49        0.119        0.000                      0                   49        2.000        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_pl_0                           {0.000 5.000}      10.000          100.000         
clk_pl_1                           {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 49.990}     99.979          10.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         97.830        0.000                      0                   49        0.119        0.000                      0                   49       49.715        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       97.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.830ns  (required time - arrival time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.979ns  (clk_out1_design_1_clk_wiz_0_0 rise@99.979ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.715ns (44.190%)  route 0.903ns (55.810%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 104.657 - 99.979 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.736ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.302ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.197ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.371     4.271    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.383 r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/Q
                         net (fo=2, routed)           0.127     4.510    design_1_i/led_blinka_0/inst/clk_counter_reg[17]
    SLICE_X10Y164        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.223     4.733 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_5/O
                         net (fo=1, routed)           0.233     4.966    design_1_i/led_blinka_0/inst/clk_counter[0]_i_5_n_0
    SLICE_X10Y164        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.192 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.056     5.248    design_1_i/led_blinka_0/inst/clk_counter[0]_i_3_n_0
    SLICE_X10Y164        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     5.402 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_1/O
                         net (fo=25, routed)          0.487     5.889    design_1_i/led_blinka_0/inst/clear
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     99.979    99.979 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    99.979 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458   101.437    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   102.176 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   102.483    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   102.522 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.135   104.657    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[10]/C
                         clock pessimism             -0.451   104.206    
                         clock uncertainty           -0.370   103.837    
    SLICE_X10Y162        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.118   103.719    design_1_i/led_blinka_0/inst/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                        103.719    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 97.830    

Slack (MET) :             97.830ns  (required time - arrival time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.979ns  (clk_out1_design_1_clk_wiz_0_0 rise@99.979ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.715ns (44.190%)  route 0.903ns (55.810%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 104.657 - 99.979 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.736ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.302ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.197ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.371     4.271    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.383 r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/Q
                         net (fo=2, routed)           0.127     4.510    design_1_i/led_blinka_0/inst/clk_counter_reg[17]
    SLICE_X10Y164        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.223     4.733 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_5/O
                         net (fo=1, routed)           0.233     4.966    design_1_i/led_blinka_0/inst/clk_counter[0]_i_5_n_0
    SLICE_X10Y164        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.192 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.056     5.248    design_1_i/led_blinka_0/inst/clk_counter[0]_i_3_n_0
    SLICE_X10Y164        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     5.402 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_1/O
                         net (fo=25, routed)          0.487     5.889    design_1_i/led_blinka_0/inst/clear
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     99.979    99.979 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    99.979 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458   101.437    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   102.176 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   102.483    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   102.522 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.135   104.657    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[11]/C
                         clock pessimism             -0.451   104.206    
                         clock uncertainty           -0.370   103.837    
    SLICE_X10Y162        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118   103.719    design_1_i/led_blinka_0/inst/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                        103.719    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 97.830    

Slack (MET) :             97.830ns  (required time - arrival time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.979ns  (clk_out1_design_1_clk_wiz_0_0 rise@99.979ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.715ns (44.190%)  route 0.903ns (55.810%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 104.657 - 99.979 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.736ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.302ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.197ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.371     4.271    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.383 r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/Q
                         net (fo=2, routed)           0.127     4.510    design_1_i/led_blinka_0/inst/clk_counter_reg[17]
    SLICE_X10Y164        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.223     4.733 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_5/O
                         net (fo=1, routed)           0.233     4.966    design_1_i/led_blinka_0/inst/clk_counter[0]_i_5_n_0
    SLICE_X10Y164        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.192 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.056     5.248    design_1_i/led_blinka_0/inst/clk_counter[0]_i_3_n_0
    SLICE_X10Y164        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     5.402 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_1/O
                         net (fo=25, routed)          0.487     5.889    design_1_i/led_blinka_0/inst/clear
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     99.979    99.979 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    99.979 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458   101.437    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   102.176 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   102.483    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   102.522 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.135   104.657    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[8]/C
                         clock pessimism             -0.451   104.206    
                         clock uncertainty           -0.370   103.837    
    SLICE_X10Y162        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.118   103.719    design_1_i/led_blinka_0/inst/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                        103.719    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 97.830    

Slack (MET) :             97.830ns  (required time - arrival time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.979ns  (clk_out1_design_1_clk_wiz_0_0 rise@99.979ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.715ns (44.190%)  route 0.903ns (55.810%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 104.657 - 99.979 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.736ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.302ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.197ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.371     4.271    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.383 r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/Q
                         net (fo=2, routed)           0.127     4.510    design_1_i/led_blinka_0/inst/clk_counter_reg[17]
    SLICE_X10Y164        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.223     4.733 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_5/O
                         net (fo=1, routed)           0.233     4.966    design_1_i/led_blinka_0/inst/clk_counter[0]_i_5_n_0
    SLICE_X10Y164        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.192 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.056     5.248    design_1_i/led_blinka_0/inst/clk_counter[0]_i_3_n_0
    SLICE_X10Y164        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     5.402 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_1/O
                         net (fo=25, routed)          0.487     5.889    design_1_i/led_blinka_0/inst/clear
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     99.979    99.979 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    99.979 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458   101.437    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   102.176 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   102.483    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   102.522 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.135   104.657    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[9]/C
                         clock pessimism             -0.451   104.206    
                         clock uncertainty           -0.370   103.837    
    SLICE_X10Y162        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.118   103.719    design_1_i/led_blinka_0/inst/clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        103.719    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 97.830    

Slack (MET) :             97.832ns  (required time - arrival time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.979ns  (clk_out1_design_1_clk_wiz_0_0 rise@99.979ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.715ns (44.272%)  route 0.900ns (55.728%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 104.657 - 99.979 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.736ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.302ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.197ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.371     4.271    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.383 r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/Q
                         net (fo=2, routed)           0.127     4.510    design_1_i/led_blinka_0/inst/clk_counter_reg[17]
    SLICE_X10Y164        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.223     4.733 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_5/O
                         net (fo=1, routed)           0.233     4.966    design_1_i/led_blinka_0/inst/clk_counter[0]_i_5_n_0
    SLICE_X10Y164        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.192 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.056     5.248    design_1_i/led_blinka_0/inst/clk_counter[0]_i_3_n_0
    SLICE_X10Y164        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     5.402 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_1/O
                         net (fo=25, routed)          0.484     5.886    design_1_i/led_blinka_0/inst/clear
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     99.979    99.979 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    99.979 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458   101.437    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   102.176 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   102.483    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   102.522 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.135   104.657    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[12]/C
                         clock pessimism             -0.451   104.206    
                         clock uncertainty           -0.370   103.837    
    SLICE_X10Y162        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.119   103.718    design_1_i/led_blinka_0/inst/clk_counter_reg[12]
  -------------------------------------------------------------------
                         required time                        103.718    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                 97.832    

Slack (MET) :             97.832ns  (required time - arrival time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.979ns  (clk_out1_design_1_clk_wiz_0_0 rise@99.979ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.715ns (44.272%)  route 0.900ns (55.728%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 104.657 - 99.979 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.736ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.302ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.197ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.371     4.271    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.383 r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/Q
                         net (fo=2, routed)           0.127     4.510    design_1_i/led_blinka_0/inst/clk_counter_reg[17]
    SLICE_X10Y164        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.223     4.733 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_5/O
                         net (fo=1, routed)           0.233     4.966    design_1_i/led_blinka_0/inst/clk_counter[0]_i_5_n_0
    SLICE_X10Y164        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.192 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.056     5.248    design_1_i/led_blinka_0/inst/clk_counter[0]_i_3_n_0
    SLICE_X10Y164        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     5.402 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_1/O
                         net (fo=25, routed)          0.484     5.886    design_1_i/led_blinka_0/inst/clear
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     99.979    99.979 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    99.979 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458   101.437    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   102.176 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   102.483    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   102.522 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.135   104.657    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[13]/C
                         clock pessimism             -0.451   104.206    
                         clock uncertainty           -0.370   103.837    
    SLICE_X10Y162        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.119   103.718    design_1_i/led_blinka_0/inst/clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        103.718    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                 97.832    

Slack (MET) :             97.832ns  (required time - arrival time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.979ns  (clk_out1_design_1_clk_wiz_0_0 rise@99.979ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.715ns (44.272%)  route 0.900ns (55.728%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 104.657 - 99.979 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.736ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.302ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.197ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.371     4.271    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.383 r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/Q
                         net (fo=2, routed)           0.127     4.510    design_1_i/led_blinka_0/inst/clk_counter_reg[17]
    SLICE_X10Y164        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.223     4.733 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_5/O
                         net (fo=1, routed)           0.233     4.966    design_1_i/led_blinka_0/inst/clk_counter[0]_i_5_n_0
    SLICE_X10Y164        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.192 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.056     5.248    design_1_i/led_blinka_0/inst/clk_counter[0]_i_3_n_0
    SLICE_X10Y164        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     5.402 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_1/O
                         net (fo=25, routed)          0.484     5.886    design_1_i/led_blinka_0/inst/clear
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     99.979    99.979 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    99.979 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458   101.437    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   102.176 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   102.483    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   102.522 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.135   104.657    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[14]/C
                         clock pessimism             -0.451   104.206    
                         clock uncertainty           -0.370   103.837    
    SLICE_X10Y162        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.119   103.718    design_1_i/led_blinka_0/inst/clk_counter_reg[14]
  -------------------------------------------------------------------
                         required time                        103.718    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                 97.832    

Slack (MET) :             97.832ns  (required time - arrival time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.979ns  (clk_out1_design_1_clk_wiz_0_0 rise@99.979ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.715ns (44.272%)  route 0.900ns (55.728%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 104.657 - 99.979 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.736ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.302ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.197ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.371     4.271    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.383 r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/Q
                         net (fo=2, routed)           0.127     4.510    design_1_i/led_blinka_0/inst/clk_counter_reg[17]
    SLICE_X10Y164        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.223     4.733 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_5/O
                         net (fo=1, routed)           0.233     4.966    design_1_i/led_blinka_0/inst/clk_counter[0]_i_5_n_0
    SLICE_X10Y164        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.192 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.056     5.248    design_1_i/led_blinka_0/inst/clk_counter[0]_i_3_n_0
    SLICE_X10Y164        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     5.402 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_1/O
                         net (fo=25, routed)          0.484     5.886    design_1_i/led_blinka_0/inst/clear
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     99.979    99.979 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    99.979 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458   101.437    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   102.176 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   102.483    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   102.522 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.135   104.657    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[15]/C
                         clock pessimism             -0.451   104.206    
                         clock uncertainty           -0.370   103.837    
    SLICE_X10Y162        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.119   103.718    design_1_i/led_blinka_0/inst/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        103.718    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                 97.832    

Slack (MET) :             97.840ns  (required time - arrival time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.979ns  (clk_out1_design_1_clk_wiz_0_0 rise@99.979ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.715ns (44.493%)  route 0.892ns (55.507%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 104.656 - 99.979 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.736ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.302ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.134ns (routing 1.197ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.371     4.271    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.383 r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/Q
                         net (fo=2, routed)           0.127     4.510    design_1_i/led_blinka_0/inst/clk_counter_reg[17]
    SLICE_X10Y164        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.223     4.733 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_5/O
                         net (fo=1, routed)           0.233     4.966    design_1_i/led_blinka_0/inst/clk_counter[0]_i_5_n_0
    SLICE_X10Y164        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.192 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.056     5.248    design_1_i/led_blinka_0/inst/clk_counter[0]_i_3_n_0
    SLICE_X10Y164        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     5.402 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_1/O
                         net (fo=25, routed)          0.476     5.878    design_1_i/led_blinka_0/inst/clear
    SLICE_X10Y161        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     99.979    99.979 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    99.979 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458   101.437    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   102.176 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   102.483    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   102.522 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.134   104.656    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y161        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[0]/C
                         clock pessimism             -0.451   104.205    
                         clock uncertainty           -0.370   103.836    
    SLICE_X10Y161        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.118   103.718    design_1_i/led_blinka_0/inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        103.718    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                 97.840    

Slack (MET) :             97.840ns  (required time - arrival time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.979ns  (clk_out1_design_1_clk_wiz_0_0 rise@99.979ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.715ns (44.493%)  route 0.892ns (55.507%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 104.656 - 99.979 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.736ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.302ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.134ns (routing 1.197ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.371     4.271    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.383 r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/Q
                         net (fo=2, routed)           0.127     4.510    design_1_i/led_blinka_0/inst/clk_counter_reg[17]
    SLICE_X10Y164        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.223     4.733 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_5/O
                         net (fo=1, routed)           0.233     4.966    design_1_i/led_blinka_0/inst/clk_counter[0]_i_5_n_0
    SLICE_X10Y164        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.192 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_3/O
                         net (fo=1, routed)           0.056     5.248    design_1_i/led_blinka_0/inst/clk_counter[0]_i_3_n_0
    SLICE_X10Y164        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.154     5.402 r  design_1_i/led_blinka_0/inst/clk_counter[0]_i_1/O
                         net (fo=25, routed)          0.476     5.878    design_1_i/led_blinka_0/inst/clear
    SLICE_X10Y161        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     99.979    99.979 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000    99.979 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458   101.437    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739   102.176 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307   102.483    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039   102.522 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          2.134   104.656    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y161        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[1]/C
                         clock pessimism             -0.451   104.205    
                         clock uncertainty           -0.370   103.836    
    SLICE_X10Y161        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.118   103.718    design_1_i/led_blinka_0/inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        103.718    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                 97.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.102ns (60.000%)  route 0.068ns (40.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Net Delay (Source):      1.299ns (routing 0.727ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.790ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.299     2.950    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y161        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.032 r  design_1_i/led_blinka_0/inst/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.060     3.092    design_1_i/led_blinka_0/inst/clk_counter_reg_n_0_[1]
    SLICE_X10Y161        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.020     3.112 r  design_1_i/led_blinka_0/inst/clk_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.008     3.120    design_1_i/led_blinka_0/inst/clk_counter_reg[0]_i_2_n_14
    SLICE_X10Y161        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.421     2.536    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y161        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[1]/C
                         clock pessimism              0.421     2.957    
    SLICE_X10Y161        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.044     3.001    design_1_i/led_blinka_0/inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.102ns (58.621%)  route 0.072ns (41.379%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      1.300ns (routing 0.727ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.790ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.300     2.951    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.033 r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/Q
                         net (fo=2, routed)           0.064     3.097    design_1_i/led_blinka_0/inst/clk_counter_reg[17]
    SLICE_X10Y163        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.020     3.117 r  design_1_i/led_blinka_0/inst/clk_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.008     3.125    design_1_i/led_blinka_0/inst/clk_counter_reg[16]_i_1_n_14
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.423     2.538    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[17]/C
                         clock pessimism              0.420     2.958    
    SLICE_X10Y163        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.044     3.002    design_1_i/led_blinka_0/inst/clk_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.102ns (58.621%)  route 0.072ns (41.379%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Net Delay (Source):      1.300ns (routing 0.727ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.790ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.300     2.951    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.033 r  design_1_i/led_blinka_0/inst/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.064     3.097    design_1_i/led_blinka_0/inst/clk_counter_reg[9]
    SLICE_X10Y162        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.020     3.117 r  design_1_i/led_blinka_0/inst/clk_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.008     3.125    design_1_i/led_blinka_0/inst/clk_counter_reg[8]_i_1_n_14
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.422     2.537    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[9]/C
                         clock pessimism              0.421     2.958    
    SLICE_X10Y162        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.044     3.002    design_1_i/led_blinka_0/inst/clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.104ns (59.428%)  route 0.071ns (40.571%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Net Delay (Source):      1.299ns (routing 0.727ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.790ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.299     2.950    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y161        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.033 r  design_1_i/led_blinka_0/inst/clk_counter_reg[2]/Q
                         net (fo=1, routed)           0.063     3.096    design_1_i/led_blinka_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X10Y161        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.021     3.117 r  design_1_i/led_blinka_0/inst/clk_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.008     3.125    design_1_i/led_blinka_0/inst/clk_counter_reg[0]_i_2_n_13
    SLICE_X10Y161        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.421     2.536    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y161        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[2]/C
                         clock pessimism              0.421     2.957    
    SLICE_X10Y161        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.044     3.001    design_1_i/led_blinka_0/inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.104ns (58.427%)  route 0.074ns (41.573%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Net Delay (Source):      1.298ns (routing 0.727ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.790ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.298     2.949    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y161        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.032 r  design_1_i/led_blinka_0/inst/clk_counter_reg[7]/Q
                         net (fo=2, routed)           0.066     3.098    design_1_i/led_blinka_0/inst/clk_counter_reg[7]
    SLICE_X10Y161        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.021     3.119 r  design_1_i/led_blinka_0/inst/clk_counter_reg[0]_i_2/O[7]
                         net (fo=1, routed)           0.008     3.127    design_1_i/led_blinka_0/inst/clk_counter_reg[0]_i_2_n_8
    SLICE_X10Y161        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.419     2.534    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y161        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[7]/C
                         clock pessimism              0.422     2.956    
    SLICE_X10Y161        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.044     3.000    design_1_i/led_blinka_0/inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.104ns (58.427%)  route 0.074ns (41.573%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Net Delay (Source):      1.299ns (routing 0.727ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.790ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.299     2.950    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.033 r  design_1_i/led_blinka_0/inst/clk_counter_reg[15]/Q
                         net (fo=2, routed)           0.066     3.099    design_1_i/led_blinka_0/inst/clk_counter_reg[15]
    SLICE_X10Y162        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.021     3.120 r  design_1_i/led_blinka_0/inst/clk_counter_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.008     3.128    design_1_i/led_blinka_0/inst/clk_counter_reg[8]_i_1_n_8
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.420     2.535    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[15]/C
                         clock pessimism              0.422     2.957    
    SLICE_X10Y162        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.044     3.001    design_1_i/led_blinka_0/inst/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.104ns (58.427%)  route 0.074ns (41.573%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Net Delay (Source):      1.299ns (routing 0.727ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.790ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.299     2.950    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.033 r  design_1_i/led_blinka_0/inst/clk_counter_reg[23]/Q
                         net (fo=2, routed)           0.066     3.099    design_1_i/led_blinka_0/inst/clk_counter_reg[23]
    SLICE_X10Y163        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.021     3.120 r  design_1_i/led_blinka_0/inst/clk_counter_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.008     3.128    design_1_i/led_blinka_0/inst/clk_counter_reg[16]_i_1_n_8
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.421     2.536    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[23]/C
                         clock pessimism              0.421     2.957    
    SLICE_X10Y163        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.044     3.001    design_1_i/led_blinka_0/inst/clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.001    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.104ns (58.101%)  route 0.075ns (41.899%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Net Delay (Source):      1.300ns (routing 0.727ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.790ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.300     2.951    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.034 r  design_1_i/led_blinka_0/inst/clk_counter_reg[10]/Q
                         net (fo=2, routed)           0.067     3.101    design_1_i/led_blinka_0/inst/clk_counter_reg[10]
    SLICE_X10Y162        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.021     3.122 r  design_1_i/led_blinka_0/inst/clk_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.008     3.130    design_1_i/led_blinka_0/inst/clk_counter_reg[8]_i_1_n_13
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.422     2.537    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[10]/C
                         clock pessimism              0.421     2.958    
    SLICE_X10Y162        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.044     3.002    design_1_i/led_blinka_0/inst/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.104ns (58.101%)  route 0.075ns (41.899%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      1.300ns (routing 0.727ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.790ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.300     2.951    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.034 r  design_1_i/led_blinka_0/inst/clk_counter_reg[18]/Q
                         net (fo=2, routed)           0.067     3.101    design_1_i/led_blinka_0/inst/clk_counter_reg[18]
    SLICE_X10Y163        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.021     3.122 r  design_1_i/led_blinka_0/inst/clk_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.008     3.130    design_1_i/led_blinka_0/inst/clk_counter_reg[16]_i_1_n_13
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.423     2.538    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y163        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[18]/C
                         clock pessimism              0.420     2.958    
    SLICE_X10Y163        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.044     3.002    design_1_i/led_blinka_0/inst/clk_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/led_blinka_0/inst/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Destination:            design_1_i/led_blinka_0/inst/clk_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@49.990ns period=99.979ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.105ns (58.011%)  route 0.076ns (41.989%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Net Delay (Source):      1.300ns (routing 0.727ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.422ns (routing 0.790ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.300     2.951    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.034 r  design_1_i/led_blinka_0/inst/clk_counter_reg[11]/Q
                         net (fo=2, routed)           0.068     3.102    design_1_i/led_blinka_0/inst/clk_counter_reg[11]
    SLICE_X10Y162        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.022     3.124 r  design_1_i/led_blinka_0/inst/clk_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.008     3.132    design_1_i/led_blinka_0/inst/clk_counter_reg[8]_i_1_n_12
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=25, routed)          1.422     2.537    design_1_i/led_blinka_0/inst/clk_10MHZ
    SLICE_X10Y162        FDRE                                         r  design_1_i/led_blinka_0/inst/clk_counter_reg[11]/C
                         clock pessimism              0.421     2.958    
    SLICE_X10Y162        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.044     3.002    design_1_i/led_blinka_0/inst/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 49.990 }
Period(ns):         99.979
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         99.979      98.600     BUFGCE_X0Y76   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         99.979      98.908     MMCM_X0Y3      design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         99.979      99.429     SLICE_X10Y161  design_1_i/led_blinka_0/inst/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         99.979      99.429     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         99.979      99.429     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         99.979      99.429     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         99.979      99.429     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         99.979      99.429     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         99.979      99.429     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.550         99.979      99.429     SLICE_X10Y163  design_1_i/led_blinka_0/inst/clk_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y161  design_1_i/led_blinka_0/inst/clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y161  design_1_i/led_blinka_0/inst/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y161  design_1_i/led_blinka_0/inst/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y161  design_1_i/led_blinka_0/inst/clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         49.990      49.715     SLICE_X10Y162  design_1_i/led_blinka_0/inst/clk_counter_reg[13]/C



