

================================================================
== Vitis HLS Report for 'pow_generic_float_s'
================================================================
* Date:           Sat Sep 27 23:14:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.624 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  44.000 ns|  44.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%exp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 13 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data = bitcast i32 %exp_read" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 14 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 15 'bitselect' 'es_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%es_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 16 'partselect' 'es_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%es_sig = trunc i32 %data" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 17 'trunc' 'es_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%icmp_ln18_1 = icmp_eq  i23 %es_sig, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 18 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln18_2 = icmp_ne  i23 %es_sig, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 19 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%e_frac = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %es_sig" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 20 'bitconcatenate' 'e_frac' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i24 %e_frac" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 21 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.82ns)   --->   "%e_frac_1 = sub i25 0, i25 %zext_ln532" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 22 'sub' 'e_frac_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.40ns)   --->   "%e_frac_2 = select i1 %es_sign, i25 %e_frac_1, i25 %zext_ln532" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 23 'select' 'e_frac_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %es_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 24 'zext' 'zext_ln317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.67ns)   --->   "%m_exp = add i9 %zext_ln317, i9 385" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 25 'add' 'm_exp' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i9 %m_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 26 'trunc' 'trunc_ln306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.55ns)   --->   "%y_is_0 = icmp_eq  i8 %es_exp, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334]   --->   Operation 27 'icmp' 'y_is_0' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.55ns)   --->   "%icmp_ln18 = icmp_eq  i8 %es_exp, i8 255" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 28 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.25ns)   --->   "%y_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 29 'and' 'y_is_inf' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln378)   --->   "%y_is_NaN = and i1 %icmp_ln18, i1 %icmp_ln18_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 30 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln378 = or i1 %y_is_0, i1 %y_is_NaN" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 31 'or' 'or_ln378' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i25 %e_frac_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 32 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicI0_to_m_frac_l = muxlogic i63 %sext_ln539"   --->   Operation 33 'muxlogic' 'muxLogicI0_to_m_frac_l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicI1_to_m_frac_l = muxlogic i63 158232442730"   --->   Operation 34 'muxlogic' 'muxLogicI1_to_m_frac_l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.62ns)   --->   "%m_frac_l = mul i63 %sext_ln539, i63 158232442730" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 35 'mul' 'm_frac_l' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %m_exp, i32 8" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 36 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.67ns)   --->   "%sub_ln545 = sub i8 127, i8 %es_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 37 'sub' 'sub_ln545' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sub_ln545, i32 7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 38 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %m_frac_l, i32 62" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 39 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln539_1 = sext i63 %m_frac_l" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 40 'sext' 'sext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i8 %sub_ln545" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 41 'sext' 'sext_ln545' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.36ns)   --->   "%select_ln545 = select i1 %tmp, i9 %sext_ln545, i9 %m_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 42 'select' 'select_ln545' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln545_1 = sext i9 %select_ln545" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 43 'sext' 'sext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i32 %sext_ln545_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 44 'zext' 'zext_ln545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.12ns)   --->   "%ashr_ln545 = ashr i67 %sext_ln539_1, i67 %zext_ln545" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 45 'ashr' 'ashr_ln545' <Predicate = (tmp)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.12ns)   --->   "%shl_ln545 = shl i67 %sext_ln539_1, i67 %zext_ln545" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 46 'shl' 'shl_ln545' <Predicate = (!tmp)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln545 = trunc i67 %ashr_ln545" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 47 'trunc' 'trunc_ln545' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln545_1 = trunc i67 %shl_ln545" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 48 'trunc' 'trunc_ln545_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.43ns)   --->   "%m_fix_l = select i1 %tmp, i66 %trunc_ln545, i66 %trunc_ln545_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 49 'select' 'm_fix_l' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i8 %trunc_ln306" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 50 'zext' 'zext_ln552' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.12ns)   --->   "%shl_ln552 = shl i67 %sext_ln539_1, i67 %zext_ln552" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 51 'shl' 'shl_ln552' <Predicate = (!tmp)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.36ns)   --->   "%select_ln553 = select i1 %tmp_1, i8 %trunc_ln306, i8 %sub_ln545" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 52 'select' 'select_ln553' <Predicate = (tmp)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln553 = sext i8 %select_ln553" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 53 'sext' 'sext_ln553' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i32 %sext_ln553" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 54 'zext' 'zext_ln553' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.12ns)   --->   "%shl_ln553 = shl i67 %sext_ln539_1, i67 %zext_ln553" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 55 'shl' 'shl_ln553' <Predicate = (tmp & tmp_1)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.12ns)   --->   "%ashr_ln553 = ashr i67 %sext_ln539_1, i67 %zext_ln553" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 56 'ashr' 'ashr_ln553' <Predicate = (tmp & !tmp_1)> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln553_2)   --->   "%select_ln553_1 = select i1 %tmp_1, i67 %shl_ln553, i67 %ashr_ln553" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 57 'select' 'select_ln553_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln553_2 = select i1 %tmp, i67 %select_ln553_1, i67 %shl_ln552" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 58 'select' 'select_ln553_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln553 = trunc i67 %select_ln553_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 59 'trunc' 'trunc_ln553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln549 = zext i66 %trunc_ln553" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 60 'zext' 'zext_ln549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%m_fix = partselect i27 @_ssdm_op_PartSelect.i27.i67.i32.i32, i67 %select_ln553_2, i32 30, i32 56" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 61 'partselect' 'm_fix' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i13 @_ssdm_op_PartSelect.i13.i67.i32.i32, i67 %select_ln553_2, i32 53, i32 65" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:555]   --->   Operation 62 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %zext_ln549, i32 65" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:560]   --->   Operation 63 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln563 = sext i13 %m_fix_hi" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 64 'sext' 'sext_ln563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln563 = muxlogic i25 %sext_ln563"   --->   Operation 65 'muxlogic' 'muxLogicI0_to_mul_ln563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln563 = muxlogic i25 2954"   --->   Operation 66 'muxlogic' 'muxLogicI1_to_mul_ln563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [3/3] (0.39ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i25 %sext_ln563, i25 2954" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 67 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.39> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 3> <II = 1> <Delay = 0.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.58ns)   --->   "%icmp_ln628 = icmp_sgt  i9 %m_exp, i9 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 68 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628_1)   --->   "%sext_ln539_2 = sext i63 %m_frac_l" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 69 'sext' 'sext_ln539_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i32 %sext_ln545_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 70 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.14ns)   --->   "%shl_ln546 = shl i66 %m_fix_l, i66 %zext_ln546" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 71 'shl' 'shl_ln546' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.14ns)   --->   "%ashr_ln546 = ashr i66 %m_fix_l, i66 %zext_ln546" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 72 'ashr' 'ashr_ln546' <Predicate = (!tmp)> <Delay = 1.14> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628_1)   --->   "%m_fix_back = select i1 %tmp, i66 %shl_ln546, i66 %ashr_ln546" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 73 'select' 'm_fix_back' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [2/3] (0.79ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i25 %sext_ln563, i25 2954" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 74 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.79> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 3> <II = 1> <Delay = 0.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (0.73ns) (out node of the LUT)   --->   "%icmp_ln628_1 = icmp_ne  i66 %sext_ln539_2, i66 %m_fix_back" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 75 'icmp' 'icmp_ln628_1' <Predicate = true> <Delay = 0.73> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i25 %sext_ln563, i25 2954" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 76 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 3> <II = 1> <Delay = 0.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %tmp_2, i15 16384" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 77 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln563_1 = sext i16 %shl_ln" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 78 'sext' 'sext_ln563_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (0.79ns) (root node of the DSP)   --->   "%add_ln563 = add i25 %mul_ln563, i25 %sext_ln563_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 79 'add' 'add_ln563' <Predicate = true> <Delay = 0.79> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 3> <II = 1> <Delay = 0.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.40>
ST_6 : Operation 80 [1/2] (0.31ns) (root node of the DSP)   --->   "%add_ln563 = add i25 %mul_ln563, i25 %sext_ln563_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 80 'add' 'add_ln563' <Predicate = true> <Delay = 0.31> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 3> <II = 1> <Delay = 0.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %add_ln563, i32 15, i32 24" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 81 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln563, i32 24" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 82 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln563 = trunc i25 %add_ln563" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 83 'trunc' 'trunc_ln563' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.64ns)   --->   "%icmp_ln563 = icmp_ne  i15 %trunc_ln563, i15 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 84 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 0.64> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.71ns)   --->   "%add_ln563_1 = add i10 %trunc_ln, i10 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 85 'add' 'add_ln563_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln563 = select i1 %icmp_ln563, i10 %add_ln563_1, i10 %trunc_ln" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 86 'select' 'select_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.37ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_5, i10 %select_ln563, i10 %trunc_ln" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 87 'select' 'r_exp' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.60>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i10 %r_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 88 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln568 = muxlogic i36 %sext_ln568"   --->   Operation 89 'muxlogic' 'muxLogicI0_to_mul_ln568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln568 = muxlogic i36 47632711549"   --->   Operation 90 'muxlogic' 'muxLogicI1_to_mul_ln568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (2.60ns)   --->   "%mul_ln568 = mul i36 %sext_ln568, i36 47632711549" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 91 'mul' 'mul_ln568' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%m_fix_a = partselect i27 @_ssdm_op_PartSelect.i27.i36.i32.i32, i36 %mul_ln568, i32 9, i32 35" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 92 'partselect' 'm_fix_a' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.51>
ST_8 : Operation 93 [1/1] (0.84ns)   --->   "%sub_ln574 = sub i27 %m_fix, i27 %m_fix_a" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 93 'sub' 'sub_ln574' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i9 @_ssdm_op_PartSelect.i9.i27.i32.i32, i27 %sub_ln574, i32 18, i32 26" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:605]   --->   Operation 94 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%m_diff_lo = trunc i27 %sub_ln574" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:607]   --->   Operation 95 'trunc' 'm_diff_lo' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i9 %m_diff_hi" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 96 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 97 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_exp_Z1 = muxlogic i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_exp_Z1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [2/2] (0.66ns)   --->   "%exp_Z1 = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 99 'load' 'exp_Z1' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 512> <ROM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%Z2_ind = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %sub_ln574, i32 13, i32 17" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:158->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 100 'partselect' 'Z2_ind' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i5 %Z2_ind" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 101 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln159" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 102 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_f_Z2 = muxlogic i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr"   --->   Operation 103 'muxlogic' 'muxLogicRAMAddr_to_f_Z2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (0.58ns)   --->   "%f_Z2 = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 104 'load' 'f_Z2' <Predicate = true> <Delay = 0.58> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 9 <SV = 8> <Delay = 2.07>
ST_9 : Operation 105 [1/2] ( I:0.87ns O:0.87ns )   --->   "%exp_Z1 = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 105 'load' 'exp_Z1' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 512> <ROM>
ST_9 : Operation 106 [1/2] ( I:0.88ns O:0.88ns )   --->   "%f_Z2 = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 106 'load' 'f_Z2' <Predicate = true> <Delay = 0.88> <CoreInst = "ROM">   --->   Core 104 'ROM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i18 %m_diff_lo" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:160->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 107 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i8 %f_Z2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:160->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 108 'zext' 'zext_ln160_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln160 = add i19 %zext_ln160, i19 %zext_ln160_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:160->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 109 'add' 'add_ln160' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i18 @_ssdm_op_PartSelect.i18.i19.i32.i32, i19 %add_ln160, i32 1, i32 18" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:160->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 110 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %exp_Z1, i32 9, i32 26" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:613]   --->   Operation 111 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i18 %exp_Z1_hi" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 112 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln616_1 = zext i18 %exp_Z1P_m_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 113 'zext' 'zext_ln616_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln616 = muxlogic i36 %zext_ln616"   --->   Operation 114 'muxlogic' 'muxLogicI0_to_mul_ln616' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln616 = muxlogic i36 %zext_ln616_1"   --->   Operation 115 'muxlogic' 'muxLogicI1_to_mul_ln616' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [3/3] (0.39ns) (grouped into DSP with root node add_ln616_1)   --->   "%mul_ln616 = mul i36 %zext_ln616, i36 %zext_ln616_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 116 'mul' 'mul_ln616' <Predicate = true> <Delay = 0.39> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 3> <II = 1> <Delay = 0.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.79>
ST_10 : Operation 117 [2/3] (0.79ns) (grouped into DSP with root node add_ln616_1)   --->   "%mul_ln616 = mul i36 %zext_ln616, i36 %zext_ln616_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 117 'mul' 'mul_ln616' <Predicate = true> <Delay = 0.79> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 3> <II = 1> <Delay = 0.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.63>
ST_11 : Operation 118 [1/1] (0.84ns)   --->   "%add_ln616 = add i27 %exp_Z1, i27 4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 118 'add' 'add_ln616' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/3] (0.00ns) (grouped into DSP with root node add_ln616_1)   --->   "%mul_ln616 = mul i36 %zext_ln616, i36 %zext_ln616_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 119 'mul' 'mul_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 3> <II = 1> <Delay = 0.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i27.i17, i27 %add_ln616, i17 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 120 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns) (grouped into DSP with root node add_ln616_1)   --->   "%zext_ln616_2 = zext i36 %mul_ln616" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 121 'zext' 'zext_ln616_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [2/2] (0.79ns) (root node of the DSP)   --->   "%add_ln616_1 = add i44 %shl_ln1, i44 %zext_ln616_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 122 'add' 'add_ln616_1' <Predicate = true> <Delay = 0.79> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 3> <II = 1> <Delay = 0.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 123 [1/1] (0.71ns)   --->   "%r_exp_1 = add i10 %r_exp, i10 1023" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624]   --->   Operation 123 'add' 'r_exp_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.54>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln291 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_113" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 124 'specpipeline' 'specpipeline_ln291' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.41ns)   --->   "%select_ln378 = select i1 %y_is_0, i32 1, i32 nan" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 125 'select' 'select_ln378' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln431_1)   --->   "%xor_ln413 = xor i1 %es_sign, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 126 'xor' 'xor_ln413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%and_ln438 = and i1 %y_is_inf, i1 %es_sign" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 127 'and' 'and_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/2] (0.31ns) (root node of the DSP)   --->   "%add_ln616_1 = add i44 %shl_ln1, i44 %zext_ln616_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 128 'add' 'add_ln616_1' <Predicate = true> <Delay = 0.31> <CoreInst = "DSP48">   --->   Core 129 'DSP48' <Latency = 3> <II = 1> <Delay = 0.79> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %add_ln616_1, i32 43" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 129 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.37ns)   --->   "%r_exp_2 = select i1 %tmp_6, i10 %r_exp, i10 %r_exp_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 130 'select' 'r_exp_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln628)   --->   "%and_ln628 = and i1 %icmp_ln628, i1 %icmp_ln628_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 131 'and' 'and_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i10.i32.i32, i10 %r_exp_2, i32 7, i32 9" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 132 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.55ns)   --->   "%icmp_ln628_2 = icmp_sgt  i3 %tmp_7, i3 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 133 'icmp' 'icmp_ln628_2' <Predicate = true> <Delay = 0.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln628 = or i1 %and_ln628, i1 %icmp_ln628_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 134 'or' 'or_ln628' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.41ns)   --->   "%select_ln629 = select i1 %tmp_8, i32 0, i32 inf" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 135 'select' 'select_ln629' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i23 @_ssdm_op_PartSelect.i23.i44.i32.i32, i44 %add_ln616_1, i32 20, i32 42" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 136 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i23 @_ssdm_op_PartSelect.i23.i44.i32.i32, i44 %add_ln616_1, i32 19, i32 41" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 137 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.40ns)   --->   "%out_sig = select i1 %tmp_6, i23 %tmp_3, i23 %tmp_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 138 'select' 'out_sig' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i10 %r_exp_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 139 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.67ns)   --->   "%out_exp = add i8 %trunc_ln657, i8 127" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 140 'add' 'out_exp' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%t = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i8.i23, i8 %out_exp, i23 %out_sig" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 141 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i31 %t" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 142 'zext' 'zext_ln313' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln327 = bitcast i32 %zext_ln313" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 143 'bitcast' 'bitcast_ln327' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.25ns)   --->   "%xor_ln378 = xor i1 %or_ln378, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 144 'xor' 'xor_ln378' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln431_1)   --->   "%and_ln431 = and i1 %xor_ln413, i1 %xor_ln378" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 145 'and' 'and_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln431_1 = and i1 %and_ln431, i1 %y_is_inf" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 146 'and' 'and_ln431_1' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%xor_ln431 = xor i1 %y_is_inf, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 147 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%or_ln431 = or i1 %es_sign, i1 %xor_ln431" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 148 'or' 'or_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%xor_ln438 = xor i1 %and_ln438, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 149 'xor' 'xor_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_2)   --->   "%and_ln438_1 = and i1 %xor_ln378, i1 %xor_ln438" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 150 'and' 'and_ln438_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln438_2 = and i1 %and_ln438_1, i1 %or_ln431" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 151 'and' 'and_ln438_2' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.25ns)   --->   "%and_ln628_1 = and i1 %and_ln438_2, i1 %or_ln628" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 152 'and' 'and_ln628_1' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%xor_ln628 = xor i1 %or_ln628, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 153 'xor' 'xor_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.59ns)   --->   "%icmp_ln645 = icmp_sgt  i10 %r_exp_2, i10 897" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 154 'icmp' 'icmp_ln645' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 155 'and' 'and_ln645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln645_1 = and i1 %and_ln645, i1 %and_ln438_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 156 'and' 'and_ln645_1' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %or_ln378, i1 %and_ln431_1, i1 %and_ln628_1, i1 %and_ln645_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 157 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.78ns)   --->   "%UnifiedRetVal = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5float.float.i4, i4 8, i32 %select_ln378, i4 4, i32 inf, i4 2, i32 %select_ln629, i4 1, i32 %bitcast_ln327, i4 0, i32 0, i32 <undef>, i4 %sel_tmp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 158 'sparsemux' 'UnifiedRetVal' <Predicate = true> <Delay = 0.78> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 153 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln661 = ret i32 %UnifiedRetVal" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 159 'ret' 'ret_ln661' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read                                                         (read          ) [ 0000000000000]
data                                                             (bitcast       ) [ 0000000000000]
es_sign                                                          (bitselect     ) [ 0111111111111]
es_exp                                                           (partselect    ) [ 0110000000000]
es_sig                                                           (trunc         ) [ 0000000000000]
icmp_ln18_1                                                      (icmp          ) [ 0110000000000]
icmp_ln18_2                                                      (icmp          ) [ 0110000000000]
e_frac                                                           (bitconcatenate) [ 0000000000000]
zext_ln532                                                       (zext          ) [ 0000000000000]
e_frac_1                                                         (sub           ) [ 0000000000000]
e_frac_2                                                         (select        ) [ 0110000000000]
zext_ln317                                                       (zext          ) [ 0000000000000]
m_exp                                                            (add           ) [ 0101000000000]
trunc_ln306                                                      (trunc         ) [ 0101000000000]
y_is_0                                                           (icmp          ) [ 0101111111111]
icmp_ln18                                                        (icmp          ) [ 0000000000000]
y_is_inf                                                         (and           ) [ 0101111111111]
y_is_NaN                                                         (and           ) [ 0000000000000]
or_ln378                                                         (or            ) [ 0101111111111]
sext_ln539                                                       (sext          ) [ 0000000000000]
muxLogicI0_to_m_frac_l                                           (muxlogic      ) [ 0000000000000]
muxLogicI1_to_m_frac_l                                           (muxlogic      ) [ 0000000000000]
m_frac_l                                                         (mul           ) [ 0101100000000]
tmp                                                              (bitselect     ) [ 0101100000000]
sub_ln545                                                        (sub           ) [ 0101000000000]
tmp_1                                                            (bitselect     ) [ 0101000000000]
tmp_8                                                            (bitselect     ) [ 0101111111111]
sext_ln539_1                                                     (sext          ) [ 0000000000000]
sext_ln545                                                       (sext          ) [ 0000000000000]
select_ln545                                                     (select        ) [ 0000000000000]
sext_ln545_1                                                     (sext          ) [ 0100100000000]
zext_ln545                                                       (zext          ) [ 0000000000000]
ashr_ln545                                                       (ashr          ) [ 0000000000000]
shl_ln545                                                        (shl           ) [ 0000000000000]
trunc_ln545                                                      (trunc         ) [ 0000000000000]
trunc_ln545_1                                                    (trunc         ) [ 0000000000000]
m_fix_l                                                          (select        ) [ 0100100000000]
zext_ln552                                                       (zext          ) [ 0000000000000]
shl_ln552                                                        (shl           ) [ 0000000000000]
select_ln553                                                     (select        ) [ 0000000000000]
sext_ln553                                                       (sext          ) [ 0000000000000]
zext_ln553                                                       (zext          ) [ 0000000000000]
shl_ln553                                                        (shl           ) [ 0000000000000]
ashr_ln553                                                       (ashr          ) [ 0000000000000]
select_ln553_1                                                   (select        ) [ 0000000000000]
select_ln553_2                                                   (select        ) [ 0000000000000]
trunc_ln553                                                      (trunc         ) [ 0000000000000]
zext_ln549                                                       (zext          ) [ 0000000000000]
m_fix                                                            (partselect    ) [ 0100111110000]
m_fix_hi                                                         (partselect    ) [ 0000000000000]
tmp_2                                                            (bitselect     ) [ 0100110000000]
sext_ln563                                                       (sext          ) [ 0100110000000]
muxLogicI0_to_mul_ln563                                          (muxlogic      ) [ 0000000000000]
muxLogicI1_to_mul_ln563                                          (muxlogic      ) [ 0000000000000]
icmp_ln628                                                       (icmp          ) [ 0100111111111]
sext_ln539_2                                                     (sext          ) [ 0000000000000]
zext_ln546                                                       (zext          ) [ 0000000000000]
shl_ln546                                                        (shl           ) [ 0000000000000]
ashr_ln546                                                       (ashr          ) [ 0000000000000]
m_fix_back                                                       (select        ) [ 0000000000000]
icmp_ln628_1                                                     (icmp          ) [ 0100011111111]
mul_ln563                                                        (mul           ) [ 0100001000000]
shl_ln                                                           (bitconcatenate) [ 0000000000000]
sext_ln563_1                                                     (sext          ) [ 0100001000000]
add_ln563                                                        (add           ) [ 0000000000000]
trunc_ln                                                         (partselect    ) [ 0000000000000]
tmp_5                                                            (bitselect     ) [ 0000000000000]
trunc_ln563                                                      (trunc         ) [ 0000000000000]
icmp_ln563                                                       (icmp          ) [ 0000000000000]
add_ln563_1                                                      (add           ) [ 0000000000000]
select_ln563                                                     (select        ) [ 0000000000000]
r_exp                                                            (select        ) [ 0100000111111]
sext_ln568                                                       (sext          ) [ 0000000000000]
muxLogicI0_to_mul_ln568                                          (muxlogic      ) [ 0000000000000]
muxLogicI1_to_mul_ln568                                          (muxlogic      ) [ 0000000000000]
mul_ln568                                                        (mul           ) [ 0000000000000]
m_fix_a                                                          (partselect    ) [ 0100000010000]
sub_ln574                                                        (sub           ) [ 0000000000000]
m_diff_hi                                                        (partselect    ) [ 0000000000000]
m_diff_lo                                                        (trunc         ) [ 0100000001000]
zext_ln611                                                       (zext          ) [ 0000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr (getelementptr ) [ 0100000001000]
muxLogicRAMAddr_to_exp_Z1                                        (muxlogic      ) [ 0000000000000]
Z2_ind                                                           (partselect    ) [ 0000000000000]
zext_ln159                                                       (zext          ) [ 0000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr   (getelementptr ) [ 0100000001000]
muxLogicRAMAddr_to_f_Z2                                          (muxlogic      ) [ 0000000000000]
exp_Z1                                                           (load          ) [ 0100000000110]
f_Z2                                                             (load          ) [ 0000000000000]
zext_ln160                                                       (zext          ) [ 0000000000000]
zext_ln160_1                                                     (zext          ) [ 0000000000000]
add_ln160                                                        (add           ) [ 0000000000000]
exp_Z1P_m_1                                                      (partselect    ) [ 0000000000000]
exp_Z1_hi                                                        (partselect    ) [ 0000000000000]
zext_ln616                                                       (zext          ) [ 0100000000110]
zext_ln616_1                                                     (zext          ) [ 0100000000110]
muxLogicI0_to_mul_ln616                                          (muxlogic      ) [ 0000000000000]
muxLogicI1_to_mul_ln616                                          (muxlogic      ) [ 0000000000000]
add_ln616                                                        (add           ) [ 0000000000000]
mul_ln616                                                        (mul           ) [ 0000000000000]
shl_ln1                                                          (bitconcatenate) [ 0100000000001]
zext_ln616_2                                                     (zext          ) [ 0100000000001]
r_exp_1                                                          (add           ) [ 0100000000001]
specpipeline_ln291                                               (specpipeline  ) [ 0000000000000]
select_ln378                                                     (select        ) [ 0000000000000]
xor_ln413                                                        (xor           ) [ 0000000000000]
and_ln438                                                        (and           ) [ 0000000000000]
add_ln616_1                                                      (add           ) [ 0000000000000]
tmp_6                                                            (bitselect     ) [ 0000000000000]
r_exp_2                                                          (select        ) [ 0000000000000]
and_ln628                                                        (and           ) [ 0000000000000]
tmp_7                                                            (partselect    ) [ 0000000000000]
icmp_ln628_2                                                     (icmp          ) [ 0000000000000]
or_ln628                                                         (or            ) [ 0000000000000]
select_ln629                                                     (select        ) [ 0000000000000]
tmp_3                                                            (partselect    ) [ 0000000000000]
tmp_4                                                            (partselect    ) [ 0000000000000]
out_sig                                                          (select        ) [ 0000000000000]
trunc_ln657                                                      (trunc         ) [ 0000000000000]
out_exp                                                          (add           ) [ 0000000000000]
t                                                                (bitconcatenate) [ 0000000000000]
zext_ln313                                                       (zext          ) [ 0000000000000]
bitcast_ln327                                                    (bitcast       ) [ 0000000000000]
xor_ln378                                                        (xor           ) [ 0000000000000]
and_ln431                                                        (and           ) [ 0000000000000]
and_ln431_1                                                      (and           ) [ 0000000000000]
xor_ln431                                                        (xor           ) [ 0000000000000]
or_ln431                                                         (or            ) [ 0000000000000]
xor_ln438                                                        (xor           ) [ 0000000000000]
and_ln438_1                                                      (and           ) [ 0000000000000]
and_ln438_2                                                      (and           ) [ 0000000000000]
and_ln628_1                                                      (and           ) [ 0000000000000]
xor_ln628                                                        (xor           ) [ 0000000000000]
icmp_ln645                                                       (icmp          ) [ 0000000000000]
and_ln645                                                        (and           ) [ 0000000000000]
and_ln645_1                                                      (and           ) [ 0000000000000]
sel_tmp                                                          (bitconcatenate) [ 0000000000000]
UnifiedRetVal                                                    (sparsemux     ) [ 0000000000000]
ret_ln661                                                        (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="exp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i63.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i67.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i27.i17"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_113"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i44.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.5float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="exp_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="27" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="9" slack="0"/>
<pin id="180" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr/8 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mul_ln568_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="36" slack="0"/>
<pin id="205" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln568/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="m_frac_l_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="25" slack="0"/>
<pin id="209" dir="0" index="1" bw="39" slack="0"/>
<pin id="210" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="data_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="es_sign_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="es_sign/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="es_exp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="es_sig_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="es_sig/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln18_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="23" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln18_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="23" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="e_frac_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="24" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="23" slack="0"/>
<pin id="252" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="e_frac/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln532_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="24" slack="0"/>
<pin id="258" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="e_frac_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="24" slack="0"/>
<pin id="263" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="e_frac_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="25" slack="0"/>
<pin id="269" dir="0" index="2" bw="24" slack="0"/>
<pin id="270" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_frac_2/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln317_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="m_exp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln306_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln306/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="y_is_0_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="y_is_0/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln18_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="y_is_inf_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="1"/>
<pin id="300" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_inf/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="y_is_NaN_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="1"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_NaN/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="or_ln378_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln378/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln539_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="25" slack="1"/>
<pin id="315" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="muxLogicI0_to_m_frac_l_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="25" slack="0"/>
<pin id="319" dir="1" index="1" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_m_frac_l/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="muxLogicI1_to_m_frac_l_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="39" slack="0"/>
<pin id="323" dir="1" index="1" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_m_frac_l/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="9" slack="0"/>
<pin id="328" dir="0" index="2" bw="5" slack="0"/>
<pin id="329" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sub_ln545_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="1"/>
<pin id="336" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln545/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="0" index="2" bw="4" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_8_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="63" slack="0"/>
<pin id="349" dir="0" index="2" bw="7" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln539_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="63" slack="1"/>
<pin id="356" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539_1/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln545_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln545/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln545_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="0" index="2" bw="9" slack="1"/>
<pin id="364" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln545/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln545_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln545_1/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln545_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="0"/>
<pin id="372" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln545/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="ashr_ln545_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="63" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln545/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="shl_ln545_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="63" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln545/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln545_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="67" slack="0"/>
<pin id="388" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln545/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln545_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="67" slack="0"/>
<pin id="392" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln545_1/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="m_fix_l_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="0" index="1" bw="66" slack="0"/>
<pin id="397" dir="0" index="2" bw="66" slack="0"/>
<pin id="398" dir="1" index="3" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_l/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln552_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="shl_ln552_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="63" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln552/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln553_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="8" slack="1"/>
<pin id="413" dir="0" index="2" bw="8" slack="1"/>
<pin id="414" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln553/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sext_ln553_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln553/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln553_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="shl_ln553_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="63" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln553/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="ashr_ln553_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="63" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln553/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="select_ln553_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="67" slack="0"/>
<pin id="438" dir="0" index="2" bw="67" slack="0"/>
<pin id="439" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln553_1/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln553_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="67" slack="0"/>
<pin id="445" dir="0" index="2" bw="67" slack="0"/>
<pin id="446" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln553_2/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln553_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="67" slack="0"/>
<pin id="451" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln553/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln549_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="66" slack="0"/>
<pin id="455" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln549/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="m_fix_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="27" slack="0"/>
<pin id="459" dir="0" index="1" bw="67" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="0" index="3" bw="7" slack="0"/>
<pin id="462" dir="1" index="4" bw="27" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="m_fix_hi_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="13" slack="0"/>
<pin id="469" dir="0" index="1" bw="67" slack="0"/>
<pin id="470" dir="0" index="2" bw="7" slack="0"/>
<pin id="471" dir="0" index="3" bw="8" slack="0"/>
<pin id="472" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="66" slack="0"/>
<pin id="480" dir="0" index="2" bw="8" slack="0"/>
<pin id="481" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sext_ln563_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="13" slack="0"/>
<pin id="487" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln563/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="muxLogicI0_to_mul_ln563_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="13" slack="0"/>
<pin id="491" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln563/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="muxLogicI1_to_mul_ln563_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="13" slack="0"/>
<pin id="495" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln563/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln628_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="1"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln539_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="63" slack="2"/>
<pin id="504" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539_2/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln546_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="1"/>
<pin id="507" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln546/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="shl_ln546_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="66" slack="1"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln546/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="ashr_ln546_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="66" slack="1"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln546/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="m_fix_back_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="2"/>
<pin id="520" dir="0" index="1" bw="66" slack="0"/>
<pin id="521" dir="0" index="2" bw="66" slack="0"/>
<pin id="522" dir="1" index="3" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_back/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln628_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="63" slack="0"/>
<pin id="527" dir="0" index="1" bw="66" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628_1/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="shl_ln_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="2"/>
<pin id="534" dir="0" index="2" bw="15" slack="0"/>
<pin id="535" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln563_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln563_1/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="0"/>
<pin id="544" dir="0" index="1" bw="25" slack="0"/>
<pin id="545" dir="0" index="2" bw="5" slack="0"/>
<pin id="546" dir="0" index="3" bw="6" slack="0"/>
<pin id="547" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_5_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="25" slack="0"/>
<pin id="554" dir="0" index="2" bw="6" slack="0"/>
<pin id="555" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln563_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="25" slack="0"/>
<pin id="560" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln563/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln563_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="15" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln563/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln563_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="10" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln563_1/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="select_ln563_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="10" slack="0"/>
<pin id="576" dir="0" index="2" bw="10" slack="0"/>
<pin id="577" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln563/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="r_exp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="10" slack="0"/>
<pin id="584" dir="0" index="2" bw="10" slack="0"/>
<pin id="585" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln568_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="1"/>
<pin id="591" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="muxLogicI0_to_mul_ln568_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="0"/>
<pin id="595" dir="1" index="1" bw="36" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln568/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="muxLogicI1_to_mul_ln568_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="36" slack="0"/>
<pin id="599" dir="1" index="1" bw="36" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln568/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="m_fix_a_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="27" slack="0"/>
<pin id="603" dir="0" index="1" bw="36" slack="0"/>
<pin id="604" dir="0" index="2" bw="5" slack="0"/>
<pin id="605" dir="0" index="3" bw="7" slack="0"/>
<pin id="606" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_a/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sub_ln574_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="27" slack="5"/>
<pin id="613" dir="0" index="1" bw="27" slack="1"/>
<pin id="614" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln574/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="m_diff_hi_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="9" slack="0"/>
<pin id="617" dir="0" index="1" bw="27" slack="0"/>
<pin id="618" dir="0" index="2" bw="6" slack="0"/>
<pin id="619" dir="0" index="3" bw="6" slack="0"/>
<pin id="620" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi/8 "/>
</bind>
</comp>

<comp id="625" class="1004" name="m_diff_lo_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="27" slack="0"/>
<pin id="627" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m_diff_lo/8 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln611_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="9" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln611/8 "/>
</bind>
</comp>

<comp id="634" class="1004" name="muxLogicRAMAddr_to_exp_Z1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_exp_Z1/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="Z2_ind_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="0" index="1" bw="27" slack="0"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="0" index="3" bw="6" slack="0"/>
<pin id="643" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_ind/8 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln159_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/8 "/>
</bind>
</comp>

<comp id="653" class="1004" name="muxLogicRAMAddr_to_f_Z2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="0"/>
<pin id="655" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_f_Z2/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln160_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="18" slack="1"/>
<pin id="659" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln160_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_1/9 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln160_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="18" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="exp_Z1P_m_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="18" slack="0"/>
<pin id="672" dir="0" index="1" bw="19" slack="0"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="0" index="3" bw="6" slack="0"/>
<pin id="675" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1/9 "/>
</bind>
</comp>

<comp id="680" class="1004" name="exp_Z1_hi_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="18" slack="0"/>
<pin id="682" dir="0" index="1" bw="27" slack="0"/>
<pin id="683" dir="0" index="2" bw="5" slack="0"/>
<pin id="684" dir="0" index="3" bw="6" slack="0"/>
<pin id="685" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi/9 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln616_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="18" slack="0"/>
<pin id="692" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln616_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="18" slack="0"/>
<pin id="696" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln616_1/9 "/>
</bind>
</comp>

<comp id="698" class="1004" name="muxLogicI0_to_mul_ln616_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="18" slack="0"/>
<pin id="700" dir="1" index="1" bw="36" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln616/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="muxLogicI1_to_mul_ln616_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="18" slack="0"/>
<pin id="704" dir="1" index="1" bw="36" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln616/9 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln616_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="27" slack="2"/>
<pin id="708" dir="0" index="1" bw="4" slack="0"/>
<pin id="709" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/11 "/>
</bind>
</comp>

<comp id="711" class="1004" name="shl_ln1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="44" slack="0"/>
<pin id="713" dir="0" index="1" bw="27" slack="0"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/11 "/>
</bind>
</comp>

<comp id="719" class="1004" name="r_exp_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="10" slack="5"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_1/11 "/>
</bind>
</comp>

<comp id="724" class="1004" name="select_ln378_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="10"/>
<pin id="726" dir="0" index="1" bw="32" slack="0"/>
<pin id="727" dir="0" index="2" bw="32" slack="0"/>
<pin id="728" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln378/12 "/>
</bind>
</comp>

<comp id="731" class="1004" name="xor_ln413_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="11"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln413/12 "/>
</bind>
</comp>

<comp id="736" class="1004" name="and_ln438_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="10"/>
<pin id="738" dir="0" index="1" bw="1" slack="11"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438/12 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_6_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="44" slack="0"/>
<pin id="743" dir="0" index="2" bw="7" slack="0"/>
<pin id="744" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="747" class="1004" name="r_exp_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="10" slack="6"/>
<pin id="750" dir="0" index="2" bw="10" slack="1"/>
<pin id="751" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_2/12 "/>
</bind>
</comp>

<comp id="753" class="1004" name="and_ln628_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="9"/>
<pin id="755" dir="0" index="1" bw="1" slack="8"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln628/12 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_7_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="3" slack="0"/>
<pin id="759" dir="0" index="1" bw="10" slack="0"/>
<pin id="760" dir="0" index="2" bw="4" slack="0"/>
<pin id="761" dir="0" index="3" bw="5" slack="0"/>
<pin id="762" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="767" class="1004" name="icmp_ln628_2_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="3" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628_2/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="or_ln628_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln628/12 "/>
</bind>
</comp>

<comp id="779" class="1004" name="select_ln629_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="10"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="0" index="2" bw="32" slack="0"/>
<pin id="783" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln629/12 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_3_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="23" slack="0"/>
<pin id="788" dir="0" index="1" bw="44" slack="0"/>
<pin id="789" dir="0" index="2" bw="6" slack="0"/>
<pin id="790" dir="0" index="3" bw="7" slack="0"/>
<pin id="791" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_4_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="23" slack="0"/>
<pin id="797" dir="0" index="1" bw="44" slack="0"/>
<pin id="798" dir="0" index="2" bw="6" slack="0"/>
<pin id="799" dir="0" index="3" bw="7" slack="0"/>
<pin id="800" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="804" class="1004" name="out_sig_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="23" slack="0"/>
<pin id="807" dir="0" index="2" bw="23" slack="0"/>
<pin id="808" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_sig/12 "/>
</bind>
</comp>

<comp id="812" class="1004" name="trunc_ln657_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="10" slack="0"/>
<pin id="814" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/12 "/>
</bind>
</comp>

<comp id="816" class="1004" name="out_exp_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="0"/>
<pin id="818" dir="0" index="1" bw="8" slack="0"/>
<pin id="819" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp/12 "/>
</bind>
</comp>

<comp id="822" class="1004" name="t_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="31" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="0"/>
<pin id="825" dir="0" index="2" bw="23" slack="0"/>
<pin id="826" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/12 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln313_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="31" slack="0"/>
<pin id="832" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln313/12 "/>
</bind>
</comp>

<comp id="834" class="1004" name="bitcast_ln327_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="31" slack="0"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln327/12 "/>
</bind>
</comp>

<comp id="838" class="1004" name="xor_ln378_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="10"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln378/12 "/>
</bind>
</comp>

<comp id="843" class="1004" name="and_ln431_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431/12 "/>
</bind>
</comp>

<comp id="849" class="1004" name="and_ln431_1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="10"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln431_1/12 "/>
</bind>
</comp>

<comp id="854" class="1004" name="xor_ln431_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="10"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln431/12 "/>
</bind>
</comp>

<comp id="859" class="1004" name="or_ln431_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="11"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln431/12 "/>
</bind>
</comp>

<comp id="864" class="1004" name="xor_ln438_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln438/12 "/>
</bind>
</comp>

<comp id="870" class="1004" name="and_ln438_1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_1/12 "/>
</bind>
</comp>

<comp id="876" class="1004" name="and_ln438_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln438_2/12 "/>
</bind>
</comp>

<comp id="882" class="1004" name="and_ln628_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln628_1/12 "/>
</bind>
</comp>

<comp id="888" class="1004" name="xor_ln628_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628/12 "/>
</bind>
</comp>

<comp id="894" class="1004" name="icmp_ln645_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="10" slack="0"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln645/12 "/>
</bind>
</comp>

<comp id="900" class="1004" name="and_ln645_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln645/12 "/>
</bind>
</comp>

<comp id="906" class="1004" name="and_ln645_1_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln645_1/12 "/>
</bind>
</comp>

<comp id="912" class="1004" name="sel_tmp_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="0"/>
<pin id="914" dir="0" index="1" bw="1" slack="10"/>
<pin id="915" dir="0" index="2" bw="1" slack="0"/>
<pin id="916" dir="0" index="3" bw="1" slack="0"/>
<pin id="917" dir="0" index="4" bw="1" slack="0"/>
<pin id="918" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp/12 "/>
</bind>
</comp>

<comp id="923" class="1004" name="UnifiedRetVal_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="0" index="1" bw="4" slack="0"/>
<pin id="926" dir="0" index="2" bw="32" slack="0"/>
<pin id="927" dir="0" index="3" bw="4" slack="0"/>
<pin id="928" dir="0" index="4" bw="32" slack="0"/>
<pin id="929" dir="0" index="5" bw="4" slack="0"/>
<pin id="930" dir="0" index="6" bw="32" slack="0"/>
<pin id="931" dir="0" index="7" bw="4" slack="0"/>
<pin id="932" dir="0" index="8" bw="32" slack="0"/>
<pin id="933" dir="0" index="9" bw="4" slack="0"/>
<pin id="934" dir="0" index="10" bw="32" slack="0"/>
<pin id="935" dir="0" index="11" bw="32" slack="0"/>
<pin id="936" dir="0" index="12" bw="4" slack="0"/>
<pin id="937" dir="1" index="13" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="UnifiedRetVal/12 "/>
</bind>
</comp>

<comp id="951" class="1007" name="grp_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="13" slack="0"/>
<pin id="953" dir="0" index="1" bw="12" slack="0"/>
<pin id="954" dir="0" index="2" bw="16" slack="0"/>
<pin id="955" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln563/3 add_ln563/5 "/>
</bind>
</comp>

<comp id="962" class="1007" name="grp_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="18" slack="0"/>
<pin id="964" dir="0" index="1" bw="18" slack="0"/>
<pin id="965" dir="0" index="2" bw="44" slack="0"/>
<pin id="966" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln616/9 zext_ln616_2/11 add_ln616_1/11 "/>
</bind>
</comp>

<comp id="973" class="1005" name="es_sign_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="11"/>
<pin id="975" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="es_sign "/>
</bind>
</comp>

<comp id="980" class="1005" name="es_exp_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="1"/>
<pin id="982" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="es_exp "/>
</bind>
</comp>

<comp id="988" class="1005" name="icmp_ln18_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="1"/>
<pin id="990" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="993" class="1005" name="icmp_ln18_2_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="1"/>
<pin id="995" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln18_2 "/>
</bind>
</comp>

<comp id="998" class="1005" name="e_frac_2_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="25" slack="1"/>
<pin id="1000" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="e_frac_2 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="m_exp_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="9" slack="1"/>
<pin id="1005" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m_exp "/>
</bind>
</comp>

<comp id="1009" class="1005" name="trunc_ln306_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="1"/>
<pin id="1011" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln306 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="y_is_0_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="10"/>
<pin id="1017" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="y_is_0 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="y_is_inf_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="10"/>
<pin id="1022" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="y_is_inf "/>
</bind>
</comp>

<comp id="1027" class="1005" name="or_ln378_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="10"/>
<pin id="1029" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="or_ln378 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="m_frac_l_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="63" slack="1"/>
<pin id="1035" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l "/>
</bind>
</comp>

<comp id="1039" class="1005" name="tmp_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="1"/>
<pin id="1041" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1047" class="1005" name="sub_ln545_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="1"/>
<pin id="1049" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln545 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="tmp_1_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="1"/>
<pin id="1055" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp_8_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="10"/>
<pin id="1061" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="sext_ln545_1_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln545_1 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="m_fix_l_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="66" slack="1"/>
<pin id="1071" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l "/>
</bind>
</comp>

<comp id="1075" class="1005" name="m_fix_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="27" slack="5"/>
<pin id="1077" dir="1" index="1" bw="27" slack="5"/>
</pin_list>
<bind>
<opset="m_fix "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_2_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="2"/>
<pin id="1082" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="sext_ln563_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="25" slack="1"/>
<pin id="1087" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln563 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="icmp_ln628_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="9"/>
<pin id="1092" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln628 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="icmp_ln628_1_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="8"/>
<pin id="1097" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln628_1 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="sext_ln563_1_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="25" slack="1"/>
<pin id="1102" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln563_1 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="r_exp_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="10" slack="1"/>
<pin id="1107" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_exp "/>
</bind>
</comp>

<comp id="1112" class="1005" name="m_fix_a_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="27" slack="1"/>
<pin id="1114" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_a "/>
</bind>
</comp>

<comp id="1117" class="1005" name="m_diff_lo_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="18" slack="1"/>
<pin id="1119" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="m_diff_lo "/>
</bind>
</comp>

<comp id="1122" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="9" slack="1"/>
<pin id="1124" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="1127" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="5" slack="1"/>
<pin id="1129" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="1132" class="1005" name="exp_Z1_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="27" slack="2"/>
<pin id="1134" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="exp_Z1 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="zext_ln616_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="36" slack="1"/>
<pin id="1139" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln616 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="zext_ln616_1_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="36" slack="1"/>
<pin id="1144" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln616_1 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="shl_ln1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="44" slack="1"/>
<pin id="1149" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="r_exp_1_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="10" slack="1"/>
<pin id="1154" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="174"><net_src comp="6" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="94" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="94" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="80" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="170" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="212" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="212" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="232" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="232" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="216" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="256" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="292" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="287" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="30" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="32" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="277" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="34" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="333" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="207" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="44" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="354" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="370" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="354" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="370" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="374" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="380" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="386" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="408"><net_src comp="354" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="418"><net_src comp="410" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="354" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="354" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="419" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="423" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="429" pin="2"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="435" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="448"><net_src comp="404" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="452"><net_src comp="442" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="46" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="442" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="48" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="50" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="473"><net_src comp="52" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="442" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="54" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="476"><net_src comp="56" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="482"><net_src comp="58" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="453" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="56" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="467" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="60" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="62" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="512"><net_src comp="505" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="505" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="508" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="513" pin="2"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="502" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="518" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="64" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="66" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="541"><net_src comp="531" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="68" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="70" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="550"><net_src comp="72" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="556"><net_src comp="74" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="72" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="565"><net_src comp="558" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="76" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="542" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="78" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="561" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="567" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="542" pin="4"/><net_sink comp="573" pin=2"/></net>

<net id="586"><net_src comp="551" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="573" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="542" pin="4"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="589" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="80" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="82" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="202" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="84" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="86" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="621"><net_src comp="88" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="611" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="90" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="92" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="628"><net_src comp="611" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="615" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="637"><net_src comp="176" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="96" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="611" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="98" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="100" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="651"><net_src comp="638" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="656"><net_src comp="189" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="663"><net_src comp="196" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="657" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="676"><net_src comp="102" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="104" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="90" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="686"><net_src comp="106" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="183" pin="3"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="84" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="92" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="693"><net_src comp="680" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="670" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="690" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="694" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="108" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="110" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="706" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="112" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="114" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="124" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="730"><net_src comp="126" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="735"><net_src comp="20" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="745"><net_src comp="128" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="130" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="752"><net_src comp="740" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="763"><net_src comp="132" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="747" pin="3"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="40" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="84" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="771"><net_src comp="757" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="134" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="753" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="767" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="136" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="785"><net_src comp="138" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="792"><net_src comp="140" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="142" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="794"><net_src comp="144" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="801"><net_src comp="140" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="146" pin="0"/><net_sink comp="795" pin=2"/></net>

<net id="803"><net_src comp="148" pin="0"/><net_sink comp="795" pin=3"/></net>

<net id="809"><net_src comp="740" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="786" pin="4"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="795" pin="4"/><net_sink comp="804" pin=2"/></net>

<net id="815"><net_src comp="747" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="36" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="827"><net_src comp="150" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="816" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="804" pin="3"/><net_sink comp="822" pin=2"/></net>

<net id="833"><net_src comp="822" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="20" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="731" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="838" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="843" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="858"><net_src comp="20" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="863"><net_src comp="854" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="868"><net_src comp="736" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="20" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="838" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="870" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="859" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="876" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="773" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="773" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="20" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="747" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="152" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="894" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="888" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="900" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="876" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="919"><net_src comp="154" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="849" pin="2"/><net_sink comp="912" pin=2"/></net>

<net id="921"><net_src comp="882" pin="2"/><net_sink comp="912" pin=3"/></net>

<net id="922"><net_src comp="906" pin="2"/><net_sink comp="912" pin=4"/></net>

<net id="938"><net_src comp="156" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="939"><net_src comp="158" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="940"><net_src comp="724" pin="3"/><net_sink comp="923" pin=2"/></net>

<net id="941"><net_src comp="160" pin="0"/><net_sink comp="923" pin=3"/></net>

<net id="942"><net_src comp="138" pin="0"/><net_sink comp="923" pin=4"/></net>

<net id="943"><net_src comp="162" pin="0"/><net_sink comp="923" pin=5"/></net>

<net id="944"><net_src comp="779" pin="3"/><net_sink comp="923" pin=6"/></net>

<net id="945"><net_src comp="164" pin="0"/><net_sink comp="923" pin=7"/></net>

<net id="946"><net_src comp="834" pin="1"/><net_sink comp="923" pin=8"/></net>

<net id="947"><net_src comp="166" pin="0"/><net_sink comp="923" pin=9"/></net>

<net id="948"><net_src comp="136" pin="0"/><net_sink comp="923" pin=10"/></net>

<net id="949"><net_src comp="168" pin="0"/><net_sink comp="923" pin=11"/></net>

<net id="950"><net_src comp="912" pin="5"/><net_sink comp="923" pin=12"/></net>

<net id="956"><net_src comp="485" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="60" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="538" pin="1"/><net_sink comp="951" pin=2"/></net>

<net id="959"><net_src comp="951" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="960"><net_src comp="951" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="961"><net_src comp="951" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="967"><net_src comp="690" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="694" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="711" pin="3"/><net_sink comp="962" pin=2"/></net>

<net id="970"><net_src comp="962" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="971"><net_src comp="962" pin="3"/><net_sink comp="786" pin=1"/></net>

<net id="972"><net_src comp="962" pin="3"/><net_sink comp="795" pin=1"/></net>

<net id="976"><net_src comp="216" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="979"><net_src comp="973" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="983"><net_src comp="224" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="986"><net_src comp="980" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="987"><net_src comp="980" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="991"><net_src comp="236" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="996"><net_src comp="242" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1001"><net_src comp="266" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1006"><net_src comp="277" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1012"><net_src comp="283" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1018"><net_src comp="287" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1023"><net_src comp="297" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1026"><net_src comp="1020" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1030"><net_src comp="307" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1036"><net_src comp="207" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1042"><net_src comp="325" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1045"><net_src comp="1039" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1046"><net_src comp="1039" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1050"><net_src comp="333" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1056"><net_src comp="338" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1062"><net_src comp="346" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1067"><net_src comp="366" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1072"><net_src comp="394" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1078"><net_src comp="457" pin="4"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1083"><net_src comp="477" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1088"><net_src comp="485" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1093"><net_src comp="497" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1098"><net_src comp="525" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1103"><net_src comp="538" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1108"><net_src comp="581" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1111"><net_src comp="1105" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1115"><net_src comp="601" pin="4"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="1120"><net_src comp="625" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1125"><net_src comp="176" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1130"><net_src comp="189" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1135"><net_src comp="183" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1140"><net_src comp="690" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1145"><net_src comp="694" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1150"><net_src comp="711" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1155"><net_src comp="719" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="747" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pow_generic<float> : exp | {1 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {8 9 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {8 9 }
  - Chain level:
	State 1
		es_sign : 1
		es_exp : 1
		es_sig : 1
		icmp_ln18_1 : 2
		icmp_ln18_2 : 2
		e_frac : 2
		zext_ln532 : 3
		e_frac_1 : 4
		e_frac_2 : 5
	State 2
		m_exp : 1
		trunc_ln306 : 2
		y_is_inf : 1
		y_is_NaN : 1
		or_ln378 : 1
		muxLogicI0_to_m_frac_l : 1
		m_frac_l : 1
		tmp : 2
		tmp_1 : 1
		tmp_8 : 2
	State 3
		select_ln545 : 1
		sext_ln545_1 : 2
		zext_ln545 : 3
		ashr_ln545 : 4
		shl_ln545 : 4
		trunc_ln545 : 5
		trunc_ln545_1 : 5
		m_fix_l : 6
		shl_ln552 : 1
		sext_ln553 : 1
		zext_ln553 : 2
		shl_ln553 : 3
		ashr_ln553 : 3
		select_ln553_1 : 4
		select_ln553_2 : 5
		trunc_ln553 : 6
		zext_ln549 : 7
		m_fix : 6
		m_fix_hi : 6
		tmp_2 : 8
		sext_ln563 : 7
		muxLogicI0_to_mul_ln563 : 8
		mul_ln563 : 8
	State 4
		shl_ln546 : 1
		ashr_ln546 : 1
		m_fix_back : 2
		icmp_ln628_1 : 3
	State 5
		sext_ln563_1 : 1
		add_ln563 : 2
	State 6
		trunc_ln : 1
		tmp_5 : 1
		trunc_ln563 : 1
		icmp_ln563 : 2
		add_ln563_1 : 2
		select_ln563 : 3
		r_exp : 4
	State 7
		muxLogicI0_to_mul_ln568 : 1
		mul_ln568 : 1
		m_fix_a : 2
	State 8
		m_diff_hi : 1
		m_diff_lo : 1
		zext_ln611 : 2
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr : 3
		muxLogicRAMAddr_to_exp_Z1 : 4
		exp_Z1 : 4
		Z2_ind : 1
		zext_ln159 : 2
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr : 3
		muxLogicRAMAddr_to_f_Z2 : 4
		f_Z2 : 4
	State 9
		zext_ln160_1 : 1
		add_ln160 : 2
		exp_Z1P_m_1 : 3
		exp_Z1_hi : 1
		zext_ln616 : 2
		zext_ln616_1 : 4
		muxLogicI0_to_mul_ln616 : 3
		muxLogicI1_to_mul_ln616 : 5
		mul_ln616 : 5
	State 10
	State 11
		shl_ln1 : 1
		zext_ln616_2 : 1
		add_ln616_1 : 2
	State 12
		tmp_6 : 1
		r_exp_2 : 2
		tmp_7 : 3
		icmp_ln628_2 : 4
		or_ln628 : 5
		tmp_3 : 1
		tmp_4 : 1
		out_sig : 2
		trunc_ln657 : 3
		out_exp : 4
		t : 5
		zext_ln313 : 6
		bitcast_ln327 : 7
		and_ln628_1 : 5
		xor_ln628 : 5
		icmp_ln645 : 3
		and_ln645 : 5
		and_ln645_1 : 5
		sel_tmp : 5
		UnifiedRetVal : 6
		ret_ln661 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         shl_ln545_fu_380         |    0    |    0    |   178   |
|    shl   |         shl_ln552_fu_404         |    0    |    0    |   178   |
|          |         shl_ln553_fu_423         |    0    |    0    |   178   |
|          |         shl_ln546_fu_508         |    0    |    0    |   188   |
|----------|----------------------------------|---------|---------|---------|
|          |         ashr_ln545_fu_374        |    0    |    0    |   178   |
|   ashr   |         ashr_ln553_fu_429        |    0    |    0    |   178   |
|          |         ashr_ln546_fu_513        |    0    |    0    |   188   |
|----------|----------------------------------|---------|---------|---------|
|          |          e_frac_2_fu_266         |    0    |    0    |    23   |
|          |        select_ln545_fu_360       |    0    |    0    |    9    |
|          |          m_fix_l_fu_394          |    0    |    0    |    65   |
|          |        select_ln553_fu_410       |    0    |    0    |    8    |
|          |       select_ln553_1_fu_435      |    0    |    0    |    66   |
|          |       select_ln553_2_fu_442      |    0    |    0    |    66   |
|  select  |         m_fix_back_fu_518        |    0    |    0    |    65   |
|          |        select_ln563_fu_573       |    0    |    0    |    10   |
|          |           r_exp_fu_581           |    0    |    0    |    10   |
|          |        select_ln378_fu_724       |    0    |    0    |    29   |
|          |          r_exp_2_fu_747          |    0    |    0    |    10   |
|          |        select_ln629_fu_779       |    0    |    0    |    29   |
|          |          out_sig_fu_804          |    0    |    0    |    21   |
|----------|----------------------------------|---------|---------|---------|
|          |           m_exp_fu_277           |    0    |    0    |    8    |
|          |        add_ln563_1_fu_567        |    0    |    0    |    10   |
|    add   |         add_ln160_fu_664         |    0    |    0    |    18   |
|          |         add_ln616_fu_706         |    0    |    0    |    27   |
|          |          r_exp_1_fu_719          |    0    |    0    |    10   |
|          |          out_exp_fu_816          |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |        icmp_ln18_1_fu_236        |    0    |    0    |    9    |
|          |        icmp_ln18_2_fu_242        |    0    |    0    |    9    |
|          |           y_is_0_fu_287          |    0    |    0    |    3    |
|          |         icmp_ln18_fu_292         |    0    |    0    |    3    |
|   icmp   |         icmp_ln628_fu_497        |    0    |    0    |    5    |
|          |        icmp_ln628_1_fu_525       |    0    |    0    |    33   |
|          |         icmp_ln563_fu_561        |    0    |    0    |    6    |
|          |        icmp_ln628_2_fu_767       |    0    |    0    |    3    |
|          |         icmp_ln645_fu_894        |    0    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|
| sparsemux|       UnifiedRetVal_fu_923       |    0    |    0    |    65   |
|----------|----------------------------------|---------|---------|---------|
|          |          e_frac_1_fu_260         |    0    |    0    |    24   |
|    sub   |         sub_ln545_fu_333         |    0    |    0    |    8    |
|          |         sub_ln574_fu_611         |    0    |    0    |    27   |
|----------|----------------------------------|---------|---------|---------|
|          |          y_is_inf_fu_297         |    0    |    0    |    2    |
|          |          y_is_NaN_fu_302         |    0    |    0    |    2    |
|          |         and_ln438_fu_736         |    0    |    0    |    2    |
|          |         and_ln628_fu_753         |    0    |    0    |    2    |
|          |         and_ln431_fu_843         |    0    |    0    |    2    |
|    and   |        and_ln431_1_fu_849        |    0    |    0    |    2    |
|          |        and_ln438_1_fu_870        |    0    |    0    |    2    |
|          |        and_ln438_2_fu_876        |    0    |    0    |    2    |
|          |        and_ln628_1_fu_882        |    0    |    0    |    2    |
|          |         and_ln645_fu_900         |    0    |    0    |    2    |
|          |        and_ln645_1_fu_906        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln413_fu_731         |    0    |    0    |    2    |
|          |         xor_ln378_fu_838         |    0    |    0    |    2    |
|    xor   |         xor_ln431_fu_854         |    0    |    0    |    2    |
|          |         xor_ln438_fu_864         |    0    |    0    |    2    |
|          |         xor_ln628_fu_888         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln378_fu_307         |    0    |    0    |    2    |
|    or    |          or_ln628_fu_773         |    0    |    0    |    2    |
|          |          or_ln431_fu_859         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln568_fu_202         |    2    |    0    |    0    |
|          |          m_frac_l_fu_207         |    2    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_951            |    1    |    0    |    0    |
|          |            grp_fu_962            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   |       exp_read_read_fu_170       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          es_sign_fu_216          |    0    |    0    |    0    |
|          |            tmp_fu_325            |    0    |    0    |    0    |
|          |           tmp_1_fu_338           |    0    |    0    |    0    |
| bitselect|           tmp_8_fu_346           |    0    |    0    |    0    |
|          |           tmp_2_fu_477           |    0    |    0    |    0    |
|          |           tmp_5_fu_551           |    0    |    0    |    0    |
|          |           tmp_6_fu_740           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           es_exp_fu_224          |    0    |    0    |    0    |
|          |           m_fix_fu_457           |    0    |    0    |    0    |
|          |          m_fix_hi_fu_467         |    0    |    0    |    0    |
|          |          trunc_ln_fu_542         |    0    |    0    |    0    |
|          |          m_fix_a_fu_601          |    0    |    0    |    0    |
|partselect|         m_diff_hi_fu_615         |    0    |    0    |    0    |
|          |           Z2_ind_fu_638          |    0    |    0    |    0    |
|          |        exp_Z1P_m_1_fu_670        |    0    |    0    |    0    |
|          |         exp_Z1_hi_fu_680         |    0    |    0    |    0    |
|          |           tmp_7_fu_757           |    0    |    0    |    0    |
|          |           tmp_3_fu_786           |    0    |    0    |    0    |
|          |           tmp_4_fu_795           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           es_sig_fu_232          |    0    |    0    |    0    |
|          |        trunc_ln306_fu_283        |    0    |    0    |    0    |
|          |        trunc_ln545_fu_386        |    0    |    0    |    0    |
|   trunc  |       trunc_ln545_1_fu_390       |    0    |    0    |    0    |
|          |        trunc_ln553_fu_449        |    0    |    0    |    0    |
|          |        trunc_ln563_fu_558        |    0    |    0    |    0    |
|          |         m_diff_lo_fu_625         |    0    |    0    |    0    |
|          |        trunc_ln657_fu_812        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           e_frac_fu_248          |    0    |    0    |    0    |
|          |           shl_ln_fu_531          |    0    |    0    |    0    |
|bitconcatenate|          shl_ln1_fu_711          |    0    |    0    |    0    |
|          |             t_fu_822             |    0    |    0    |    0    |
|          |          sel_tmp_fu_912          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln532_fu_256        |    0    |    0    |    0    |
|          |         zext_ln317_fu_274        |    0    |    0    |    0    |
|          |         zext_ln545_fu_370        |    0    |    0    |    0    |
|          |         zext_ln552_fu_401        |    0    |    0    |    0    |
|          |         zext_ln553_fu_419        |    0    |    0    |    0    |
|          |         zext_ln549_fu_453        |    0    |    0    |    0    |
|   zext   |         zext_ln546_fu_505        |    0    |    0    |    0    |
|          |         zext_ln611_fu_629        |    0    |    0    |    0    |
|          |         zext_ln159_fu_648        |    0    |    0    |    0    |
|          |         zext_ln160_fu_657        |    0    |    0    |    0    |
|          |        zext_ln160_1_fu_660       |    0    |    0    |    0    |
|          |         zext_ln616_fu_690        |    0    |    0    |    0    |
|          |        zext_ln616_1_fu_694       |    0    |    0    |    0    |
|          |         zext_ln313_fu_830        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sext_ln539_fu_313        |    0    |    0    |    0    |
|          |        sext_ln539_1_fu_354       |    0    |    0    |    0    |
|          |         sext_ln545_fu_357        |    0    |    0    |    0    |
|          |        sext_ln545_1_fu_366       |    0    |    0    |    0    |
|   sext   |         sext_ln553_fu_415        |    0    |    0    |    0    |
|          |         sext_ln563_fu_485        |    0    |    0    |    0    |
|          |        sext_ln539_2_fu_502       |    0    |    0    |    0    |
|          |        sext_ln563_1_fu_538       |    0    |    0    |    0    |
|          |         sext_ln568_fu_589        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |   muxLogicI0_to_m_frac_l_fu_317  |    0    |    0    |    0    |
|          |   muxLogicI1_to_m_frac_l_fu_321  |    0    |    0    |    0    |
|          |  muxLogicI0_to_mul_ln563_fu_489  |    0    |    0    |    0    |
|          |  muxLogicI1_to_mul_ln563_fu_493  |    0    |    0    |    0    |
| muxlogic |  muxLogicI0_to_mul_ln568_fu_593  |    0    |    0    |    0    |
|          |  muxLogicI1_to_mul_ln568_fu_597  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_exp_Z1_fu_634 |    0    |    0    |    0    |
|          |  muxLogicRAMAddr_to_f_Z2_fu_653  |    0    |    0    |    0    |
|          |  muxLogicI0_to_mul_ln616_fu_698  |    0    |    0    |    0    |
|          |  muxLogicI1_to_mul_ln616_fu_702  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    6    |    0    |   1997  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------------------+--------+
|                                                                         |   FF   |
+-------------------------------------------------------------------------+--------+
|                             e_frac_2_reg_998                            |   25   |
|                              es_exp_reg_980                             |    8   |
|                             es_sign_reg_973                             |    1   |
|                             exp_Z1_reg_1132                             |   27   |
|                           icmp_ln18_1_reg_988                           |    1   |
|                           icmp_ln18_2_reg_993                           |    1   |
|                          icmp_ln628_1_reg_1095                          |    1   |
|                           icmp_ln628_reg_1090                           |    1   |
|                            m_diff_lo_reg_1117                           |   18   |
|                              m_exp_reg_1003                             |    9   |
|                             m_fix_a_reg_1112                            |   27   |
|                             m_fix_l_reg_1069                            |   66   |
|                              m_fix_reg_1075                             |   27   |
|                            m_frac_l_reg_1033                            |   63   |
|                            or_ln378_reg_1027                            |    1   |
|pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_1122|    9   |
| pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_1127 |    5   |
|                             r_exp_1_reg_1152                            |   10   |
|                              r_exp_reg_1105                             |   10   |
|                          sext_ln545_1_reg_1064                          |   32   |
|                          sext_ln563_1_reg_1100                          |   25   |
|                           sext_ln563_reg_1085                           |   25   |
|                             shl_ln1_reg_1147                            |   44   |
|                            sub_ln545_reg_1047                           |    8   |
|                              tmp_1_reg_1053                             |    1   |
|                              tmp_2_reg_1080                             |    1   |
|                              tmp_8_reg_1059                             |    1   |
|                               tmp_reg_1039                              |    1   |
|                           trunc_ln306_reg_1009                          |    8   |
|                             y_is_0_reg_1015                             |    1   |
|                            y_is_inf_reg_1020                            |    1   |
|                          zext_ln616_1_reg_1142                          |   36   |
|                           zext_ln616_reg_1137                           |   36   |
+-------------------------------------------------------------------------+--------+
|                                  Total                                  |   530  |
+-------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_183 |  p0  |   2  |   9  |   18   ||    0    ||    16   |
| grp_access_fu_196 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
|     grp_fu_951    |  p0  |   2  |  13  |   26   ||    0    ||    16   |
|     grp_fu_951    |  p1  |   2  |  12  |   24   ||    0    ||    16   |
|     grp_fu_962    |  p0  |   3  |  18  |   54   ||    0    ||    32   |
|     grp_fu_962    |  p1  |   2  |  18  |   36   ||    0    ||    32   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   168  ||  2.397  ||    0    ||   120   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |  1997  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   120  |
|  Register |    -   |    -   |   530  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    2   |   530  |  2117  |
+-----------+--------+--------+--------+--------+
