

================================================================
== Vivado HLS Report for 'parallel_012'
================================================================
* Date:           Wed Jul 15 22:34:22 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dotprod
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.751 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37| 0.398 us | 0.398 us |   37|   37|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       35|       35|         5|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     16|       -|      -|    -|
|Expression       |        -|      -|       0|    277|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        0|      -|     763|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|     763|    398|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |n4000_maxNodes_10bkb_U381  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U382  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U383  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U384  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U386  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U387  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U388  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10bkb_U389  |n4000_maxNodes_10bkb  |    i0 * i1   |
    |n4000_maxNodes_10cud_U385  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U390  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U391  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U392  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U393  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U394  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U395  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    |n4000_maxNodes_10cud_U396  |n4000_maxNodes_10cud  | i0 + i1 * i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln74_45_fu_703_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln74_48_fu_707_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln74_49_fu_725_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln74_52_fu_711_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln74_55_fu_715_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln74_56_fu_719_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln74_fu_729_p2       |     +    |      0|  0|  32|          32|          32|
    |i_fu_559_p2              |     +    |      0|  0|  15|           6|           1|
    |icmp_ln36_fu_553_p2      |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 277|         240|         236|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_0_reg_542              |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   10|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln74_45_reg_1171      |  32|   0|   32|          0|
    |add_ln74_48_reg_1176      |  32|   0|   32|          0|
    |add_ln74_53_reg_1161      |  32|   0|   32|          0|
    |add_ln74_54_reg_1166      |  32|   0|   32|          0|
    |add_ln74_56_reg_1181      |  32|   0|   32|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |i_0_reg_542               |   6|   0|    6|          0|
    |lshr_ln_reg_916           |   5|   0|    5|          0|
    |temp_l83_i14_w1_reg_1071  |  32|   0|   32|          0|
    |temp_l83_i15_w1_reg_1076  |  32|   0|   32|          0|
    |temp_l83_i17_w1_reg_951   |  32|   0|   32|          0|
    |temp_l83_i19_w1_reg_966   |  32|   0|   32|          0|
    |temp_l83_i22_w1_reg_1111  |  32|   0|   32|          0|
    |temp_l83_i24_w1_reg_1126  |  32|   0|   32|          0|
    |temp_l83_i26_w1_reg_1141  |  32|   0|   32|          0|
    |temp_l83_i27_w1_reg_1146  |  32|   0|   32|          0|
    |trunc_ln74_reg_912        |   1|   0|    1|          0|
    |x11_load_reg_1131         |  16|   0|   16|          0|
    |x14_load_reg_1151         |  16|   0|   16|          0|
    |x2_load_reg_1081          |  16|   0|   16|          0|
    |x4_load_reg_1091          |  16|   0|   16|          0|
    |x7_load_reg_1101          |  16|   0|   16|          0|
    |x9_load_reg_1116          |  16|   0|   16|          0|
    |y17_load_reg_1086         |  16|   0|   16|          0|
    |y19_load_reg_1096         |  16|   0|   16|          0|
    |y22_load_reg_1106         |  16|   0|   16|          0|
    |y24_load_reg_1121         |  16|   0|   16|          0|
    |y26_load_reg_1136         |  16|   0|   16|          0|
    |y29_load_reg_1156         |  16|   0|   16|          0|
    |zext_ln40_reg_860         |   6|   0|   64|         58|
    |lshr_ln_reg_916           |  64|  32|    5|          0|
    |trunc_ln74_reg_912        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 763|  64|  699|         58|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | parallel_012 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | parallel_012 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | parallel_012 | return value |
|ap_done               | out |    1| ap_ctrl_hs | parallel_012 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | parallel_012 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | parallel_012 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | parallel_012 | return value |
|x_address0            | out |    5|  ap_memory |       x      |     array    |
|x_ce0                 | out |    1|  ap_memory |       x      |     array    |
|x_q0                  |  in |   16|  ap_memory |       x      |     array    |
|x1_address0           | out |    5|  ap_memory |      x1      |     array    |
|x1_ce0                | out |    1|  ap_memory |      x1      |     array    |
|x1_q0                 |  in |   16|  ap_memory |      x1      |     array    |
|x2_address0           | out |    5|  ap_memory |      x2      |     array    |
|x2_ce0                | out |    1|  ap_memory |      x2      |     array    |
|x2_q0                 |  in |   16|  ap_memory |      x2      |     array    |
|x3_address0           | out |    5|  ap_memory |      x3      |     array    |
|x3_ce0                | out |    1|  ap_memory |      x3      |     array    |
|x3_q0                 |  in |   16|  ap_memory |      x3      |     array    |
|x4_address0           | out |    5|  ap_memory |      x4      |     array    |
|x4_ce0                | out |    1|  ap_memory |      x4      |     array    |
|x4_q0                 |  in |   16|  ap_memory |      x4      |     array    |
|x5_address0           | out |    5|  ap_memory |      x5      |     array    |
|x5_ce0                | out |    1|  ap_memory |      x5      |     array    |
|x5_q0                 |  in |   16|  ap_memory |      x5      |     array    |
|x6_address0           | out |    5|  ap_memory |      x6      |     array    |
|x6_ce0                | out |    1|  ap_memory |      x6      |     array    |
|x6_q0                 |  in |   16|  ap_memory |      x6      |     array    |
|x7_address0           | out |    5|  ap_memory |      x7      |     array    |
|x7_ce0                | out |    1|  ap_memory |      x7      |     array    |
|x7_q0                 |  in |   16|  ap_memory |      x7      |     array    |
|x8_address0           | out |    5|  ap_memory |      x8      |     array    |
|x8_ce0                | out |    1|  ap_memory |      x8      |     array    |
|x8_q0                 |  in |   16|  ap_memory |      x8      |     array    |
|x9_address0           | out |    5|  ap_memory |      x9      |     array    |
|x9_ce0                | out |    1|  ap_memory |      x9      |     array    |
|x9_q0                 |  in |   16|  ap_memory |      x9      |     array    |
|x10_address0          | out |    5|  ap_memory |      x10     |     array    |
|x10_ce0               | out |    1|  ap_memory |      x10     |     array    |
|x10_q0                |  in |   16|  ap_memory |      x10     |     array    |
|x11_address0          | out |    5|  ap_memory |      x11     |     array    |
|x11_ce0               | out |    1|  ap_memory |      x11     |     array    |
|x11_q0                |  in |   16|  ap_memory |      x11     |     array    |
|x12_address0          | out |    5|  ap_memory |      x12     |     array    |
|x12_ce0               | out |    1|  ap_memory |      x12     |     array    |
|x12_q0                |  in |   16|  ap_memory |      x12     |     array    |
|x13_address0          | out |    5|  ap_memory |      x13     |     array    |
|x13_ce0               | out |    1|  ap_memory |      x13     |     array    |
|x13_q0                |  in |   16|  ap_memory |      x13     |     array    |
|x14_address0          | out |    5|  ap_memory |      x14     |     array    |
|x14_ce0               | out |    1|  ap_memory |      x14     |     array    |
|x14_q0                |  in |   16|  ap_memory |      x14     |     array    |
|x15_address0          | out |    5|  ap_memory |      x15     |     array    |
|x15_ce0               | out |    1|  ap_memory |      x15     |     array    |
|x15_q0                |  in |   16|  ap_memory |      x15     |     array    |
|y_address0            | out |    5|  ap_memory |       y      |     array    |
|y_ce0                 | out |    1|  ap_memory |       y      |     array    |
|y_q0                  |  in |   16|  ap_memory |       y      |     array    |
|y16_address0          | out |    5|  ap_memory |      y16     |     array    |
|y16_ce0               | out |    1|  ap_memory |      y16     |     array    |
|y16_q0                |  in |   16|  ap_memory |      y16     |     array    |
|y17_address0          | out |    5|  ap_memory |      y17     |     array    |
|y17_ce0               | out |    1|  ap_memory |      y17     |     array    |
|y17_q0                |  in |   16|  ap_memory |      y17     |     array    |
|y18_address0          | out |    5|  ap_memory |      y18     |     array    |
|y18_ce0               | out |    1|  ap_memory |      y18     |     array    |
|y18_q0                |  in |   16|  ap_memory |      y18     |     array    |
|y19_address0          | out |    5|  ap_memory |      y19     |     array    |
|y19_ce0               | out |    1|  ap_memory |      y19     |     array    |
|y19_q0                |  in |   16|  ap_memory |      y19     |     array    |
|y20_address0          | out |    5|  ap_memory |      y20     |     array    |
|y20_ce0               | out |    1|  ap_memory |      y20     |     array    |
|y20_q0                |  in |   16|  ap_memory |      y20     |     array    |
|y21_address0          | out |    5|  ap_memory |      y21     |     array    |
|y21_ce0               | out |    1|  ap_memory |      y21     |     array    |
|y21_q0                |  in |   16|  ap_memory |      y21     |     array    |
|y22_address0          | out |    5|  ap_memory |      y22     |     array    |
|y22_ce0               | out |    1|  ap_memory |      y22     |     array    |
|y22_q0                |  in |   16|  ap_memory |      y22     |     array    |
|y23_address0          | out |    5|  ap_memory |      y23     |     array    |
|y23_ce0               | out |    1|  ap_memory |      y23     |     array    |
|y23_q0                |  in |   16|  ap_memory |      y23     |     array    |
|y24_address0          | out |    5|  ap_memory |      y24     |     array    |
|y24_ce0               | out |    1|  ap_memory |      y24     |     array    |
|y24_q0                |  in |   16|  ap_memory |      y24     |     array    |
|y25_address0          | out |    5|  ap_memory |      y25     |     array    |
|y25_ce0               | out |    1|  ap_memory |      y25     |     array    |
|y25_q0                |  in |   16|  ap_memory |      y25     |     array    |
|y26_address0          | out |    5|  ap_memory |      y26     |     array    |
|y26_ce0               | out |    1|  ap_memory |      y26     |     array    |
|y26_q0                |  in |   16|  ap_memory |      y26     |     array    |
|y27_address0          | out |    5|  ap_memory |      y27     |     array    |
|y27_ce0               | out |    1|  ap_memory |      y27     |     array    |
|y27_q0                |  in |   16|  ap_memory |      y27     |     array    |
|y28_address0          | out |    5|  ap_memory |      y28     |     array    |
|y28_ce0               | out |    1|  ap_memory |      y28     |     array    |
|y28_q0                |  in |   16|  ap_memory |      y28     |     array    |
|y29_address0          | out |    5|  ap_memory |      y29     |     array    |
|y29_ce0               | out |    1|  ap_memory |      y29     |     array    |
|y29_q0                |  in |   16|  ap_memory |      y29     |     array    |
|y30_address0          | out |    5|  ap_memory |      y30     |     array    |
|y30_ce0               | out |    1|  ap_memory |      y30     |     array    |
|y30_q0                |  in |   16|  ap_memory |      y30     |     array    |
|sum_array_address0    | out |    4|  ap_memory |   sum_array  |     array    |
|sum_array_ce0         | out |    1|  ap_memory |   sum_array  |     array    |
|sum_array_we0         | out |    1|  ap_memory |   sum_array  |     array    |
|sum_array_d0          | out |   32|  ap_memory |   sum_array  |     array    |
|sum_array31_address0  | out |    4|  ap_memory |  sum_array31 |     array    |
|sum_array31_ce0       | out |    1|  ap_memory |  sum_array31 |     array    |
|sum_array31_we0       | out |    1|  ap_memory |  sum_array31 |     array    |
|sum_array31_d0        | out |   32|  ap_memory |  sum_array31 |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

