# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab_1.srcs/sim_1/new/aluTB.vhd" \

# Do not sort compile order
nosort
