# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_week2_final_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020 {C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:59 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020" C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:12:59 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020 {C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:59 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020" C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 21:12:59 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020 {C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:59 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020" C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:12:59 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020 {C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:59 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020" C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:12:59 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020 {C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:59 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020" C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:13:00 on Oct 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final {C:/intelFPGA_lite/18.0/lab6_week2_final/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:00 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final" C:/intelFPGA_lite/18.0/lab6_week2_final/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:13:00 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final {C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:00 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final" C:/intelFPGA_lite/18.0/lab6_week2_final/tri_state.sv 
# -- Compiling module tri_state
# -- Compiling module mux4to1_tri
# 
# Top level modules:
# 	tri_state
# End time: 21:13:00 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final {C:/intelFPGA_lite/18.0/lab6_week2_final/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:00 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final" C:/intelFPGA_lite/18.0/lab6_week2_final/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 21:13:01 on Oct 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final {C:/intelFPGA_lite/18.0/lab6_week2_final/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:01 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final" C:/intelFPGA_lite/18.0/lab6_week2_final/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 21:13:01 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final {C:/intelFPGA_lite/18.0/lab6_week2_final/mux2to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:01 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final" C:/intelFPGA_lite/18.0/lab6_week2_final/mux2to1.sv 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 21:13:01 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final {C:/intelFPGA_lite/18.0/lab6_week2_final/mux4to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:01 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final" C:/intelFPGA_lite/18.0/lab6_week2_final/mux4to1.sv 
# -- Compiling module mux4to1
# 
# Top level modules:
# 	mux4to1
# End time: 21:13:01 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final {C:/intelFPGA_lite/18.0/lab6_week2_final/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:01 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final" C:/intelFPGA_lite/18.0/lab6_week2_final/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:13:01 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final {C:/intelFPGA_lite/18.0/lab6_week2_final/ben_element.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final" C:/intelFPGA_lite/18.0/lab6_week2_final/ben_element.sv 
# -- Compiling module ben_element
# 
# Top level modules:
# 	ben_element
# End time: 21:13:02 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020 {C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020" C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:13:02 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020 {C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020" C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:13:02 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final {C:/intelFPGA_lite/18.0/lab6_week2_final/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final" C:/intelFPGA_lite/18.0/lab6_week2_final/reg_file.sv 
# -- Compiling module regfile
# -- Compiling module mux2to1_3bits
# -- Compiling module mux8to1
# -- Compiling module decoder
# 
# Top level modules:
# 	regfile
# End time: 21:13:02 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020 {C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:02 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020" C:/intelFPGA_lite/18.0/lab6_week2_final/Lab6provided_fa2020/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 21:13:03 on Oct 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/lab6_week2_final {C:/intelFPGA_lite/18.0/lab6_week2_final/testbench_lab6.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:13:03 on Oct 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/lab6_week2_final" C:/intelFPGA_lite/18.0/lab6_week2_final/testbench_lab6.sv 
# -- Compiling module testbench_lab6
# 
# Top level modules:
# 	testbench_lab6
# End time: 21:13:03 on Oct 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_lab6
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_lab6 
# Start time: 21:13:03 on Oct 16,2020
# Loading sv_std.std
# Loading work.testbench_lab6
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.regfile
# Loading work.mux2to1_3bits
# Loading work.decoder
# Loading work.reg_16
# Loading work.mux8to1
# Loading work.mux2to1
# Loading work.ALU
# Loading work.mux4to1
# Loading work.tri_state
# Loading work.mux4to1_tri
# Loading work.ben_element
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# End time: 23:20:26 on Oct 16,2020, Elapsed time: 2:07:23
# Errors: 0, Warnings: 0
