
sixIAP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b824  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000858  0800ba10  0800ba10  0001ba10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c268  0800c268  0001c268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c270  0800c270  0001c270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c274  0800c274  0001c274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006fc  20000000  0800c278  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000a3d0  20000700  0800c974  00020700  2**5
                  ALLOC
  8 ._user_heap_stack 00000200  2000aad0  0800c974  0002aad0  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000206fc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00010c9a  00000000  00000000  00020725  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002ab2  00000000  00000000  000313bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c20  00000000  00000000  00033e78  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ac8  00000000  00000000  00034a98  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005cd2  00000000  00000000  00035560  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003668  00000000  00000000  0003b232  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003e89a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004548  00000000  00000000  0003e918  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000700 	.word	0x20000700
 8000204:	00000000 	.word	0x00000000
 8000208:	0800b9f4 	.word	0x0800b9f4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000704 	.word	0x20000704
 8000224:	0800b9f4 	.word	0x0800b9f4

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f092 0f00 	teq	r2, #0
 8000522:	bf14      	ite	ne
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e720      	b.n	800037c <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aedc 	beq.w	800032a <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6c1      	b.n	800032a <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b97a 	b.w	8000e64 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	468c      	mov	ip, r1
 8000b8e:	460e      	mov	r6, r1
 8000b90:	4604      	mov	r4, r0
 8000b92:	9d08      	ldr	r5, [sp, #32]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d150      	bne.n	8000c3a <__udivmoddi4+0xb2>
 8000b98:	428a      	cmp	r2, r1
 8000b9a:	4617      	mov	r7, r2
 8000b9c:	d96c      	bls.n	8000c78 <__udivmoddi4+0xf0>
 8000b9e:	fab2 fe82 	clz	lr, r2
 8000ba2:	f1be 0f00 	cmp.w	lr, #0
 8000ba6:	d00b      	beq.n	8000bc0 <__udivmoddi4+0x38>
 8000ba8:	f1ce 0c20 	rsb	ip, lr, #32
 8000bac:	fa01 f60e 	lsl.w	r6, r1, lr
 8000bb0:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bb4:	fa02 f70e 	lsl.w	r7, r2, lr
 8000bb8:	ea4c 0c06 	orr.w	ip, ip, r6
 8000bbc:	fa00 f40e 	lsl.w	r4, r0, lr
 8000bc0:	0c3a      	lsrs	r2, r7, #16
 8000bc2:	fbbc f9f2 	udiv	r9, ip, r2
 8000bc6:	b2bb      	uxth	r3, r7
 8000bc8:	fb02 cc19 	mls	ip, r2, r9, ip
 8000bcc:	fb09 fa03 	mul.w	sl, r9, r3
 8000bd0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000bd4:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000bd8:	45b2      	cmp	sl, r6
 8000bda:	d90a      	bls.n	8000bf2 <__udivmoddi4+0x6a>
 8000bdc:	19f6      	adds	r6, r6, r7
 8000bde:	f109 31ff 	add.w	r1, r9, #4294967295
 8000be2:	f080 8125 	bcs.w	8000e30 <__udivmoddi4+0x2a8>
 8000be6:	45b2      	cmp	sl, r6
 8000be8:	f240 8122 	bls.w	8000e30 <__udivmoddi4+0x2a8>
 8000bec:	f1a9 0902 	sub.w	r9, r9, #2
 8000bf0:	443e      	add	r6, r7
 8000bf2:	eba6 060a 	sub.w	r6, r6, sl
 8000bf6:	fbb6 f0f2 	udiv	r0, r6, r2
 8000bfa:	fb02 6610 	mls	r6, r2, r0, r6
 8000bfe:	fb00 f303 	mul.w	r3, r0, r3
 8000c02:	b2a4      	uxth	r4, r4
 8000c04:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000c08:	42a3      	cmp	r3, r4
 8000c0a:	d909      	bls.n	8000c20 <__udivmoddi4+0x98>
 8000c0c:	19e4      	adds	r4, r4, r7
 8000c0e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c12:	f080 810b 	bcs.w	8000e2c <__udivmoddi4+0x2a4>
 8000c16:	42a3      	cmp	r3, r4
 8000c18:	f240 8108 	bls.w	8000e2c <__udivmoddi4+0x2a4>
 8000c1c:	3802      	subs	r0, #2
 8000c1e:	443c      	add	r4, r7
 8000c20:	2100      	movs	r1, #0
 8000c22:	1ae4      	subs	r4, r4, r3
 8000c24:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c28:	2d00      	cmp	r5, #0
 8000c2a:	d062      	beq.n	8000cf2 <__udivmoddi4+0x16a>
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c32:	602c      	str	r4, [r5, #0]
 8000c34:	606b      	str	r3, [r5, #4]
 8000c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3a:	428b      	cmp	r3, r1
 8000c3c:	d907      	bls.n	8000c4e <__udivmoddi4+0xc6>
 8000c3e:	2d00      	cmp	r5, #0
 8000c40:	d055      	beq.n	8000cee <__udivmoddi4+0x166>
 8000c42:	2100      	movs	r1, #0
 8000c44:	e885 0041 	stmia.w	r5, {r0, r6}
 8000c48:	4608      	mov	r0, r1
 8000c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4e:	fab3 f183 	clz	r1, r3
 8000c52:	2900      	cmp	r1, #0
 8000c54:	f040 808f 	bne.w	8000d76 <__udivmoddi4+0x1ee>
 8000c58:	42b3      	cmp	r3, r6
 8000c5a:	d302      	bcc.n	8000c62 <__udivmoddi4+0xda>
 8000c5c:	4282      	cmp	r2, r0
 8000c5e:	f200 80fc 	bhi.w	8000e5a <__udivmoddi4+0x2d2>
 8000c62:	1a84      	subs	r4, r0, r2
 8000c64:	eb66 0603 	sbc.w	r6, r6, r3
 8000c68:	2001      	movs	r0, #1
 8000c6a:	46b4      	mov	ip, r6
 8000c6c:	2d00      	cmp	r5, #0
 8000c6e:	d040      	beq.n	8000cf2 <__udivmoddi4+0x16a>
 8000c70:	e885 1010 	stmia.w	r5, {r4, ip}
 8000c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c78:	b912      	cbnz	r2, 8000c80 <__udivmoddi4+0xf8>
 8000c7a:	2701      	movs	r7, #1
 8000c7c:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c80:	fab7 fe87 	clz	lr, r7
 8000c84:	f1be 0f00 	cmp.w	lr, #0
 8000c88:	d135      	bne.n	8000cf6 <__udivmoddi4+0x16e>
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	1bf6      	subs	r6, r6, r7
 8000c8e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000c92:	fa1f f887 	uxth.w	r8, r7
 8000c96:	fbb6 f2fc 	udiv	r2, r6, ip
 8000c9a:	fb0c 6612 	mls	r6, ip, r2, r6
 8000c9e:	fb08 f002 	mul.w	r0, r8, r2
 8000ca2:	0c23      	lsrs	r3, r4, #16
 8000ca4:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000ca8:	42b0      	cmp	r0, r6
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0x134>
 8000cac:	19f6      	adds	r6, r6, r7
 8000cae:	f102 33ff 	add.w	r3, r2, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0x132>
 8000cb4:	42b0      	cmp	r0, r6
 8000cb6:	f200 80d2 	bhi.w	8000e5e <__udivmoddi4+0x2d6>
 8000cba:	461a      	mov	r2, r3
 8000cbc:	1a36      	subs	r6, r6, r0
 8000cbe:	fbb6 f0fc 	udiv	r0, r6, ip
 8000cc2:	fb0c 6610 	mls	r6, ip, r0, r6
 8000cc6:	fb08 f800 	mul.w	r8, r8, r0
 8000cca:	b2a3      	uxth	r3, r4
 8000ccc:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x15c>
 8000cd4:	19e4      	adds	r4, r4, r7
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x15a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80b9 	bhi.w	8000e54 <__udivmoddi4+0x2cc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000cec:	e79c      	b.n	8000c28 <__udivmoddi4+0xa0>
 8000cee:	4629      	mov	r1, r5
 8000cf0:	4628      	mov	r0, r5
 8000cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000cfa:	f1ce 0320 	rsb	r3, lr, #32
 8000cfe:	fa26 f203 	lsr.w	r2, r6, r3
 8000d02:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000d06:	fbb2 f1fc 	udiv	r1, r2, ip
 8000d0a:	fa1f f887 	uxth.w	r8, r7
 8000d0e:	fb0c 2211 	mls	r2, ip, r1, r2
 8000d12:	fa06 f60e 	lsl.w	r6, r6, lr
 8000d16:	fa20 f303 	lsr.w	r3, r0, r3
 8000d1a:	fb01 f908 	mul.w	r9, r1, r8
 8000d1e:	4333      	orrs	r3, r6
 8000d20:	0c1e      	lsrs	r6, r3, #16
 8000d22:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d26:	45b1      	cmp	r9, r6
 8000d28:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d2c:	d909      	bls.n	8000d42 <__udivmoddi4+0x1ba>
 8000d2e:	19f6      	adds	r6, r6, r7
 8000d30:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d34:	f080 808c 	bcs.w	8000e50 <__udivmoddi4+0x2c8>
 8000d38:	45b1      	cmp	r9, r6
 8000d3a:	f240 8089 	bls.w	8000e50 <__udivmoddi4+0x2c8>
 8000d3e:	3902      	subs	r1, #2
 8000d40:	443e      	add	r6, r7
 8000d42:	eba6 0609 	sub.w	r6, r6, r9
 8000d46:	fbb6 f0fc 	udiv	r0, r6, ip
 8000d4a:	fb0c 6210 	mls	r2, ip, r0, r6
 8000d4e:	fb00 f908 	mul.w	r9, r0, r8
 8000d52:	b29e      	uxth	r6, r3
 8000d54:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d58:	45b1      	cmp	r9, r6
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x1e4>
 8000d5c:	19f6      	adds	r6, r6, r7
 8000d5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d62:	d271      	bcs.n	8000e48 <__udivmoddi4+0x2c0>
 8000d64:	45b1      	cmp	r9, r6
 8000d66:	d96f      	bls.n	8000e48 <__udivmoddi4+0x2c0>
 8000d68:	3802      	subs	r0, #2
 8000d6a:	443e      	add	r6, r7
 8000d6c:	eba6 0609 	sub.w	r6, r6, r9
 8000d70:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d74:	e78f      	b.n	8000c96 <__udivmoddi4+0x10e>
 8000d76:	f1c1 0720 	rsb	r7, r1, #32
 8000d7a:	fa22 f807 	lsr.w	r8, r2, r7
 8000d7e:	408b      	lsls	r3, r1
 8000d80:	ea48 0303 	orr.w	r3, r8, r3
 8000d84:	fa26 f407 	lsr.w	r4, r6, r7
 8000d88:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000d8c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d90:	fa1f fc83 	uxth.w	ip, r3
 8000d94:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d98:	408e      	lsls	r6, r1
 8000d9a:	fa20 f807 	lsr.w	r8, r0, r7
 8000d9e:	fb09 fa0c 	mul.w	sl, r9, ip
 8000da2:	ea48 0806 	orr.w	r8, r8, r6
 8000da6:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000daa:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000dae:	45a2      	cmp	sl, r4
 8000db0:	fa02 f201 	lsl.w	r2, r2, r1
 8000db4:	fa00 f601 	lsl.w	r6, r0, r1
 8000db8:	d908      	bls.n	8000dcc <__udivmoddi4+0x244>
 8000dba:	18e4      	adds	r4, r4, r3
 8000dbc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dc0:	d244      	bcs.n	8000e4c <__udivmoddi4+0x2c4>
 8000dc2:	45a2      	cmp	sl, r4
 8000dc4:	d942      	bls.n	8000e4c <__udivmoddi4+0x2c4>
 8000dc6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dca:	441c      	add	r4, r3
 8000dcc:	eba4 040a 	sub.w	r4, r4, sl
 8000dd0:	fbb4 f0fe 	udiv	r0, r4, lr
 8000dd4:	fb0e 4410 	mls	r4, lr, r0, r4
 8000dd8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ddc:	fa1f f888 	uxth.w	r8, r8
 8000de0:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000de4:	45a4      	cmp	ip, r4
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0x270>
 8000de8:	18e4      	adds	r4, r4, r3
 8000dea:	f100 3eff 	add.w	lr, r0, #4294967295
 8000dee:	d229      	bcs.n	8000e44 <__udivmoddi4+0x2bc>
 8000df0:	45a4      	cmp	ip, r4
 8000df2:	d927      	bls.n	8000e44 <__udivmoddi4+0x2bc>
 8000df4:	3802      	subs	r0, #2
 8000df6:	441c      	add	r4, r3
 8000df8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dfc:	fba0 8902 	umull	r8, r9, r0, r2
 8000e00:	eba4 0c0c 	sub.w	ip, r4, ip
 8000e04:	45cc      	cmp	ip, r9
 8000e06:	46c2      	mov	sl, r8
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	d315      	bcc.n	8000e38 <__udivmoddi4+0x2b0>
 8000e0c:	d012      	beq.n	8000e34 <__udivmoddi4+0x2ac>
 8000e0e:	b155      	cbz	r5, 8000e26 <__udivmoddi4+0x29e>
 8000e10:	ebb6 030a 	subs.w	r3, r6, sl
 8000e14:	eb6c 060e 	sbc.w	r6, ip, lr
 8000e18:	fa06 f707 	lsl.w	r7, r6, r7
 8000e1c:	40cb      	lsrs	r3, r1
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	40ce      	lsrs	r6, r1
 8000e22:	602f      	str	r7, [r5, #0]
 8000e24:	606e      	str	r6, [r5, #4]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2c:	4610      	mov	r0, r2
 8000e2e:	e6f7      	b.n	8000c20 <__udivmoddi4+0x98>
 8000e30:	4689      	mov	r9, r1
 8000e32:	e6de      	b.n	8000bf2 <__udivmoddi4+0x6a>
 8000e34:	4546      	cmp	r6, r8
 8000e36:	d2ea      	bcs.n	8000e0e <__udivmoddi4+0x286>
 8000e38:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e3c:	eb69 0e03 	sbc.w	lr, r9, r3
 8000e40:	3801      	subs	r0, #1
 8000e42:	e7e4      	b.n	8000e0e <__udivmoddi4+0x286>
 8000e44:	4670      	mov	r0, lr
 8000e46:	e7d7      	b.n	8000df8 <__udivmoddi4+0x270>
 8000e48:	4618      	mov	r0, r3
 8000e4a:	e78f      	b.n	8000d6c <__udivmoddi4+0x1e4>
 8000e4c:	4681      	mov	r9, r0
 8000e4e:	e7bd      	b.n	8000dcc <__udivmoddi4+0x244>
 8000e50:	4611      	mov	r1, r2
 8000e52:	e776      	b.n	8000d42 <__udivmoddi4+0x1ba>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	e744      	b.n	8000ce4 <__udivmoddi4+0x15c>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0xe4>
 8000e5e:	3a02      	subs	r2, #2
 8000e60:	443e      	add	r6, r7
 8000e62:	e72b      	b.n	8000cbc <__udivmoddi4+0x134>

08000e64 <__aeabi_idiv0>:
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop

08000e68 <Init_led>:

u16 updateCnt = 0;
u16 initCnt = 0;

void Init_led(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure; //定义结构体变量

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8000e6e:	2101      	movs	r1, #1
 8000e70:	2004      	movs	r0, #4
 8000e72:	f004 fbbf 	bl	80055f4 <RCC_APB2PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;  //选择你要设置的IO口
 8000e76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e7a:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;	 //设置推挽输出模式
 8000e7c:	2310      	movs	r3, #16
 8000e7e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	  //设置传输速率
 8000e80:	2303      	movs	r3, #3
 8000e82:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure); /* 初始化GPIO */
 8000e84:	1d3b      	adds	r3, r7, #4
 8000e86:	4619      	mov	r1, r3
 8000e88:	4809      	ldr	r0, [pc, #36]	; (8000eb0 <Init_led+0x48>)
 8000e8a:	f004 f8d1 	bl	8005030 <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8000e8e:	2101      	movs	r1, #1
 8000e90:	2001      	movs	r0, #1
 8000e92:	f004 fbaf 	bl	80055f4 <RCC_APB2PeriphClockCmd>
	//关闭JTAG，保留SWD，释放PB3 PB4 PA15
	GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 8000e96:	2101      	movs	r1, #1
 8000e98:	4806      	ldr	r0, [pc, #24]	; (8000eb4 <Init_led+0x4c>)
 8000e9a:	f004 f9a1 	bl	80051e0 <GPIO_PinRemapConfig>

	GPIO_ResetBits(GPIOA, GPIO_Pin_15);
 8000e9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ea2:	4803      	ldr	r0, [pc, #12]	; (8000eb0 <Init_led+0x48>)
 8000ea4:	f004 f98e 	bl	80051c4 <GPIO_ResetBits>
}
 8000ea8:	bf00      	nop
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40010800 	.word	0x40010800
 8000eb4:	00300200 	.word	0x00300200

08000eb8 <TIM4_Init>:
 * 输    入         : per:重装载值
 psc:分频系数
 * 输    出         : 无
 *******************************************************************************/
void TIM4_Init(u16 per, u16 psc)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	460a      	mov	r2, r1
 8000ec2:	80fb      	strh	r3, [r7, #6]
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	Init_led();
 8000ec8:	f7ff ffce 	bl	8000e68 <Init_led>
	TIM_DeInit(TIM4);
 8000ecc:	4819      	ldr	r0, [pc, #100]	; (8000f34 <TIM4_Init+0x7c>)
 8000ece:	f004 fc43 	bl	8005758 <TIM_DeInit>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE); //使能TIM4时钟
 8000ed2:	2101      	movs	r1, #1
 8000ed4:	2004      	movs	r0, #4
 8000ed6:	f004 fbab 	bl	8005630 <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseInitStructure.TIM_Period = per;   //自动装载值
 8000eda:	88fb      	ldrh	r3, [r7, #6]
 8000edc:	823b      	strh	r3, [r7, #16]
	TIM_TimeBaseInitStructure.TIM_Prescaler = psc; //分频系数
 8000ede:	88bb      	ldrh	r3, [r7, #4]
 8000ee0:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	827b      	strh	r3, [r7, #18]
	TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up; //设置向上计数模式
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseInitStructure);
 8000eea:	f107 030c 	add.w	r3, r7, #12
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4810      	ldr	r0, [pc, #64]	; (8000f34 <TIM4_Init+0x7c>)
 8000ef2:	f004 fd47 	bl	8005984 <TIM_TimeBaseInit>

	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE); //开启定时器中断
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	2101      	movs	r1, #1
 8000efa:	480e      	ldr	r0, [pc, #56]	; (8000f34 <TIM4_Init+0x7c>)
 8000efc:	f004 fddd 	bl	8005aba <TIM_ITConfig>
	TIM_ClearITPendingBit(TIM4, TIM_IT_Update);
 8000f00:	2101      	movs	r1, #1
 8000f02:	480c      	ldr	r0, [pc, #48]	; (8000f34 <TIM4_Init+0x7c>)
 8000f04:	f004 fe25 	bl	8005b52 <TIM_ClearITPendingBit>

	NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn; //定时器中断通道
 8000f08:	231e      	movs	r3, #30
 8000f0a:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 4; //抢占优先级
 8000f0c:	2304      	movs	r3, #4
 8000f0e:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 4;		//子优先级
 8000f10:	2304      	movs	r3, #4
 8000f12:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ通道使能
 8000f14:	2301      	movs	r3, #1
 8000f16:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8000f18:	f107 0308 	add.w	r3, r7, #8
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f003 fd51 	bl	80049c4 <NVIC_Init>

	TIM_Cmd(TIM4, ENABLE); //使能定时器
 8000f22:	2101      	movs	r1, #1
 8000f24:	4803      	ldr	r0, [pc, #12]	; (8000f34 <TIM4_Init+0x7c>)
 8000f26:	f004 fda9 	bl	8005a7c <TIM_Cmd>
}
 8000f2a:	bf00      	nop
 8000f2c:	3718      	adds	r7, #24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40000800 	.word	0x40000800

08000f38 <TIM4_IRQHandler>:
 * 函数功能		   : TIM4中断函数
 * 输    入         : 无
 * 输    出         : 无
 *******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM4, TIM_IT_Update))
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	481e      	ldr	r0, [pc, #120]	; (8000fb8 <TIM4_IRQHandler+0x80>)
 8000f40:	f004 fdde 	bl	8005b00 <TIM_GetITStatus>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d02f      	beq.n	8000faa <TIM4_IRQHandler+0x72>
	{
		if (updating)
 8000f4a:	4b1c      	ldr	r3, [pc, #112]	; (8000fbc <TIM4_IRQHandler+0x84>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d012      	beq.n	8000f7a <TIM4_IRQHandler+0x42>
		{
			updateCnt++;
 8000f54:	4b1a      	ldr	r3, [pc, #104]	; (8000fc0 <TIM4_IRQHandler+0x88>)
 8000f56:	881b      	ldrh	r3, [r3, #0]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	b29a      	uxth	r2, r3
 8000f5c:	4b18      	ldr	r3, [pc, #96]	; (8000fc0 <TIM4_IRQHandler+0x88>)
 8000f5e:	801a      	strh	r2, [r3, #0]
			if (updateCnt == 20)
 8000f60:	4b17      	ldr	r3, [pc, #92]	; (8000fc0 <TIM4_IRQHandler+0x88>)
 8000f62:	881b      	ldrh	r3, [r3, #0]
 8000f64:	2b14      	cmp	r3, #20
 8000f66:	d108      	bne.n	8000f7a <TIM4_IRQHandler+0x42>
			{
				updateCnt = 0;
 8000f68:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <TIM4_IRQHandler+0x88>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	801a      	strh	r2, [r3, #0]
				LED_Status ^= 1;
 8000f6e:	4a15      	ldr	r2, [pc, #84]	; (8000fc4 <TIM4_IRQHandler+0x8c>)
 8000f70:	4b14      	ldr	r3, [pc, #80]	; (8000fc4 <TIM4_IRQHandler+0x8c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f083 0301 	eor.w	r3, r3, #1
 8000f78:	6013      	str	r3, [r2, #0]
			}
		}
		if (F4G_Fram.init)
 8000f7a:	4b13      	ldr	r3, [pc, #76]	; (8000fc8 <TIM4_IRQHandler+0x90>)
 8000f7c:	f893 3a0e 	ldrb.w	r3, [r3, #2574]	; 0xa0e
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d012      	beq.n	8000faa <TIM4_IRQHandler+0x72>
		{
			initCnt++;
 8000f84:	4b11      	ldr	r3, [pc, #68]	; (8000fcc <TIM4_IRQHandler+0x94>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	4b0f      	ldr	r3, [pc, #60]	; (8000fcc <TIM4_IRQHandler+0x94>)
 8000f8e:	801a      	strh	r2, [r3, #0]
			if (initCnt == 50)
 8000f90:	4b0e      	ldr	r3, [pc, #56]	; (8000fcc <TIM4_IRQHandler+0x94>)
 8000f92:	881b      	ldrh	r3, [r3, #0]
 8000f94:	2b32      	cmp	r3, #50	; 0x32
 8000f96:	d108      	bne.n	8000faa <TIM4_IRQHandler+0x72>
			{
				initCnt = 0;
 8000f98:	4b0c      	ldr	r3, [pc, #48]	; (8000fcc <TIM4_IRQHandler+0x94>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	801a      	strh	r2, [r3, #0]
				LED_Status ^= 1;
 8000f9e:	4a09      	ldr	r2, [pc, #36]	; (8000fc4 <TIM4_IRQHandler+0x8c>)
 8000fa0:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <TIM4_IRQHandler+0x8c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f083 0301 	eor.w	r3, r3, #1
 8000fa8:	6013      	str	r3, [r2, #0]
			}
		}
	}
	TIM_ClearITPendingBit(TIM4, TIM_IT_Update);
 8000faa:	2101      	movs	r1, #1
 8000fac:	4802      	ldr	r0, [pc, #8]	; (8000fb8 <TIM4_IRQHandler+0x80>)
 8000fae:	f004 fdd0 	bl	8005b52 <TIM_ClearITPendingBit>
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40000800 	.word	0x40000800
 8000fbc:	200011d4 	.word	0x200011d4
 8000fc0:	2000071c 	.word	0x2000071c
 8000fc4:	422101bc 	.word	0x422101bc
 8000fc8:	200007ac 	.word	0x200007ac
 8000fcc:	2000071e 	.word	0x2000071e

08000fd0 <STMFLASH_ReadHalfWord>:

//读取指定地址的半字(16位数据)
//faddr:读地址(此地址必须为2的倍数!!)
//返回值:对应数据.
u16 STMFLASH_ReadHalfWord(u32 faddr)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
	return *(vu16*) faddr;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	881b      	ldrh	r3, [r3, #0]
 8000fdc:	b29b      	uxth	r3, r3
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr

08000fe8 <STMFLASH_Write_NoCheck>:
//不检查的写入
//WriteAddr:起始地址
//pBuffer:数据指针
//NumToWrite:半字(16位)数
void STMFLASH_Write_NoCheck(u32 WriteAddr, u16 *pBuffer, u16 NumToWrite)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	80fb      	strh	r3, [r7, #6]
	u16 i;
	for (i = 0; i < NumToWrite; i++)
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	82fb      	strh	r3, [r7, #22]
 8000ffa:	e00e      	b.n	800101a <STMFLASH_Write_NoCheck+0x32>
	{
		FLASH_ProgramHalfWord(WriteAddr, pBuffer[i]);
 8000ffc:	8afb      	ldrh	r3, [r7, #22]
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	68ba      	ldr	r2, [r7, #8]
 8001002:	4413      	add	r3, r2
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	4619      	mov	r1, r3
 8001008:	68f8      	ldr	r0, [r7, #12]
 800100a:	f003 fe93 	bl	8004d34 <FLASH_ProgramHalfWord>
		WriteAddr += 2; //地址增加2.
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	3302      	adds	r3, #2
 8001012:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < NumToWrite; i++)
 8001014:	8afb      	ldrh	r3, [r7, #22]
 8001016:	3301      	adds	r3, #1
 8001018:	82fb      	strh	r3, [r7, #22]
 800101a:	8afa      	ldrh	r2, [r7, #22]
 800101c:	88fb      	ldrh	r3, [r7, #6]
 800101e:	429a      	cmp	r2, r3
 8001020:	d3ec      	bcc.n	8000ffc <STMFLASH_Write_NoCheck+0x14>
	}
}
 8001022:	bf00      	nop
 8001024:	3718      	adds	r7, #24
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
	...

0800102c <STMFLASH_Write>:
#endif

u16 STMFLASH_BUF[STM_SECTOR_SIZE / 2]; //最多是2K字节

void STMFLASH_Write(u32 WriteAddr, u16 *pBuffer, u16 NumToWrite)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	4613      	mov	r3, r2
 8001038:	80fb      	strh	r3, [r7, #6]
	u16 secoff;	   //扇区内偏移地址(16位字计算)
	u16 secremain; //扇区内剩余地址(16位字计算)
	u16 i;
	u32 offaddr;   //去掉0X08000000后的地址

	if (WriteAddr < STM32_FLASH_BASE
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001040:	f0c0 8093 	bcc.w	800116a <STMFLASH_Write+0x13e>
			|| (WriteAddr >= (STM32_FLASH_BASE + 1024 * STM32_FLASH_SIZE)))
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	4a4b      	ldr	r2, [pc, #300]	; (8001174 <STMFLASH_Write+0x148>)
 8001048:	4293      	cmp	r3, r2
 800104a:	f200 808e 	bhi.w	800116a <STMFLASH_Write+0x13e>
		return;   //非法地址
	FLASH_Unlock();						//解锁
 800104e:	f003 fd6b 	bl	8004b28 <FLASH_Unlock>
	offaddr = WriteAddr - STM32_FLASH_BASE;		//实际偏移地址.
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001058:	613b      	str	r3, [r7, #16]
	secpos = offaddr / STM_SECTOR_SIZE;			//扇区地址  0~127 for STM32F103RBT6
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	0adb      	lsrs	r3, r3, #11
 800105e:	61fb      	str	r3, [r7, #28]
	secoff = (offaddr % STM_SECTOR_SIZE) / 2;		//在扇区内的偏移(2个字节为基本单位.)
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001066:	085b      	lsrs	r3, r3, #1
 8001068:	837b      	strh	r3, [r7, #26]
	secremain = STM_SECTOR_SIZE / 2 - secoff;		//扇区剩余空间大小
 800106a:	8b7b      	ldrh	r3, [r7, #26]
 800106c:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8001070:	833b      	strh	r3, [r7, #24]
	if (NumToWrite <= secremain)
 8001072:	88fa      	ldrh	r2, [r7, #6]
 8001074:	8b3b      	ldrh	r3, [r7, #24]
 8001076:	429a      	cmp	r2, r3
 8001078:	d801      	bhi.n	800107e <STMFLASH_Write+0x52>
		secremain = NumToWrite;		//不大于该扇区范围
 800107a:	88fb      	ldrh	r3, [r7, #6]
 800107c:	833b      	strh	r3, [r7, #24]
	while (1)
	{
		STMFLASH_Read(secpos * STM_SECTOR_SIZE + STM32_FLASH_BASE, STMFLASH_BUF,
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001084:	02db      	lsls	r3, r3, #11
 8001086:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800108a:	493b      	ldr	r1, [pc, #236]	; (8001178 <STMFLASH_Write+0x14c>)
 800108c:	4618      	mov	r0, r3
 800108e:	f000 f875 	bl	800117c <STMFLASH_Read>
		STM_SECTOR_SIZE / 2);		//读出整个扇区的内容
		for (i = 0; i < secremain; i++)		//校验数据
 8001092:	2300      	movs	r3, #0
 8001094:	82fb      	strh	r3, [r7, #22]
 8001096:	e00c      	b.n	80010b2 <STMFLASH_Write+0x86>
		{
			if (STMFLASH_BUF[secoff + i] != 0XFFFF)
 8001098:	8b7a      	ldrh	r2, [r7, #26]
 800109a:	8afb      	ldrh	r3, [r7, #22]
 800109c:	4413      	add	r3, r2
 800109e:	4a36      	ldr	r2, [pc, #216]	; (8001178 <STMFLASH_Write+0x14c>)
 80010a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d107      	bne.n	80010bc <STMFLASH_Write+0x90>
		for (i = 0; i < secremain; i++)		//校验数据
 80010ac:	8afb      	ldrh	r3, [r7, #22]
 80010ae:	3301      	adds	r3, #1
 80010b0:	82fb      	strh	r3, [r7, #22]
 80010b2:	8afa      	ldrh	r2, [r7, #22]
 80010b4:	8b3b      	ldrh	r3, [r7, #24]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d3ee      	bcc.n	8001098 <STMFLASH_Write+0x6c>
 80010ba:	e000      	b.n	80010be <STMFLASH_Write+0x92>
				break;		//需要擦除
 80010bc:	bf00      	nop
		}
		if (i < secremain)		//需要擦除
 80010be:	8afa      	ldrh	r2, [r7, #22]
 80010c0:	8b3b      	ldrh	r3, [r7, #24]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d226      	bcs.n	8001114 <STMFLASH_Write+0xe8>
		{
			FLASH_ErasePage(secpos * STM_SECTOR_SIZE + STM32_FLASH_BASE);//擦除这个扇区
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80010cc:	02db      	lsls	r3, r3, #11
 80010ce:	4618      	mov	r0, r3
 80010d0:	f003 fd4a 	bl	8004b68 <FLASH_ErasePage>
			for (i = 0; i < secremain; i++)		//复制
 80010d4:	2300      	movs	r3, #0
 80010d6:	82fb      	strh	r3, [r7, #22]
 80010d8:	e00d      	b.n	80010f6 <STMFLASH_Write+0xca>
			{
				STMFLASH_BUF[i + secoff] = pBuffer[i];
 80010da:	8afa      	ldrh	r2, [r7, #22]
 80010dc:	8b7b      	ldrh	r3, [r7, #26]
 80010de:	4413      	add	r3, r2
 80010e0:	8afa      	ldrh	r2, [r7, #22]
 80010e2:	0052      	lsls	r2, r2, #1
 80010e4:	68b9      	ldr	r1, [r7, #8]
 80010e6:	440a      	add	r2, r1
 80010e8:	8811      	ldrh	r1, [r2, #0]
 80010ea:	4a23      	ldr	r2, [pc, #140]	; (8001178 <STMFLASH_Write+0x14c>)
 80010ec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (i = 0; i < secremain; i++)		//复制
 80010f0:	8afb      	ldrh	r3, [r7, #22]
 80010f2:	3301      	adds	r3, #1
 80010f4:	82fb      	strh	r3, [r7, #22]
 80010f6:	8afa      	ldrh	r2, [r7, #22]
 80010f8:	8b3b      	ldrh	r3, [r7, #24]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d3ed      	bcc.n	80010da <STMFLASH_Write+0xae>
			}
			STMFLASH_Write_NoCheck(secpos * STM_SECTOR_SIZE + STM32_FLASH_BASE,
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001104:	02db      	lsls	r3, r3, #11
 8001106:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800110a:	491b      	ldr	r1, [pc, #108]	; (8001178 <STMFLASH_Write+0x14c>)
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff6b 	bl	8000fe8 <STMFLASH_Write_NoCheck>
 8001112:	e005      	b.n	8001120 <STMFLASH_Write+0xf4>
					STMFLASH_BUF, STM_SECTOR_SIZE / 2);		//写入整个扇区
		}
		else
			STMFLASH_Write_NoCheck(WriteAddr, pBuffer, secremain);//写已经擦除了的,直接写入扇区剩余区间.
 8001114:	8b3b      	ldrh	r3, [r7, #24]
 8001116:	461a      	mov	r2, r3
 8001118:	68b9      	ldr	r1, [r7, #8]
 800111a:	68f8      	ldr	r0, [r7, #12]
 800111c:	f7ff ff64 	bl	8000fe8 <STMFLASH_Write_NoCheck>
		if (NumToWrite == secremain)
 8001120:	88fa      	ldrh	r2, [r7, #6]
 8001122:	8b3b      	ldrh	r3, [r7, #24]
 8001124:	429a      	cmp	r2, r3
 8001126:	d01c      	beq.n	8001162 <STMFLASH_Write+0x136>
			break;		//写入结束了
		else		//写入未结束
		{
			secpos++;				//扇区地址增1
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	3301      	adds	r3, #1
 800112c:	61fb      	str	r3, [r7, #28]
			secoff = 0;				//偏移位置为0
 800112e:	2300      	movs	r3, #0
 8001130:	837b      	strh	r3, [r7, #26]
			pBuffer += secremain;  	//指针偏移
 8001132:	8b3b      	ldrh	r3, [r7, #24]
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	68ba      	ldr	r2, [r7, #8]
 8001138:	4413      	add	r3, r2
 800113a:	60bb      	str	r3, [r7, #8]
			WriteAddr += secremain;	//写地址偏移
 800113c:	8b3b      	ldrh	r3, [r7, #24]
 800113e:	68fa      	ldr	r2, [r7, #12]
 8001140:	4413      	add	r3, r2
 8001142:	60fb      	str	r3, [r7, #12]
			NumToWrite -= secremain;	//字节(16位)数递减
 8001144:	88fa      	ldrh	r2, [r7, #6]
 8001146:	8b3b      	ldrh	r3, [r7, #24]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	80fb      	strh	r3, [r7, #6]
			if (NumToWrite > (STM_SECTOR_SIZE / 2))
 800114c:	88fb      	ldrh	r3, [r7, #6]
 800114e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001152:	d903      	bls.n	800115c <STMFLASH_Write+0x130>
				secremain = STM_SECTOR_SIZE / 2;	//下一个扇区还是写不完
 8001154:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001158:	833b      	strh	r3, [r7, #24]
 800115a:	e790      	b.n	800107e <STMFLASH_Write+0x52>
			else
				secremain = NumToWrite;	//下一个扇区可以写完了
 800115c:	88fb      	ldrh	r3, [r7, #6]
 800115e:	833b      	strh	r3, [r7, #24]
		STMFLASH_Read(secpos * STM_SECTOR_SIZE + STM32_FLASH_BASE, STMFLASH_BUF,
 8001160:	e78d      	b.n	800107e <STMFLASH_Write+0x52>
			break;		//写入结束了
 8001162:	bf00      	nop
		}
	};
	FLASH_Lock();	//上锁
 8001164:	f003 fcf2 	bl	8004b4c <FLASH_Lock>
 8001168:	e000      	b.n	800116c <STMFLASH_Write+0x140>
		return;   //非法地址
 800116a:	bf00      	nop
}
 800116c:	3720      	adds	r7, #32
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	0803ffff 	.word	0x0803ffff
 8001178:	20001aa8 	.word	0x20001aa8

0800117c <STMFLASH_Read>:
//从指定地址开始读出指定长度的数据
//ReadAddr:起始地址
//pBuffer:数据指针
//NumToWrite:半字(16位)数
void STMFLASH_Read(u32 ReadAddr, u16 *pBuffer, u16 NumToRead)
{
 800117c:	b590      	push	{r4, r7, lr}
 800117e:	b087      	sub	sp, #28
 8001180:	af00      	add	r7, sp, #0
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	4613      	mov	r3, r2
 8001188:	80fb      	strh	r3, [r7, #6]
	u16 i;
	for (i = 0; i < NumToRead; i++)
 800118a:	2300      	movs	r3, #0
 800118c:	82fb      	strh	r3, [r7, #22]
 800118e:	e00e      	b.n	80011ae <STMFLASH_Read+0x32>
	{
		pBuffer[i] = STMFLASH_ReadHalfWord(ReadAddr);	//读取2个字节.
 8001190:	8afb      	ldrh	r3, [r7, #22]
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	68ba      	ldr	r2, [r7, #8]
 8001196:	18d4      	adds	r4, r2, r3
 8001198:	68f8      	ldr	r0, [r7, #12]
 800119a:	f7ff ff19 	bl	8000fd0 <STMFLASH_ReadHalfWord>
 800119e:	4603      	mov	r3, r0
 80011a0:	8023      	strh	r3, [r4, #0]
		ReadAddr += 2;	//偏移2个字节.
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	3302      	adds	r3, #2
 80011a6:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < NumToRead; i++)
 80011a8:	8afb      	ldrh	r3, [r7, #22]
 80011aa:	3301      	adds	r3, #1
 80011ac:	82fb      	strh	r3, [r7, #22]
 80011ae:	8afa      	ldrh	r2, [r7, #22]
 80011b0:	88fb      	ldrh	r3, [r7, #6]
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d3ec      	bcc.n	8001190 <STMFLASH_Read+0x14>
	}
}
 80011b6:	bf00      	nop
 80011b8:	371c      	adds	r7, #28
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd90      	pop	{r4, r7, pc}
	...

080011c0 <WriteDeviceID>:
{
	STMFLASH_Write(WriteAddr, &WriteData, 1);	//写入一个字
}

void WriteDeviceID(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	STMFLASH_Write(EEPROM_ADDR, (u16 *) WDeviceID, 4);
 80011c4:	4b04      	ldr	r3, [pc, #16]	; (80011d8 <WriteDeviceID+0x18>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2204      	movs	r2, #4
 80011ca:	4619      	mov	r1, r3
 80011cc:	4803      	ldr	r0, [pc, #12]	; (80011dc <WriteDeviceID+0x1c>)
 80011ce:	f7ff ff2d 	bl	800102c <STMFLASH_Write>
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20000720 	.word	0x20000720
 80011dc:	0803f804 	.word	0x0803f804

080011e0 <ReadDeviceID>:
void ReadDeviceID(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
	STMFLASH_Read(EEPROM_ADDR, (u16 *) RDeviceID, 4);
 80011e4:	2204      	movs	r2, #4
 80011e6:	4904      	ldr	r1, [pc, #16]	; (80011f8 <ReadDeviceID+0x18>)
 80011e8:	4804      	ldr	r0, [pc, #16]	; (80011fc <ReadDeviceID+0x1c>)
 80011ea:	f7ff ffc7 	bl	800117c <STMFLASH_Read>
	RDeviceID[8] = '\0';
 80011ee:	4b02      	ldr	r3, [pc, #8]	; (80011f8 <ReadDeviceID+0x18>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	721a      	strb	r2, [r3, #8]
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000724 	.word	0x20000724
 80011fc:	0803f804 	.word	0x0803f804

08001200 <writeVersion>:

void writeVersion(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
	STMFLASH_Write(VERSION_ADDR, (u16 *) WVersion, 10);
 8001204:	4b04      	ldr	r3, [pc, #16]	; (8001218 <writeVersion+0x18>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	220a      	movs	r2, #10
 800120a:	4619      	mov	r1, r3
 800120c:	4803      	ldr	r0, [pc, #12]	; (800121c <writeVersion+0x1c>)
 800120e:	f7ff ff0d 	bl	800102c <STMFLASH_Write>
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	20000730 	.word	0x20000730
 800121c:	0803f820 	.word	0x0803f820

08001220 <ReadVersion>:

void ReadVersion(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
	STMFLASH_Read(VERSION_ADDR, (u16 *) RVersion, 10);
 8001224:	220a      	movs	r2, #10
 8001226:	4904      	ldr	r1, [pc, #16]	; (8001238 <ReadVersion+0x18>)
 8001228:	4804      	ldr	r0, [pc, #16]	; (800123c <ReadVersion+0x1c>)
 800122a:	f7ff ffa7 	bl	800117c <STMFLASH_Read>
	RVersion[20] = '\0';
 800122e:	4b02      	ldr	r3, [pc, #8]	; (8001238 <ReadVersion+0x18>)
 8001230:	2200      	movs	r2, #0
 8001232:	751a      	strb	r2, [r3, #20]
}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20000734 	.word	0x20000734
 800123c:	0803f820 	.word	0x0803f820

08001240 <WriteAPPServer>:

void WriteAPPServer(char *server)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
	STMFLASH_Write(APP_SERVER_ADDR, (u16 *) server, 50);
 8001248:	2232      	movs	r2, #50	; 0x32
 800124a:	6879      	ldr	r1, [r7, #4]
 800124c:	4803      	ldr	r0, [pc, #12]	; (800125c <WriteAPPServer+0x1c>)
 800124e:	f7ff feed 	bl	800102c <STMFLASH_Write>
}
 8001252:	bf00      	nop
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	0803f840 	.word	0x0803f840

08001260 <USART2_Init>:

char ip[] = "server.dayitc.com";
char port[] = "5599";

void USART2_Init(uint32_t bound)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
	USART_DeInit(USART2);
 8001268:	4827      	ldr	r0, [pc, #156]	; (8001308 <USART2_Init+0xa8>)
 800126a:	f004 fc83 	bl	8005b74 <USART_DeInit>

	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 800126e:	2101      	movs	r1, #1
 8001270:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001274:	f004 f9dc 	bl	8005630 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8001278:	2101      	movs	r1, #1
 800127a:	2004      	movs	r0, #4
 800127c:	f004 f9ba 	bl	80055f4 <RCC_APB2PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2; //PA2  TXD
 8001280:	2304      	movs	r3, #4
 8001282:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001284:	2303      	movs	r3, #3
 8001286:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	//复用推挽输出
 8001288:	2318      	movs	r3, #24
 800128a:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800128c:	f107 031c 	add.w	r3, r7, #28
 8001290:	4619      	mov	r1, r3
 8001292:	481e      	ldr	r0, [pc, #120]	; (800130c <USART2_Init+0xac>)
 8001294:	f003 fecc 	bl	8005030 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;	//PA3  RXD
 8001298:	2308      	movs	r3, #8
 800129a:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;	//浮空输入
 800129c:	2304      	movs	r3, #4
 800129e:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);	//初始化GPIOA3
 80012a0:	f107 031c 	add.w	r3, r7, #28
 80012a4:	4619      	mov	r1, r3
 80012a6:	4819      	ldr	r0, [pc, #100]	; (800130c <USART2_Init+0xac>)
 80012a8:	f003 fec2 	bl	8005030 <GPIO_Init>

	//Usart2 NVIC 配置
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 80012ac:	2326      	movs	r3, #38	; 0x26
 80012ae:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;	//抢占优先级0
 80012b0:	2300      	movs	r3, #0
 80012b2:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;		//子优先级0
 80012b4:	2300      	movs	r3, #0
 80012b6:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ通道使能
 80012b8:	2301      	movs	r3, #1
 80012ba:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);	//根据指定的参数初始化VIC寄存器
 80012bc:	f107 0308 	add.w	r3, r7, #8
 80012c0:	4618      	mov	r0, r3
 80012c2:	f003 fb7f 	bl	80049c4 <NVIC_Init>

	//USART2 初始化设置
	USART_InitStructure.USART_BaudRate = bound;	//串口波特率
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	60fb      	str	r3, [r7, #12]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;	//字长为8位数据格式
 80012ca:	2300      	movs	r3, #0
 80012cc:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;	//一个停止位
 80012ce:	2300      	movs	r3, #0
 80012d0:	827b      	strh	r3, [r7, #18]
	USART_InitStructure.USART_Parity = USART_Parity_No;	//无奇偶校验位
 80012d2:	2300      	movs	r3, #0
 80012d4:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_HardwareFlowControl =
 80012d6:	2300      	movs	r3, #0
 80012d8:	833b      	strh	r3, [r7, #24]
	USART_HardwareFlowControl_None;	//无硬件数据流控制
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;	//收发模式
 80012da:	230c      	movs	r3, #12
 80012dc:	82fb      	strh	r3, [r7, #22]
	USART_Init(USART2, &USART_InitStructure); //初始化串口2
 80012de:	f107 030c 	add.w	r3, r7, #12
 80012e2:	4619      	mov	r1, r3
 80012e4:	4808      	ldr	r0, [pc, #32]	; (8001308 <USART2_Init+0xa8>)
 80012e6:	f004 fca1 	bl	8005c2c <USART_Init>

	USART_ITConfig(USART2, USART_IT_RXNE | USART_IT_IDLE, ENABLE); //开启串口接受和总线空闲中断
 80012ea:	2201      	movs	r2, #1
 80012ec:	f240 5125 	movw	r1, #1317	; 0x525
 80012f0:	4805      	ldr	r0, [pc, #20]	; (8001308 <USART2_Init+0xa8>)
 80012f2:	f004 fd74 	bl	8005dde <USART_ITConfig>

	USART_Cmd(USART2, ENABLE);
 80012f6:	2101      	movs	r1, #1
 80012f8:	4803      	ldr	r0, [pc, #12]	; (8001308 <USART2_Init+0xa8>)
 80012fa:	f004 fd51 	bl	8005da0 <USART_Cmd>
}
 80012fe:	bf00      	nop
 8001300:	3720      	adds	r7, #32
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40004400 	.word	0x40004400
 800130c:	40010800 	.word	0x40010800

08001310 <F4G_Init>:

void F4G_Init(u32 bound)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b086      	sub	sp, #24
 8001314:	af02      	add	r7, sp, #8
 8001316:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStructure;

	F4G_Fram.init = 1;
 8001318:	4b35      	ldr	r3, [pc, #212]	; (80013f0 <F4G_Init+0xe0>)
 800131a:	2201      	movs	r2, #1
 800131c:	f883 2a0e 	strb.w	r2, [r3, #2574]	; 0xa0e

	USART2_Init(bound);
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f7ff ff9d 	bl	8001260 <USART2_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8001326:	2101      	movs	r1, #1
 8001328:	2010      	movs	r0, #16
 800132a:	f004 f963 	bl	80055f4 <RCC_APB2PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = PKEY_4G | RST_4G;
 800132e:	2303      	movs	r3, #3
 8001330:	81bb      	strh	r3, [r7, #12]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; 	 //推挽输出
 8001332:	2310      	movs	r3, #16
 8001334:	73fb      	strb	r3, [r7, #15]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	 //IO口速度为50MHz
 8001336:	2303      	movs	r3, #3
 8001338:	73bb      	strb	r3, [r7, #14]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800133a:	f107 030c 	add.w	r3, r7, #12
 800133e:	4619      	mov	r1, r3
 8001340:	482c      	ldr	r0, [pc, #176]	; (80013f4 <F4G_Init+0xe4>)
 8001342:	f003 fe75 	bl	8005030 <GPIO_Init>
	if (!localUpdate)
 8001346:	4b2c      	ldr	r3, [pc, #176]	; (80013f8 <F4G_Init+0xe8>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	b2db      	uxtb	r3, r3
 800134c:	2b00      	cmp	r3, #0
 800134e:	d14a      	bne.n	80013e6 <F4G_Init+0xd6>
	{
		//开机
		do
		{
			GPIO_SetBits(GPIOC, PKEY_4G);
 8001350:	2102      	movs	r1, #2
 8001352:	4828      	ldr	r0, [pc, #160]	; (80013f4 <F4G_Init+0xe4>)
 8001354:	f003 ff28 	bl	80051a8 <GPIO_SetBits>
			delay_ms(1000);
 8001358:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800135c:	f004 ff7a 	bl	8006254 <delay_ms>
			delay_ms(1000);
 8001360:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001364:	f004 ff76 	bl	8006254 <delay_ms>
			delay_ms(1000);
 8001368:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800136c:	f004 ff72 	bl	8006254 <delay_ms>
			delay_ms(1000);
 8001370:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001374:	f004 ff6e 	bl	8006254 <delay_ms>
			GPIO_ResetBits(GPIOC, PKEY_4G);
 8001378:	2102      	movs	r1, #2
 800137a:	481e      	ldr	r0, [pc, #120]	; (80013f4 <F4G_Init+0xe4>)
 800137c:	f003 ff22 	bl	80051c4 <GPIO_ResetBits>
			//复位4G模块
			GPIO_SetBits(GPIOC, RST_4G);
 8001380:	2101      	movs	r1, #1
 8001382:	481c      	ldr	r0, [pc, #112]	; (80013f4 <F4G_Init+0xe4>)
 8001384:	f003 ff10 	bl	80051a8 <GPIO_SetBits>
			delay_ms(1100);
 8001388:	f240 404c 	movw	r0, #1100	; 0x44c
 800138c:	f004 ff62 	bl	8006254 <delay_ms>
			GPIO_ResetBits(GPIOC, RST_4G);
 8001390:	2101      	movs	r1, #1
 8001392:	4818      	ldr	r0, [pc, #96]	; (80013f4 <F4G_Init+0xe4>)
 8001394:	f003 ff16 	bl	80051c4 <GPIO_ResetBits>
			delay_ms(500);
 8001398:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800139c:	f004 ff5a 	bl	8006254 <delay_ms>

			F4G_ExitUnvarnishSend();
 80013a0:	f000 f9ae 	bl	8001700 <F4G_ExitUnvarnishSend>
			Send_AT_Cmd(In4G, "AT+CIPCLOSE", "OK", NULL, 500);
 80013a4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	2300      	movs	r3, #0
 80013ac:	4a13      	ldr	r2, [pc, #76]	; (80013fc <F4G_Init+0xec>)
 80013ae:	4914      	ldr	r1, [pc, #80]	; (8001400 <F4G_Init+0xf0>)
 80013b0:	2001      	movs	r0, #1
 80013b2:	f000 fbad 	bl	8001b10 <Send_AT_Cmd>
			Send_AT_Cmd(In4G, "AT+RSTSET", "OK", NULL, 500);
 80013b6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	2300      	movs	r3, #0
 80013be:	4a0f      	ldr	r2, [pc, #60]	; (80013fc <F4G_Init+0xec>)
 80013c0:	4910      	ldr	r1, [pc, #64]	; (8001404 <F4G_Init+0xf4>)
 80013c2:	2001      	movs	r0, #1
 80013c4:	f000 fba4 	bl	8001b10 <Send_AT_Cmd>
		} while (!AT_Test(In4G));
 80013c8:	2001      	movs	r0, #1
 80013ca:	f000 fc1b 	bl	8001c04 <AT_Test>
 80013ce:	4603      	mov	r3, r0
 80013d0:	f083 0301 	eor.w	r3, r3, #1
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d1ba      	bne.n	8001350 <F4G_Init+0x40>

		//填充好相关信息
		getModuleMes();
 80013da:	f000 f9a5 	bl	8001728 <getModuleMes>
		ConnectToServerBy4G(ip, port);
 80013de:	490a      	ldr	r1, [pc, #40]	; (8001408 <F4G_Init+0xf8>)
 80013e0:	480a      	ldr	r0, [pc, #40]	; (800140c <F4G_Init+0xfc>)
 80013e2:	f000 f8ad 	bl	8001540 <ConnectToServerBy4G>
	}
}
 80013e6:	bf00      	nop
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	200007ac 	.word	0x200007ac
 80013f4:	40011000 	.word	0x40011000
 80013f8:	20001a6c 	.word	0x20001a6c
 80013fc:	0800ba10 	.word	0x0800ba10
 8001400:	0800ba14 	.word	0x0800ba14
 8001404:	0800ba20 	.word	0x0800ba20
 8001408:	20000014 	.word	0x20000014
 800140c:	20000000 	.word	0x20000000

08001410 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
	u8 ucCh;
	if (USART_GetITStatus( USART2, USART_IT_RXNE) != RESET)
 8001416:	f240 5125 	movw	r1, #1317	; 0x525
 800141a:	4843      	ldr	r0, [pc, #268]	; (8001528 <USART2_IRQHandler+0x118>)
 800141c:	f004 fd71 	bl	8005f02 <USART_GetITStatus>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d078      	beq.n	8001518 <USART2_IRQHandler+0x108>
	{
		ucCh = USART_ReceiveData( USART2);
 8001426:	4840      	ldr	r0, [pc, #256]	; (8001528 <USART2_IRQHandler+0x118>)
 8001428:	f004 fd31 	bl	8005e8e <USART_ReceiveData>
 800142c:	4603      	mov	r3, r0
 800142e:	70fb      	strb	r3, [r7, #3]

		if (F4G_Fram.InfBit.Length < (TCP_MAX_LEN - 1))
 8001430:	4b3e      	ldr	r3, [pc, #248]	; (800152c <USART2_IRQHandler+0x11c>)
 8001432:	f8b3 3a18 	ldrh.w	r3, [r3, #2584]	; 0xa18
 8001436:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800143a:	b29b      	uxth	r3, r3
 800143c:	461a      	mov	r2, r3
 800143e:	f240 33fe 	movw	r3, #1022	; 0x3fe
 8001442:	429a      	cmp	r2, r3
 8001444:	dc14      	bgt.n	8001470 <USART2_IRQHandler+0x60>
		{
			F4G_Fram.Data[F4G_Fram.InfBit.Length++] = ucCh;
 8001446:	4b39      	ldr	r3, [pc, #228]	; (800152c <USART2_IRQHandler+0x11c>)
 8001448:	f8b3 3a18 	ldrh.w	r3, [r3, #2584]	; 0xa18
 800144c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001450:	b299      	uxth	r1, r3
 8001452:	1c4b      	adds	r3, r1, #1
 8001454:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001458:	b298      	uxth	r0, r3
 800145a:	4a34      	ldr	r2, [pc, #208]	; (800152c <USART2_IRQHandler+0x11c>)
 800145c:	f8b2 3a18 	ldrh.w	r3, [r2, #2584]	; 0xa18
 8001460:	f360 030e 	bfi	r3, r0, #0, #15
 8001464:	f8a2 3a18 	strh.w	r3, [r2, #2584]	; 0xa18
 8001468:	4a30      	ldr	r2, [pc, #192]	; (800152c <USART2_IRQHandler+0x11c>)
 800146a:	78fb      	ldrb	r3, [r7, #3]
 800146c:	5453      	strb	r3, [r2, r1]
 800146e:	e00c      	b.n	800148a <USART2_IRQHandler+0x7a>
		}
		else
		{
			printf("4G Cmd size over.\r\n");
 8001470:	482f      	ldr	r0, [pc, #188]	; (8001530 <USART2_IRQHandler+0x120>)
 8001472:	f005 fbb9 	bl	8006be8 <puts>
			memset(F4G_Fram.Data, 0, TCP_MAX_LEN);
 8001476:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800147a:	2100      	movs	r1, #0
 800147c:	482b      	ldr	r0, [pc, #172]	; (800152c <USART2_IRQHandler+0x11c>)
 800147e:	f005 fb33 	bl	8006ae8 <memset>
			F4G_Fram.InfAll = 0;
 8001482:	4b2a      	ldr	r3, [pc, #168]	; (800152c <USART2_IRQHandler+0x11c>)
 8001484:	2200      	movs	r2, #0
 8001486:	f8a3 2a18 	strh.w	r2, [r3, #2584]	; 0xa18
		}
		//收到服务器端发回的数据
		if (ucCh == ']' && (bool) strchr((const char *) F4G_Fram.Data, '['))
 800148a:	78fb      	ldrb	r3, [r7, #3]
 800148c:	2b5d      	cmp	r3, #93	; 0x5d
 800148e:	d143      	bne.n	8001518 <USART2_IRQHandler+0x108>
 8001490:	215b      	movs	r1, #91	; 0x5b
 8001492:	4826      	ldr	r0, [pc, #152]	; (800152c <USART2_IRQHandler+0x11c>)
 8001494:	f005 fc08 	bl	8006ca8 <strchr>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d03c      	beq.n	8001518 <USART2_IRQHandler+0x108>
		{
			char *res = (char *) F4G_Fram.Data;
 800149e:	4b23      	ldr	r3, [pc, #140]	; (800152c <USART2_IRQHandler+0x11c>)
 80014a0:	607b      	str	r3, [r7, #4]
			F4G_Fram.serverStatuCnt = 0;
 80014a2:	4b22      	ldr	r3, [pc, #136]	; (800152c <USART2_IRQHandler+0x11c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	f883 2a11 	strb.w	r2, [r3, #2577]	; 0xa11
			while (*res != '[')
 80014aa:	e002      	b.n	80014b2 <USART2_IRQHandler+0xa2>
			{
				res++;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	3301      	adds	r3, #1
 80014b0:	607b      	str	r3, [r7, #4]
			while (*res != '[')
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b5b      	cmp	r3, #91	; 0x5b
 80014b8:	d1f8      	bne.n	80014ac <USART2_IRQHandler+0x9c>
			}
			while (*res == '[')
 80014ba:	e002      	b.n	80014c2 <USART2_IRQHandler+0xb2>
				res++;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3301      	adds	r3, #1
 80014c0:	607b      	str	r3, [r7, #4]
			while (*res == '[')
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	2b5b      	cmp	r3, #91	; 0x5b
 80014c8:	d0f8      	beq.n	80014bc <USART2_IRQHandler+0xac>

			F4G_Fram.base64Str = strtok(res, "]");
 80014ca:	491a      	ldr	r1, [pc, #104]	; (8001534 <USART2_IRQHandler+0x124>)
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f005 fc29 	bl	8006d24 <strtok>
 80014d2:	4602      	mov	r2, r0
 80014d4:	4b15      	ldr	r3, [pc, #84]	; (800152c <USART2_IRQHandler+0x11c>)
 80014d6:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
			base64_decode((const char *) F4G_Fram.base64Str,
 80014da:	4b14      	ldr	r3, [pc, #80]	; (800152c <USART2_IRQHandler+0x11c>)
 80014dc:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 80014e0:	4915      	ldr	r1, [pc, #84]	; (8001538 <USART2_IRQHandler+0x128>)
 80014e2:	4618      	mov	r0, r3
 80014e4:	f000 fd92 	bl	800200c <base64_decode>
					(unsigned char *) F4G_Fram.DeData);
			printf("after Decryption=%s\r\n", F4G_Fram.DeData);
 80014e8:	4913      	ldr	r1, [pc, #76]	; (8001538 <USART2_IRQHandler+0x128>)
 80014ea:	4814      	ldr	r0, [pc, #80]	; (800153c <USART2_IRQHandler+0x12c>)
 80014ec:	f005 fb04 	bl	8006af8 <printf>
			memset(F4G_Fram.Data, '\0', TCP_MAX_LEN);
 80014f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014f4:	2100      	movs	r1, #0
 80014f6:	480d      	ldr	r0, [pc, #52]	; (800152c <USART2_IRQHandler+0x11c>)
 80014f8:	f005 faf6 	bl	8006ae8 <memset>
			F4G_Fram.InfBit.Length = 0;
 80014fc:	4a0b      	ldr	r2, [pc, #44]	; (800152c <USART2_IRQHandler+0x11c>)
 80014fe:	f8b2 3a18 	ldrh.w	r3, [r2, #2584]	; 0xa18
 8001502:	f36f 030e 	bfc	r3, #0, #15
 8001506:	f8a2 3a18 	strh.w	r3, [r2, #2584]	; 0xa18
			F4G_Fram.InfBit.FinishFlag = 1;
 800150a:	4a08      	ldr	r2, [pc, #32]	; (800152c <USART2_IRQHandler+0x11c>)
 800150c:	f892 3a19 	ldrb.w	r3, [r2, #2585]	; 0xa19
 8001510:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001514:	f882 3a19 	strb.w	r3, [r2, #2585]	; 0xa19
		}
	}
	USART_ClearFlag(USART2, USART_FLAG_TC);
 8001518:	2140      	movs	r1, #64	; 0x40
 800151a:	4803      	ldr	r0, [pc, #12]	; (8001528 <USART2_IRQHandler+0x118>)
 800151c:	f004 fce1 	bl	8005ee2 <USART_ClearFlag>
}
 8001520:	bf00      	nop
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40004400 	.word	0x40004400
 800152c:	200007ac 	.word	0x200007ac
 8001530:	0800ba2c 	.word	0x0800ba2c
 8001534:	0800ba40 	.word	0x0800ba40
 8001538:	20000bac 	.word	0x20000bac
 800153c:	0800ba44 	.word	0x0800ba44

08001540 <ConnectToServerBy4G>:
 * @addr IP地址或域名
 * @port 端口
 * @return
 */
bool ConnectToServerBy4G(char* addr, char* port)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af02      	add	r7, sp, #8
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	6039      	str	r1, [r7, #0]
	char *p = mymalloc(100);
 800154a:	2064      	movs	r0, #100	; 0x64
 800154c:	f004 fe46 	bl	80061dc <mymalloc>
 8001550:	60f8      	str	r0, [r7, #12]
	sprintf(p, "AT+CIPSTART=\"TCP\",\"%s\",%s", addr, port);
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	495b      	ldr	r1, [pc, #364]	; (80016c4 <ConnectToServerBy4G+0x184>)
 8001558:	68f8      	ldr	r0, [r7, #12]
 800155a:	f005 fb81 	bl	8006c60 <sprintf>
	do
	{
		while (!Send_AT_Cmd(In4G, "AT+CIPSHUT", "SHUT OK", NULL, 500))
 800155e:	bf00      	nop
 8001560:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001564:	9300      	str	r3, [sp, #0]
 8001566:	2300      	movs	r3, #0
 8001568:	4a57      	ldr	r2, [pc, #348]	; (80016c8 <ConnectToServerBy4G+0x188>)
 800156a:	4958      	ldr	r1, [pc, #352]	; (80016cc <ConnectToServerBy4G+0x18c>)
 800156c:	2001      	movs	r0, #1
 800156e:	f000 facf 	bl	8001b10 <Send_AT_Cmd>
 8001572:	4603      	mov	r3, r0
 8001574:	f083 0301 	eor.w	r3, r3, #1
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b00      	cmp	r3, #0
 800157c:	d1f0      	bne.n	8001560 <ConnectToServerBy4G+0x20>
			;
		while (!Send_AT_Cmd(In4G, "AT+CREG?", "OK", NULL, 500))
 800157e:	bf00      	nop
 8001580:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001584:	9300      	str	r3, [sp, #0]
 8001586:	2300      	movs	r3, #0
 8001588:	4a51      	ldr	r2, [pc, #324]	; (80016d0 <ConnectToServerBy4G+0x190>)
 800158a:	4952      	ldr	r1, [pc, #328]	; (80016d4 <ConnectToServerBy4G+0x194>)
 800158c:	2001      	movs	r0, #1
 800158e:	f000 fabf 	bl	8001b10 <Send_AT_Cmd>
 8001592:	4603      	mov	r3, r0
 8001594:	f083 0301 	eor.w	r3, r3, #1
 8001598:	b2db      	uxtb	r3, r3
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1f0      	bne.n	8001580 <ConnectToServerBy4G+0x40>
			;
		while (!Send_AT_Cmd(In4G, "AT+CGATT?", "OK", NULL, 500))
 800159e:	bf00      	nop
 80015a0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	2300      	movs	r3, #0
 80015a8:	4a49      	ldr	r2, [pc, #292]	; (80016d0 <ConnectToServerBy4G+0x190>)
 80015aa:	494b      	ldr	r1, [pc, #300]	; (80016d8 <ConnectToServerBy4G+0x198>)
 80015ac:	2001      	movs	r0, #1
 80015ae:	f000 faaf 	bl	8001b10 <Send_AT_Cmd>
 80015b2:	4603      	mov	r3, r0
 80015b4:	f083 0301 	eor.w	r3, r3, #1
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f0      	bne.n	80015a0 <ConnectToServerBy4G+0x60>
//		while (!Send_AT_Cmd(In4G, "AT+CIPMUX=0", "OK", NULL, 500))
//			; //单链接模式
//		while (!Send_AT_Cmd(In4G, "AT+CIPQSEND=1", "OK", NULL, 500))
//			; //快传模式
		//1.设置模式为TCP透传模式
		while (!Send_AT_Cmd(In4G, "AT+CIPMODE=1", "OK", NULL, 500))
 80015be:	bf00      	nop
 80015c0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	2300      	movs	r3, #0
 80015c8:	4a41      	ldr	r2, [pc, #260]	; (80016d0 <ConnectToServerBy4G+0x190>)
 80015ca:	4944      	ldr	r1, [pc, #272]	; (80016dc <ConnectToServerBy4G+0x19c>)
 80015cc:	2001      	movs	r0, #1
 80015ce:	f000 fa9f 	bl	8001b10 <Send_AT_Cmd>
 80015d2:	4603      	mov	r3, r0
 80015d4:	f083 0301 	eor.w	r3, r3, #1
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d1f0      	bne.n	80015c0 <ConnectToServerBy4G+0x80>
			;
		if (TCP_Params.cops == '3')
 80015de:	4b40      	ldr	r3, [pc, #256]	; (80016e0 <ConnectToServerBy4G+0x1a0>)
 80015e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80015e4:	2b33      	cmp	r3, #51	; 0x33
 80015e6:	d110      	bne.n	800160a <ConnectToServerBy4G+0xca>
		{
			while (!Send_AT_Cmd(In4G, "AT+CSTT=cmiot", "OK",
 80015e8:	bf00      	nop
 80015ea:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	2300      	movs	r3, #0
 80015f2:	4a37      	ldr	r2, [pc, #220]	; (80016d0 <ConnectToServerBy4G+0x190>)
 80015f4:	493b      	ldr	r1, [pc, #236]	; (80016e4 <ConnectToServerBy4G+0x1a4>)
 80015f6:	2001      	movs	r0, #1
 80015f8:	f000 fa8a 	bl	8001b10 <Send_AT_Cmd>
 80015fc:	4603      	mov	r3, r0
 80015fe:	f083 0301 	eor.w	r3, r3, #1
 8001602:	b2db      	uxtb	r3, r3
 8001604:	2b00      	cmp	r3, #0
 8001606:	d1f0      	bne.n	80015ea <ConnectToServerBy4G+0xaa>
 8001608:	e02a      	b.n	8001660 <ConnectToServerBy4G+0x120>
			NULL, 1800))
				;
		}
		else if (TCP_Params.cops == '6')
 800160a:	4b35      	ldr	r3, [pc, #212]	; (80016e0 <ConnectToServerBy4G+0x1a0>)
 800160c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001610:	2b36      	cmp	r3, #54	; 0x36
 8001612:	d110      	bne.n	8001636 <ConnectToServerBy4G+0xf6>
		{
			while (!Send_AT_Cmd(In4G, "AT+CSTT=UNIM2M.NJM2MAPN", "OK", NULL,
 8001614:	bf00      	nop
 8001616:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 800161a:	9300      	str	r3, [sp, #0]
 800161c:	2300      	movs	r3, #0
 800161e:	4a2c      	ldr	r2, [pc, #176]	; (80016d0 <ConnectToServerBy4G+0x190>)
 8001620:	4931      	ldr	r1, [pc, #196]	; (80016e8 <ConnectToServerBy4G+0x1a8>)
 8001622:	2001      	movs	r0, #1
 8001624:	f000 fa74 	bl	8001b10 <Send_AT_Cmd>
 8001628:	4603      	mov	r3, r0
 800162a:	f083 0301 	eor.w	r3, r3, #1
 800162e:	b2db      	uxtb	r3, r3
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1f0      	bne.n	8001616 <ConnectToServerBy4G+0xd6>
 8001634:	e014      	b.n	8001660 <ConnectToServerBy4G+0x120>
					1800))
				;
		}
		else if (TCP_Params.cops == '9')
 8001636:	4b2a      	ldr	r3, [pc, #168]	; (80016e0 <ConnectToServerBy4G+0x1a0>)
 8001638:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800163c:	2b39      	cmp	r3, #57	; 0x39
 800163e:	d10f      	bne.n	8001660 <ConnectToServerBy4G+0x120>
		{
			while (!Send_AT_Cmd(In4G, "AT+CSTT=CTNET", "OK", NULL, 1800))
 8001640:	bf00      	nop
 8001642:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8001646:	9300      	str	r3, [sp, #0]
 8001648:	2300      	movs	r3, #0
 800164a:	4a21      	ldr	r2, [pc, #132]	; (80016d0 <ConnectToServerBy4G+0x190>)
 800164c:	4927      	ldr	r1, [pc, #156]	; (80016ec <ConnectToServerBy4G+0x1ac>)
 800164e:	2001      	movs	r0, #1
 8001650:	f000 fa5e 	bl	8001b10 <Send_AT_Cmd>
 8001654:	4603      	mov	r3, r0
 8001656:	f083 0301 	eor.w	r3, r3, #1
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1f0      	bne.n	8001642 <ConnectToServerBy4G+0x102>
				;
		}
		while (!Send_AT_Cmd(In4G, "AT+CIICR", "OK", NULL, 500))
 8001660:	bf00      	nop
 8001662:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	2300      	movs	r3, #0
 800166a:	4a19      	ldr	r2, [pc, #100]	; (80016d0 <ConnectToServerBy4G+0x190>)
 800166c:	4920      	ldr	r1, [pc, #128]	; (80016f0 <ConnectToServerBy4G+0x1b0>)
 800166e:	2001      	movs	r0, #1
 8001670:	f000 fa4e 	bl	8001b10 <Send_AT_Cmd>
 8001674:	4603      	mov	r3, r0
 8001676:	f083 0301 	eor.w	r3, r3, #1
 800167a:	b2db      	uxtb	r3, r3
 800167c:	2b00      	cmp	r3, #0
 800167e:	d1f0      	bne.n	8001662 <ConnectToServerBy4G+0x122>
			;
		Send_AT_Cmd(In4G, "AT+CIFSR", "OK", NULL, 500);
 8001680:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	2300      	movs	r3, #0
 8001688:	4a11      	ldr	r2, [pc, #68]	; (80016d0 <ConnectToServerBy4G+0x190>)
 800168a:	491a      	ldr	r1, [pc, #104]	; (80016f4 <ConnectToServerBy4G+0x1b4>)
 800168c:	2001      	movs	r0, #1
 800168e:	f000 fa3f 	bl	8001b10 <Send_AT_Cmd>
	} while (!Send_AT_Cmd(In4G, p, "CONNECT", "ALREADY CONNECT", 1800));
 8001692:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8001696:	9300      	str	r3, [sp, #0]
 8001698:	4b17      	ldr	r3, [pc, #92]	; (80016f8 <ConnectToServerBy4G+0x1b8>)
 800169a:	4a18      	ldr	r2, [pc, #96]	; (80016fc <ConnectToServerBy4G+0x1bc>)
 800169c:	68f9      	ldr	r1, [r7, #12]
 800169e:	2001      	movs	r0, #1
 80016a0:	f000 fa36 	bl	8001b10 <Send_AT_Cmd>
 80016a4:	4603      	mov	r3, r0
 80016a6:	f083 0301 	eor.w	r3, r3, #1
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	f47f af56 	bne.w	800155e <ConnectToServerBy4G+0x1e>
	myfree(p);
 80016b2:	68f8      	ldr	r0, [r7, #12]
 80016b4:	f004 fd7c 	bl	80061b0 <myfree>
	return 1;
 80016b8:	2301      	movs	r3, #1
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	0800ba5c 	.word	0x0800ba5c
 80016c8:	0800ba78 	.word	0x0800ba78
 80016cc:	0800ba80 	.word	0x0800ba80
 80016d0:	0800ba10 	.word	0x0800ba10
 80016d4:	0800ba8c 	.word	0x0800ba8c
 80016d8:	0800ba98 	.word	0x0800ba98
 80016dc:	0800baa4 	.word	0x0800baa4
 80016e0:	2000074c 	.word	0x2000074c
 80016e4:	0800bab4 	.word	0x0800bab4
 80016e8:	0800bac4 	.word	0x0800bac4
 80016ec:	0800badc 	.word	0x0800badc
 80016f0:	0800baec 	.word	0x0800baec
 80016f4:	0800baf8 	.word	0x0800baf8
 80016f8:	0800bb04 	.word	0x0800bb04
 80016fc:	0800bb14 	.word	0x0800bb14

08001700 <F4G_ExitUnvarnishSend>:
/**
 * 4G模块退出透传模式
 */
void F4G_ExitUnvarnishSend(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
	delay_ms(1000);
 8001704:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001708:	f004 fda4 	bl	8006254 <delay_ms>
	F4G_USART("+++");
 800170c:	4904      	ldr	r1, [pc, #16]	; (8001720 <F4G_ExitUnvarnishSend+0x20>)
 800170e:	4805      	ldr	r0, [pc, #20]	; (8001724 <F4G_ExitUnvarnishSend+0x24>)
 8001710:	f000 f95a 	bl	80019c8 <_USART_printf>
	delay_ms(500);
 8001714:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001718:	f004 fd9c 	bl	8006254 <delay_ms>
}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	0800bb1c 	.word	0x0800bb1c
 8001724:	40004400 	.word	0x40004400

08001728 <getModuleMes>:
/***********************以下开始为与服务器通信业务代码部分*************************************/
/**
 * 获取模块的相关信息
 */
void getModuleMes(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af02      	add	r7, sp, #8
	unsigned char *result = NULL;
 800172e:	2300      	movs	r3, #0
 8001730:	607b      	str	r3, [r7, #4]
	u8 inx = 0;
 8001732:	2300      	movs	r3, #0
 8001734:	70fb      	strb	r3, [r7, #3]
	strcpy(TCP_Params.locations[0], "0");
 8001736:	4b63      	ldr	r3, [pc, #396]	; (80018c4 <getModuleMes+0x19c>)
 8001738:	2230      	movs	r2, #48	; 0x30
 800173a:	801a      	strh	r2, [r3, #0]
	strcpy(TCP_Params.locations[1], "0");
 800173c:	4b62      	ldr	r3, [pc, #392]	; (80018c8 <getModuleMes+0x1a0>)
 800173e:	2230      	movs	r2, #48	; 0x30
 8001740:	801a      	strh	r2, [r3, #0]
	//获取物联网卡号
	while (!Send_AT_Cmd(In4G, "AT+ICCID", "+ICCID:", NULL, 500))
 8001742:	bf00      	nop
 8001744:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001748:	9300      	str	r3, [sp, #0]
 800174a:	2300      	movs	r3, #0
 800174c:	4a5f      	ldr	r2, [pc, #380]	; (80018cc <getModuleMes+0x1a4>)
 800174e:	4960      	ldr	r1, [pc, #384]	; (80018d0 <getModuleMes+0x1a8>)
 8001750:	2001      	movs	r0, #1
 8001752:	f000 f9dd 	bl	8001b10 <Send_AT_Cmd>
 8001756:	4603      	mov	r3, r0
 8001758:	f083 0301 	eor.w	r3, r3, #1
 800175c:	b2db      	uxtb	r3, r3
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1f0      	bne.n	8001744 <getModuleMes+0x1c>
		;
	result = F4G_Fram.Data;
 8001762:	4b5c      	ldr	r3, [pc, #368]	; (80018d4 <getModuleMes+0x1ac>)
 8001764:	607b      	str	r3, [r7, #4]
	inx = 0;
 8001766:	2300      	movs	r3, #0
 8001768:	70fb      	strb	r3, [r7, #3]
	while (!(*result <= '9' && *result >= '0'))
 800176a:	e002      	b.n	8001772 <getModuleMes+0x4a>
	{
		result++;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	3301      	adds	r3, #1
 8001770:	607b      	str	r3, [r7, #4]
	while (!(*result <= '9' && *result >= '0'))
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b39      	cmp	r3, #57	; 0x39
 8001778:	d8f8      	bhi.n	800176c <getModuleMes+0x44>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	2b2f      	cmp	r3, #47	; 0x2f
 8001780:	d9f4      	bls.n	800176c <getModuleMes+0x44>
	}
	//当值为字母和数字时
	while ((*result <= '9' && *result >= '0')
 8001782:	e00b      	b.n	800179c <getModuleMes+0x74>
			|| (*result <= 'Z' && *result >= 'A')
			|| (*result <= 'z' && *result >= 'a'))
	{
		TCP_Params.ccid[inx++] = *result;
 8001784:	78fb      	ldrb	r3, [r7, #3]
 8001786:	1c5a      	adds	r2, r3, #1
 8001788:	70fa      	strb	r2, [r7, #3]
 800178a:	4619      	mov	r1, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	781a      	ldrb	r2, [r3, #0]
 8001790:	4b4c      	ldr	r3, [pc, #304]	; (80018c4 <getModuleMes+0x19c>)
 8001792:	440b      	add	r3, r1
 8001794:	761a      	strb	r2, [r3, #24]
		result++;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	3301      	adds	r3, #1
 800179a:	607b      	str	r3, [r7, #4]
	while ((*result <= '9' && *result >= '0')
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b39      	cmp	r3, #57	; 0x39
 80017a2:	d803      	bhi.n	80017ac <getModuleMes+0x84>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b2f      	cmp	r3, #47	; 0x2f
 80017aa:	d8eb      	bhi.n	8001784 <getModuleMes+0x5c>
			|| (*result <= 'Z' && *result >= 'A')
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b5a      	cmp	r3, #90	; 0x5a
 80017b2:	d803      	bhi.n	80017bc <getModuleMes+0x94>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b40      	cmp	r3, #64	; 0x40
 80017ba:	d8e3      	bhi.n	8001784 <getModuleMes+0x5c>
			|| (*result <= 'z' && *result >= 'a'))
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b7a      	cmp	r3, #122	; 0x7a
 80017c2:	d803      	bhi.n	80017cc <getModuleMes+0xa4>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b60      	cmp	r3, #96	; 0x60
 80017ca:	d8db      	bhi.n	8001784 <getModuleMes+0x5c>
	}
	printf("CCID=%s\r\n", TCP_Params.ccid);
 80017cc:	4942      	ldr	r1, [pc, #264]	; (80018d8 <getModuleMes+0x1b0>)
 80017ce:	4843      	ldr	r0, [pc, #268]	; (80018dc <getModuleMes+0x1b4>)
 80017d0:	f005 f992 	bl	8006af8 <printf>

	//获取模块网络信息
	while (!Send_AT_Cmd(In4G, "AT+COPS=0,1", "OK", NULL, 1000))
 80017d4:	bf00      	nop
 80017d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017da:	9300      	str	r3, [sp, #0]
 80017dc:	2300      	movs	r3, #0
 80017de:	4a40      	ldr	r2, [pc, #256]	; (80018e0 <getModuleMes+0x1b8>)
 80017e0:	4940      	ldr	r1, [pc, #256]	; (80018e4 <getModuleMes+0x1bc>)
 80017e2:	2001      	movs	r0, #1
 80017e4:	f000 f994 	bl	8001b10 <Send_AT_Cmd>
 80017e8:	4603      	mov	r3, r0
 80017ea:	f083 0301 	eor.w	r3, r3, #1
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d1f0      	bne.n	80017d6 <getModuleMes+0xae>
		;
	while (!Send_AT_Cmd(In4G, "AT+COPS?", "+COPS", NULL, 500))
 80017f4:	bf00      	nop
 80017f6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80017fa:	9300      	str	r3, [sp, #0]
 80017fc:	2300      	movs	r3, #0
 80017fe:	4a3a      	ldr	r2, [pc, #232]	; (80018e8 <getModuleMes+0x1c0>)
 8001800:	493a      	ldr	r1, [pc, #232]	; (80018ec <getModuleMes+0x1c4>)
 8001802:	2001      	movs	r0, #1
 8001804:	f000 f984 	bl	8001b10 <Send_AT_Cmd>
 8001808:	4603      	mov	r3, r0
 800180a:	f083 0301 	eor.w	r3, r3, #1
 800180e:	b2db      	uxtb	r3, r3
 8001810:	2b00      	cmp	r3, #0
 8001812:	d1f0      	bne.n	80017f6 <getModuleMes+0xce>
		;
	if ((bool) strstr((const char *) F4G_Fram.Data, "CMCC"))
 8001814:	4936      	ldr	r1, [pc, #216]	; (80018f0 <getModuleMes+0x1c8>)
 8001816:	482f      	ldr	r0, [pc, #188]	; (80018d4 <getModuleMes+0x1ac>)
 8001818:	f005 fa68 	bl	8006cec <strstr>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d004      	beq.n	800182c <getModuleMes+0x104>
	{
		TCP_Params.cops = '3';
 8001822:	4b28      	ldr	r3, [pc, #160]	; (80018c4 <getModuleMes+0x19c>)
 8001824:	2233      	movs	r2, #51	; 0x33
 8001826:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 800182a:	e00f      	b.n	800184c <getModuleMes+0x124>
	}
	else if ((bool) strstr((const char *) F4G_Fram.Data, "UNICOM"))
 800182c:	4931      	ldr	r1, [pc, #196]	; (80018f4 <getModuleMes+0x1cc>)
 800182e:	4829      	ldr	r0, [pc, #164]	; (80018d4 <getModuleMes+0x1ac>)
 8001830:	f005 fa5c 	bl	8006cec <strstr>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d004      	beq.n	8001844 <getModuleMes+0x11c>
	{
		TCP_Params.cops = '6';
 800183a:	4b22      	ldr	r3, [pc, #136]	; (80018c4 <getModuleMes+0x19c>)
 800183c:	2236      	movs	r2, #54	; 0x36
 800183e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8001842:	e003      	b.n	800184c <getModuleMes+0x124>
	}
	else
	{
		TCP_Params.cops = '9';
 8001844:	4b1f      	ldr	r3, [pc, #124]	; (80018c4 <getModuleMes+0x19c>)
 8001846:	2239      	movs	r2, #57	; 0x39
 8001848:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	}
	printf("COPS is \"%c\"\r\n", TCP_Params.cops);
 800184c:	4b1d      	ldr	r3, [pc, #116]	; (80018c4 <getModuleMes+0x19c>)
 800184e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001852:	4619      	mov	r1, r3
 8001854:	4828      	ldr	r0, [pc, #160]	; (80018f8 <getModuleMes+0x1d0>)
 8001856:	f005 f94f 	bl	8006af8 <printf>
	//获取信号
	while (!Send_AT_Cmd(In4G, "AT+CSQ", "OK", NULL, 500))
 800185a:	bf00      	nop
 800185c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001860:	9300      	str	r3, [sp, #0]
 8001862:	2300      	movs	r3, #0
 8001864:	4a1e      	ldr	r2, [pc, #120]	; (80018e0 <getModuleMes+0x1b8>)
 8001866:	4925      	ldr	r1, [pc, #148]	; (80018fc <getModuleMes+0x1d4>)
 8001868:	2001      	movs	r0, #1
 800186a:	f000 f951 	bl	8001b10 <Send_AT_Cmd>
 800186e:	4603      	mov	r3, r0
 8001870:	f083 0301 	eor.w	r3, r3, #1
 8001874:	b2db      	uxtb	r3, r3
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1f0      	bne.n	800185c <getModuleMes+0x134>
		;
	result = F4G_Fram.Data;
 800187a:	4b16      	ldr	r3, [pc, #88]	; (80018d4 <getModuleMes+0x1ac>)
 800187c:	607b      	str	r3, [r7, #4]
	while (*result++ != ':')
 800187e:	bf00      	nop
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	1c5a      	adds	r2, r3, #1
 8001884:	607a      	str	r2, [r7, #4]
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2b3a      	cmp	r3, #58	; 0x3a
 800188a:	d1f9      	bne.n	8001880 <getModuleMes+0x158>
		;
	result++;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	3301      	adds	r3, #1
 8001890:	607b      	str	r3, [r7, #4]
	TCP_Params.rssi = atoi(strtok((char *) result, ","));
 8001892:	491b      	ldr	r1, [pc, #108]	; (8001900 <getModuleMes+0x1d8>)
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f005 fa45 	bl	8006d24 <strtok>
 800189a:	4603      	mov	r3, r0
 800189c:	4618      	mov	r0, r3
 800189e:	f005 f8dd 	bl	8006a5c <atoi>
 80018a2:	4603      	mov	r3, r0
 80018a4:	b2da      	uxtb	r2, r3
 80018a6:	4b07      	ldr	r3, [pc, #28]	; (80018c4 <getModuleMes+0x19c>)
 80018a8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	printf("CSQ is %d\r\n", TCP_Params.rssi);
 80018ac:	4b05      	ldr	r3, [pc, #20]	; (80018c4 <getModuleMes+0x19c>)
 80018ae:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80018b2:	4619      	mov	r1, r3
 80018b4:	4813      	ldr	r0, [pc, #76]	; (8001904 <getModuleMes+0x1dc>)
 80018b6:	f005 f91f 	bl	8006af8 <printf>
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	2000074c 	.word	0x2000074c
 80018c8:	20000758 	.word	0x20000758
 80018cc:	0800bb20 	.word	0x0800bb20
 80018d0:	0800bb28 	.word	0x0800bb28
 80018d4:	200007ac 	.word	0x200007ac
 80018d8:	20000764 	.word	0x20000764
 80018dc:	0800bb34 	.word	0x0800bb34
 80018e0:	0800ba10 	.word	0x0800ba10
 80018e4:	0800bb40 	.word	0x0800bb40
 80018e8:	0800bb4c 	.word	0x0800bb4c
 80018ec:	0800bb54 	.word	0x0800bb54
 80018f0:	0800bb60 	.word	0x0800bb60
 80018f4:	0800bb68 	.word	0x0800bb68
 80018f8:	0800bb70 	.word	0x0800bb70
 80018fc:	0800bb80 	.word	0x0800bb80
 8001900:	0800bb88 	.word	0x0800bb88
 8001904:	0800bb8c 	.word	0x0800bb8c

08001908 <myitoa>:
{ 0 };
struct STRUCT_USART_Fram F4G_Fram =
{ 0 };

static char *myitoa(int value, char *string, int radix)
{
 8001908:	b480      	push	{r7}
 800190a:	b089      	sub	sp, #36	; 0x24
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
	int i, d;
	int flag = 0;
 8001914:	2300      	movs	r3, #0
 8001916:	61bb      	str	r3, [r7, #24]
	char *ptr = string;
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	617b      	str	r3, [r7, #20]

	/* This implementation only works for decimal numbers. */
	if (radix != 10)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2b0a      	cmp	r3, #10
 8001920:	d004      	beq.n	800192c <myitoa+0x24>
	{
		*ptr = 0;
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
		return string;
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	e046      	b.n	80019ba <myitoa+0xb2>
	}

	if (!value)
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d109      	bne.n	8001946 <myitoa+0x3e>
	{
		*ptr++ = 0x30;
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	1c5a      	adds	r2, r3, #1
 8001936:	617a      	str	r2, [r7, #20]
 8001938:	2230      	movs	r2, #48	; 0x30
 800193a:	701a      	strb	r2, [r3, #0]
		*ptr = 0;
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	2200      	movs	r2, #0
 8001940:	701a      	strb	r2, [r3, #0]
		return string;
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	e039      	b.n	80019ba <myitoa+0xb2>
	}

	/* if this is a negative value insert the minus sign. */
	if (value < 0)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2b00      	cmp	r3, #0
 800194a:	da07      	bge.n	800195c <myitoa+0x54>
	{
		*ptr++ = '-';
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	1c5a      	adds	r2, r3, #1
 8001950:	617a      	str	r2, [r7, #20]
 8001952:	222d      	movs	r2, #45	; 0x2d
 8001954:	701a      	strb	r2, [r3, #0]

		/* Make the value positive. */
		value *= -1;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	425b      	negs	r3, r3
 800195a:	60fb      	str	r3, [r7, #12]

	}

	for (i = 10000; i > 0; i /= 10)
 800195c:	f242 7310 	movw	r3, #10000	; 0x2710
 8001960:	61fb      	str	r3, [r7, #28]
 8001962:	e023      	b.n	80019ac <myitoa+0xa4>
	{
		d = value / i;
 8001964:	68fa      	ldr	r2, [r7, #12]
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	fb92 f3f3 	sdiv	r3, r2, r3
 800196c:	613b      	str	r3, [r7, #16]

		if (d || flag)
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d102      	bne.n	800197a <myitoa+0x72>
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d010      	beq.n	800199c <myitoa+0x94>
		{
			*ptr++ = (char) (d + 0x30);
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	1c5a      	adds	r2, r3, #1
 800197e:	617a      	str	r2, [r7, #20]
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	b2d2      	uxtb	r2, r2
 8001984:	3230      	adds	r2, #48	; 0x30
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	701a      	strb	r2, [r3, #0]
			value -= (d * i);
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	69fa      	ldr	r2, [r7, #28]
 800198e:	fb02 f303 	mul.w	r3, r2, r3
 8001992:	68fa      	ldr	r2, [r7, #12]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	60fb      	str	r3, [r7, #12]
			flag = 1;
 8001998:	2301      	movs	r3, #1
 800199a:	61bb      	str	r3, [r7, #24]
	for (i = 10000; i > 0; i /= 10)
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	4a09      	ldr	r2, [pc, #36]	; (80019c4 <myitoa+0xbc>)
 80019a0:	fb82 1203 	smull	r1, r2, r2, r3
 80019a4:	1092      	asrs	r2, r2, #2
 80019a6:	17db      	asrs	r3, r3, #31
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	61fb      	str	r3, [r7, #28]
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	dcd8      	bgt.n	8001964 <myitoa+0x5c>
		}
	}

	/* Null terminate the string. */
	*ptr = 0;
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]

	return string;
 80019b8:	68bb      	ldr	r3, [r7, #8]

} /* NCL_Itoa */
 80019ba:	4618      	mov	r0, r3
 80019bc:	3724      	adds	r7, #36	; 0x24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr
 80019c4:	66666667 	.word	0x66666667

080019c8 <_USART_printf>:

void _USART_printf(USART_TypeDef * USARTx, char * Data, ...)
{
 80019c8:	b40e      	push	{r1, r2, r3}
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b08b      	sub	sp, #44	; 0x2c
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
	const char *s;
	int d;
	char buf[16];

	va_list ap;
	va_start(ap, Data);
 80019d2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80019d6:	60fb      	str	r3, [r7, #12]

	while (*Data != 0)     // 判断是否到达字符串结束符
 80019d8:	e08e      	b.n	8001af8 <_USART_printf+0x130>
	{
		if (*Data == 0x5c)  //'\'
 80019da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b5c      	cmp	r3, #92	; 0x5c
 80019e0:	d11d      	bne.n	8001a1e <_USART_printf+0x56>
		{
			switch (*++Data)
 80019e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019e4:	3301      	adds	r3, #1
 80019e6:	637b      	str	r3, [r7, #52]	; 0x34
 80019e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2b6e      	cmp	r3, #110	; 0x6e
 80019ee:	d009      	beq.n	8001a04 <_USART_printf+0x3c>
 80019f0:	2b72      	cmp	r3, #114	; 0x72
 80019f2:	d10f      	bne.n	8001a14 <_USART_printf+0x4c>
			{
			case 'r':							          //回车符
				USART_SendData(USARTx, 0x0d);
 80019f4:	210d      	movs	r1, #13
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f004 fa38 	bl	8005e6c <USART_SendData>
				Data++;
 80019fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019fe:	3301      	adds	r3, #1
 8001a00:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 8001a02:	e071      	b.n	8001ae8 <_USART_printf+0x120>

			case 'n':							          //换行符
				USART_SendData(USARTx, 0x0a);
 8001a04:	210a      	movs	r1, #10
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f004 fa30 	bl	8005e6c <USART_SendData>
				Data++;
 8001a0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a0e:	3301      	adds	r3, #1
 8001a10:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 8001a12:	e069      	b.n	8001ae8 <_USART_printf+0x120>

			default:
				Data++;
 8001a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a16:	3301      	adds	r3, #1
 8001a18:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 8001a1a:	bf00      	nop
 8001a1c:	e064      	b.n	8001ae8 <_USART_printf+0x120>
			}
		}

		else if (*Data == '%')
 8001a1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	2b25      	cmp	r3, #37	; 0x25
 8001a24:	d157      	bne.n	8001ad6 <_USART_printf+0x10e>
		{									  //
			switch (*++Data)
 8001a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a28:	3301      	adds	r3, #1
 8001a2a:	637b      	str	r3, [r7, #52]	; 0x34
 8001a2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	2b64      	cmp	r3, #100	; 0x64
 8001a32:	d021      	beq.n	8001a78 <_USART_printf+0xb0>
 8001a34:	2b73      	cmp	r3, #115	; 0x73
 8001a36:	d149      	bne.n	8001acc <_USART_printf+0x104>
			{
			case 's':										  //字符串
				s = va_arg(ap, const char *);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	1d1a      	adds	r2, r3, #4
 8001a3c:	60fa      	str	r2, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24

				for (; *s; s++)
 8001a42:	e011      	b.n	8001a68 <_USART_printf+0xa0>
				{
					USART_SendData(USARTx, *s);
 8001a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f004 fa0d 	bl	8005e6c <USART_SendData>
					while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE) == RESET)
 8001a52:	bf00      	nop
 8001a54:	2180      	movs	r1, #128	; 0x80
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f004 fa28 	bl	8005eac <USART_GetFlagStatus>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d0f8      	beq.n	8001a54 <_USART_printf+0x8c>
				for (; *s; s++)
 8001a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a64:	3301      	adds	r3, #1
 8001a66:	627b      	str	r3, [r7, #36]	; 0x24
 8001a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d1e9      	bne.n	8001a44 <_USART_printf+0x7c>
						;
				}

				Data++;
 8001a70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a72:	3301      	adds	r3, #1
 8001a74:	637b      	str	r3, [r7, #52]	; 0x34

				break;
 8001a76:	e037      	b.n	8001ae8 <_USART_printf+0x120>

			case 'd':
				//十进制
				d = va_arg(ap, int);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	1d1a      	adds	r2, r3, #4
 8001a7c:	60fa      	str	r2, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	623b      	str	r3, [r7, #32]

				myitoa(d, buf, 10);
 8001a82:	f107 0310 	add.w	r3, r7, #16
 8001a86:	220a      	movs	r2, #10
 8001a88:	4619      	mov	r1, r3
 8001a8a:	6a38      	ldr	r0, [r7, #32]
 8001a8c:	f7ff ff3c 	bl	8001908 <myitoa>

				for (s = buf; *s; s++)
 8001a90:	f107 0310 	add.w	r3, r7, #16
 8001a94:	627b      	str	r3, [r7, #36]	; 0x24
 8001a96:	e011      	b.n	8001abc <_USART_printf+0xf4>
				{
					USART_SendData(USARTx, *s);
 8001a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f004 f9e3 	bl	8005e6c <USART_SendData>
					while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE) == RESET)
 8001aa6:	bf00      	nop
 8001aa8:	2180      	movs	r1, #128	; 0x80
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f004 f9fe 	bl	8005eac <USART_GetFlagStatus>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d0f8      	beq.n	8001aa8 <_USART_printf+0xe0>
				for (s = buf; *s; s++)
 8001ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab8:	3301      	adds	r3, #1
 8001aba:	627b      	str	r3, [r7, #36]	; 0x24
 8001abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d1e9      	bne.n	8001a98 <_USART_printf+0xd0>
						;
				}

				Data++;
 8001ac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	637b      	str	r3, [r7, #52]	; 0x34

				break;
 8001aca:	e00d      	b.n	8001ae8 <_USART_printf+0x120>

			default:
				Data++;
 8001acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ace:	3301      	adds	r3, #1
 8001ad0:	637b      	str	r3, [r7, #52]	; 0x34

				break;
 8001ad2:	bf00      	nop
 8001ad4:	e008      	b.n	8001ae8 <_USART_printf+0x120>

			}
		}

		else
			USART_SendData(USARTx, *Data++);
 8001ad6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ad8:	1c5a      	adds	r2, r3, #1
 8001ada:	637a      	str	r2, [r7, #52]	; 0x34
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f004 f9c2 	bl	8005e6c <USART_SendData>

		while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE) == RESET)
 8001ae8:	bf00      	nop
 8001aea:	2180      	movs	r1, #128	; 0x80
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f004 f9dd 	bl	8005eac <USART_GetFlagStatus>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d0f8      	beq.n	8001aea <_USART_printf+0x122>
	while (*Data != 0)     // 判断是否到达字符串结束符
 8001af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	f47f af6c 	bne.w	80019da <_USART_printf+0x12>
			;

	}
}
 8001b02:	bf00      	nop
 8001b04:	372c      	adds	r7, #44	; 0x2c
 8001b06:	46bd      	mov	sp, r7
 8001b08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b0c:	b003      	add	sp, #12
 8001b0e:	4770      	bx	lr

08001b10 <Send_AT_Cmd>:
 * @time：等待响应的时间
 * @return 1：发送成功 0：失败
 */
bool Send_AT_Cmd(ENUM_Internet_TypeDef internet, char *cmd, char *ack1,
		char *ack2, u32 time)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60b9      	str	r1, [r7, #8]
 8001b18:	607a      	str	r2, [r7, #4]
 8001b1a:	603b      	str	r3, [r7, #0]
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	73fb      	strb	r3, [r7, #15]
	struct STRUCT_USART_Fram *USART_Fram;
	USART_TypeDef *USARTx;

	if (internet == In4G)
 8001b20:	7bfb      	ldrb	r3, [r7, #15]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d103      	bne.n	8001b2e <Send_AT_Cmd+0x1e>
	{
		USART_Fram = &F4G_Fram;
 8001b26:	4b33      	ldr	r3, [pc, #204]	; (8001bf4 <Send_AT_Cmd+0xe4>)
 8001b28:	617b      	str	r3, [r7, #20]
		USARTx = USART2;
 8001b2a:	4b33      	ldr	r3, [pc, #204]	; (8001bf8 <Send_AT_Cmd+0xe8>)
 8001b2c:	613b      	str	r3, [r7, #16]
	}

	//USART_Fram->IsNotInAT = 0; //AT指令进行中

	USART_Fram->InfBit.Length = 0;	//从新开始接收新的数据包
 8001b2e:	697a      	ldr	r2, [r7, #20]
 8001b30:	f8b2 3a18 	ldrh.w	r3, [r2, #2584]	; 0xa18
 8001b34:	f36f 030e 	bfc	r3, #0, #15
 8001b38:	f8a2 3a18 	strh.w	r3, [r2, #2584]	; 0xa18
	_USART_printf(USARTx, "%s\r\n", cmd);
 8001b3c:	68ba      	ldr	r2, [r7, #8]
 8001b3e:	492f      	ldr	r1, [pc, #188]	; (8001bfc <Send_AT_Cmd+0xec>)
 8001b40:	6938      	ldr	r0, [r7, #16]
 8001b42:	f7ff ff41 	bl	80019c8 <_USART_printf>
	if (ack1 == 0 && ack2 == 0)	 //不需要接收数据
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d104      	bne.n	8001b56 <Send_AT_Cmd+0x46>
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d101      	bne.n	8001b56 <Send_AT_Cmd+0x46>
	{
		return true;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e04a      	b.n	8001bec <Send_AT_Cmd+0xdc>
	}
	delay_ms(time);	  //延时time时间
 8001b56:	6a3b      	ldr	r3, [r7, #32]
 8001b58:	b29b      	uxth	r3, r3
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f004 fb7a 	bl	8006254 <delay_ms>

	USART_Fram->Data[USART_Fram->InfBit.Length] = '\0';
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	f8b3 3a18 	ldrh.w	r3, [r3, #2584]	; 0xa18
 8001b66:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	2100      	movs	r1, #0
 8001b72:	5499      	strb	r1, [r3, r2]

	printf("%s", USART_Fram->Data);
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	4619      	mov	r1, r3
 8001b78:	4821      	ldr	r0, [pc, #132]	; (8001c00 <Send_AT_Cmd+0xf0>)
 8001b7a:	f004 ffbd 	bl	8006af8 <printf>

	if (ack1 != 0 && ack2 != 0)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d019      	beq.n	8001bb8 <Send_AT_Cmd+0xa8>
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d016      	beq.n	8001bb8 <Send_AT_Cmd+0xa8>
	{
		//USART_Fram->InfAll = 0;
		return (( bool ) strstr((const char *) USART_Fram->Data, ack1)
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	6879      	ldr	r1, [r7, #4]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f005 f8ac 	bl	8006cec <strstr>
 8001b94:	4603      	mov	r3, r0
				|| ( bool ) strstr((const char *) USART_Fram->Data, ack2));
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d107      	bne.n	8001baa <Send_AT_Cmd+0x9a>
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	6839      	ldr	r1, [r7, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f005 f8a4 	bl	8006cec <strstr>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <Send_AT_Cmd+0x9e>
 8001baa:	2301      	movs	r3, #1
 8001bac:	e000      	b.n	8001bb0 <Send_AT_Cmd+0xa0>
 8001bae:	2300      	movs	r3, #0
 8001bb0:	f003 0301 	and.w	r3, r3, #1
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	e019      	b.n	8001bec <Send_AT_Cmd+0xdc>
	}
	else if (ack1 != 0)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d00b      	beq.n	8001bd6 <Send_AT_Cmd+0xc6>
	{
		//USART_Fram->InfAll = 0;
		return (( bool ) strstr((const char *) USART_Fram->Data, ack1));
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	6879      	ldr	r1, [r7, #4]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f005 f892 	bl	8006cec <strstr>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	bf14      	ite	ne
 8001bce:	2301      	movne	r3, #1
 8001bd0:	2300      	moveq	r3, #0
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	e00a      	b.n	8001bec <Send_AT_Cmd+0xdc>
	}
	else
	{
		//USART_Fram->InfAll = 0;
		return (( bool ) strstr((const char *) USART_Fram->Data, ack2));
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	6839      	ldr	r1, [r7, #0]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f005 f886 	bl	8006cec <strstr>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	bf14      	ite	ne
 8001be6:	2301      	movne	r3, #1
 8001be8:	2300      	moveq	r3, #0
 8001bea:	b2db      	uxtb	r3, r3
	}
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3718      	adds	r7, #24
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	200007ac 	.word	0x200007ac
 8001bf8:	40004400 	.word	0x40004400
 8001bfc:	0800bb98 	.word	0x0800bb98
 8001c00:	0800bba0 	.word	0x0800bba0

08001c04 <AT_Test>:

bool AT_Test(ENUM_Internet_TypeDef internet)
{
 8001c04:	b590      	push	{r4, r7, lr}
 8001c06:	b087      	sub	sp, #28
 8001c08:	af02      	add	r7, sp, #8
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]
	u8 count = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	73fb      	strb	r3, [r7, #15]
	char *module = mymalloc(10);
 8001c12:	200a      	movs	r0, #10
 8001c14:	f004 fae2 	bl	80061dc <mymalloc>
 8001c18:	60b8      	str	r0, [r7, #8]
	if (internet == In4G)
 8001c1a:	79fb      	ldrb	r3, [r7, #7]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d109      	bne.n	8001c34 <AT_Test+0x30>
	{
		sprintf(module, "%s", "4G module");
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	4920      	ldr	r1, [pc, #128]	; (8001ca4 <AT_Test+0xa0>)
 8001c24:	461a      	mov	r2, r3
 8001c26:	460b      	mov	r3, r1
 8001c28:	cb03      	ldmia	r3!, {r0, r1}
 8001c2a:	6010      	str	r0, [r2, #0]
 8001c2c:	6051      	str	r1, [r2, #4]
 8001c2e:	881b      	ldrh	r3, [r3, #0]
 8001c30:	8113      	strh	r3, [r2, #8]
 8001c32:	e011      	b.n	8001c58 <AT_Test+0x54>
	}
	else
	{
		sprintf(module, "%s", "WIFI module");
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	4a1c      	ldr	r2, [pc, #112]	; (8001ca8 <AT_Test+0xa4>)
 8001c38:	461c      	mov	r4, r3
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001c3e:	6020      	str	r0, [r4, #0]
 8001c40:	6061      	str	r1, [r4, #4]
 8001c42:	60a2      	str	r2, [r4, #8]
	}
	while (count++ < 8)
 8001c44:	e008      	b.n	8001c58 <AT_Test+0x54>
	{
		Send_AT_Cmd(internet, "AT", "OK", NULL, 500);
 8001c46:	79f8      	ldrb	r0, [r7, #7]
 8001c48:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001c4c:	9300      	str	r3, [sp, #0]
 8001c4e:	2300      	movs	r3, #0
 8001c50:	4a16      	ldr	r2, [pc, #88]	; (8001cac <AT_Test+0xa8>)
 8001c52:	4917      	ldr	r1, [pc, #92]	; (8001cb0 <AT_Test+0xac>)
 8001c54:	f7ff ff5c 	bl	8001b10 <Send_AT_Cmd>
	while (count++ < 8)
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
 8001c5a:	1c5a      	adds	r2, r3, #1
 8001c5c:	73fa      	strb	r2, [r7, #15]
 8001c5e:	2b07      	cmp	r3, #7
 8001c60:	d9f1      	bls.n	8001c46 <AT_Test+0x42>
	}
	if (Send_AT_Cmd(internet, "AT", "OK", NULL, 500))
 8001c62:	79f8      	ldrb	r0, [r7, #7]
 8001c64:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	4a0f      	ldr	r2, [pc, #60]	; (8001cac <AT_Test+0xa8>)
 8001c6e:	4910      	ldr	r1, [pc, #64]	; (8001cb0 <AT_Test+0xac>)
 8001c70:	f7ff ff4e 	bl	8001b10 <Send_AT_Cmd>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d008      	beq.n	8001c8c <AT_Test+0x88>
	{
		printf("test %s success!\r\n", module);
 8001c7a:	68b9      	ldr	r1, [r7, #8]
 8001c7c:	480d      	ldr	r0, [pc, #52]	; (8001cb4 <AT_Test+0xb0>)
 8001c7e:	f004 ff3b 	bl	8006af8 <printf>
		myfree(module);
 8001c82:	68b8      	ldr	r0, [r7, #8]
 8001c84:	f004 fa94 	bl	80061b0 <myfree>
		return 1;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e007      	b.n	8001c9c <AT_Test+0x98>
	}
	printf("test %s fail!\r\n", module);
 8001c8c:	68b9      	ldr	r1, [r7, #8]
 8001c8e:	480a      	ldr	r0, [pc, #40]	; (8001cb8 <AT_Test+0xb4>)
 8001c90:	f004 ff32 	bl	8006af8 <printf>
	myfree(module);
 8001c94:	68b8      	ldr	r0, [r7, #8]
 8001c96:	f004 fa8b 	bl	80061b0 <myfree>
	return 0;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3714      	adds	r7, #20
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd90      	pop	{r4, r7, pc}
 8001ca4:	0800bba4 	.word	0x0800bba4
 8001ca8:	0800bbb0 	.word	0x0800bbb0
 8001cac:	0800bbbc 	.word	0x0800bbbc
 8001cb0:	0800bbc0 	.word	0x0800bbc0
 8001cb4:	0800bbc4 	.word	0x0800bbc4
 8001cb8:	0800bbd8 	.word	0x0800bbd8

08001cbc <mySplit>:
 * 将str通过delims进行分割,所得的字符串填充在res中
 * @fram
 * @delims 分隔符
 */
void mySplit(struct STRUCT_USART_Fram *fram, char *delims)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
	char *result = (char *) fram->DeData;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ccc:	60fb      	str	r3, [r7, #12]
	u8 inx = 0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	72fb      	strb	r3, [r7, #11]
	while (inx < 2)
 8001cd2:	e009      	b.n	8001ce8 <mySplit+0x2c>
	{
		result++;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	60fb      	str	r3, [r7, #12]
		if (*result == ',')
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	2b2c      	cmp	r3, #44	; 0x2c
 8001ce0:	d102      	bne.n	8001ce8 <mySplit+0x2c>
		{
			++inx;
 8001ce2:	7afb      	ldrb	r3, [r7, #11]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	72fb      	strb	r3, [r7, #11]
	while (inx < 2)
 8001ce8:	7afb      	ldrb	r3, [r7, #11]
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d9f2      	bls.n	8001cd4 <mySplit+0x18>
		}
	}
	result++;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	60fb      	str	r3, [r7, #12]
	memcpy(fram->ServerData, result, BASE64_BUF_LEN);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f603 0304 	addw	r3, r3, #2052	; 0x804
 8001cfa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cfe:	68f9      	ldr	r1, [r7, #12]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f004 fee6 	bl	8006ad2 <memcpy>
	result = strtok((char *) fram->DeData, delims);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001d0c:	6839      	ldr	r1, [r7, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f005 f808 	bl	8006d24 <strtok>
 8001d14:	60f8      	str	r0, [r7, #12]
	fram->Server_Command[0] = (unsigned char *) result;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	f8c3 2a04 	str.w	r2, [r3, #2564]	; 0xa04
	result = strtok( NULL, delims);
 8001d1e:	6839      	ldr	r1, [r7, #0]
 8001d20:	2000      	movs	r0, #0
 8001d22:	f004 ffff 	bl	8006d24 <strtok>
 8001d26:	60f8      	str	r0, [r7, #12]
	fram->Server_Command[1] = (unsigned char *) result;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	f8c3 2a08 	str.w	r2, [r3, #2568]	; 0xa08
}
 8001d30:	bf00      	nop
 8001d32:	3710      	adds	r7, #16
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <TCP_sendStr>:
 * 透传模式下发送字符串
 * @USARTx 串口
 * @str 待发送的字符串
 */
void TCP_sendStr(USART_TypeDef* USARTx, char *str)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
	u8 i = 0;
 8001d42:	2300      	movs	r3, #0
 8001d44:	75fb      	strb	r3, [r7, #23]
	char *cmd = mymalloc(200);
 8001d46:	20c8      	movs	r0, #200	; 0xc8
 8001d48:	f004 fa48 	bl	80061dc <mymalloc>
 8001d4c:	6138      	str	r0, [r7, #16]
	char *base64Str = mymalloc(200);
 8001d4e:	20c8      	movs	r0, #200	; 0xc8
 8001d50:	f004 fa44 	bl	80061dc <mymalloc>
 8001d54:	60f8      	str	r0, [r7, #12]
	//printf("%s\r\n", str);
	base64_encode((const unsigned char *) str, base64Str);
 8001d56:	68f9      	ldr	r1, [r7, #12]
 8001d58:	6838      	ldr	r0, [r7, #0]
 8001d5a:	f000 f86f 	bl	8001e3c <base64_encode>
	snprintf(cmd, 200, "{(%s}", base64Str);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	4a1d      	ldr	r2, [pc, #116]	; (8001dd8 <TCP_sendStr+0xa0>)
 8001d62:	21c8      	movs	r1, #200	; 0xc8
 8001d64:	6938      	ldr	r0, [r7, #16]
 8001d66:	f004 ff47 	bl	8006bf8 <snprintf>
	while (cmd[i] != '}')
 8001d6a:	e013      	b.n	8001d94 <TCP_sendStr+0x5c>
	{
		USART_SendData(USARTx, cmd[i]);
 8001d6c:	7dfb      	ldrb	r3, [r7, #23]
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	4413      	add	r3, r2
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	b29b      	uxth	r3, r3
 8001d76:	4619      	mov	r1, r3
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f004 f877 	bl	8005e6c <USART_SendData>
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE) == RESET)
 8001d7e:	bf00      	nop
 8001d80:	2180      	movs	r1, #128	; 0x80
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f004 f892 	bl	8005eac <USART_GetFlagStatus>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d0f8      	beq.n	8001d80 <TCP_sendStr+0x48>
			;
		i++;
 8001d8e:	7dfb      	ldrb	r3, [r7, #23]
 8001d90:	3301      	adds	r3, #1
 8001d92:	75fb      	strb	r3, [r7, #23]
	while (cmd[i] != '}')
 8001d94:	7dfb      	ldrb	r3, [r7, #23]
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	4413      	add	r3, r2
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	2b7d      	cmp	r3, #125	; 0x7d
 8001d9e:	d1e5      	bne.n	8001d6c <TCP_sendStr+0x34>
	}
	USART_SendData(USARTx, cmd[i]);
 8001da0:	7dfb      	ldrb	r3, [r7, #23]
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	4413      	add	r3, r2
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	4619      	mov	r1, r3
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f004 f85d 	bl	8005e6c <USART_SendData>
	while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE) == RESET)
 8001db2:	bf00      	nop
 8001db4:	2180      	movs	r1, #128	; 0x80
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f004 f878 	bl	8005eac <USART_GetFlagStatus>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d0f8      	beq.n	8001db4 <TCP_sendStr+0x7c>
		;
	myfree(base64Str);
 8001dc2:	68f8      	ldr	r0, [r7, #12]
 8001dc4:	f004 f9f4 	bl	80061b0 <myfree>
	myfree(cmd);
 8001dc8:	6938      	ldr	r0, [r7, #16]
 8001dca:	f004 f9f1 	bl	80061b0 <myfree>
}
 8001dce:	bf00      	nop
 8001dd0:	3718      	adds	r7, #24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	0800bbe8 	.word	0x0800bbe8

08001ddc <getRegisterStr>:
 * 无返回
 */
void getRegisterStr(char *strBuf, int len, const char* upCMD,
		struct STRUCT_USART_Params *params, char moduleType, char *version,
		char *num)
{
 8001ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dde:	b08f      	sub	sp, #60	; 0x3c
 8001de0:	af08      	add	r7, sp, #32
 8001de2:	60f8      	str	r0, [r7, #12]
 8001de4:	60b9      	str	r1, [r7, #8]
 8001de6:	607a      	str	r2, [r7, #4]
 8001de8:	603b      	str	r3, [r7, #0]
	const char* template = "%s,%s,%s-%c-%c-%s-%s_%s-%s";
 8001dea:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <getRegisterStr+0x58>)
 8001dec:	617b      	str	r3, [r7, #20]
	ReadDeviceID();
 8001dee:	f7ff f9f7 	bl	80011e0 <ReadDeviceID>
	snprintf(strBuf, len, template, RDeviceID, upCMD, params->ccid,
 8001df2:	68bd      	ldr	r5, [r7, #8]
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	3318      	adds	r3, #24
			params->cops, moduleType, version, params->locations[0],
 8001df8:	683a      	ldr	r2, [r7, #0]
 8001dfa:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
	snprintf(strBuf, len, template, RDeviceID, upCMD, params->ccid,
 8001dfe:	4616      	mov	r6, r2
 8001e00:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
			params->cops, moduleType, version, params->locations[0],
 8001e04:	6839      	ldr	r1, [r7, #0]
			params->locations[1], num);
 8001e06:	6838      	ldr	r0, [r7, #0]
 8001e08:	300c      	adds	r0, #12
	snprintf(strBuf, len, template, RDeviceID, upCMD, params->ccid,
 8001e0a:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8001e0c:	9407      	str	r4, [sp, #28]
 8001e0e:	9006      	str	r0, [sp, #24]
 8001e10:	9105      	str	r1, [sp, #20]
 8001e12:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001e14:	9104      	str	r1, [sp, #16]
 8001e16:	9203      	str	r2, [sp, #12]
 8001e18:	9602      	str	r6, [sp, #8]
 8001e1a:	9301      	str	r3, [sp, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	9300      	str	r3, [sp, #0]
 8001e20:	4b05      	ldr	r3, [pc, #20]	; (8001e38 <getRegisterStr+0x5c>)
 8001e22:	697a      	ldr	r2, [r7, #20]
 8001e24:	4629      	mov	r1, r5
 8001e26:	68f8      	ldr	r0, [r7, #12]
 8001e28:	f004 fee6 	bl	8006bf8 <snprintf>
}
 8001e2c:	bf00      	nop
 8001e2e:	371c      	adds	r7, #28
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e34:	0800bbf0 	.word	0x0800bbf0
 8001e38:	20000724 	.word	0x20000724

08001e3c <base64_encode>:
 * 编码代码
 * const unsigned char * sourcedata， 源数组
 * char * base64 ，码字保存
 */
int base64_encode(const unsigned char *sourcedata, char *base64)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
	int i = 0, j = 0;
 8001e46:	2300      	movs	r3, #0
 8001e48:	617b      	str	r3, [r7, #20]
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	613b      	str	r3, [r7, #16]
	unsigned char trans_index = 0;  // 索引是8位，但是高两位都为0
 8001e4e:	2300      	movs	r3, #0
 8001e50:	73fb      	strb	r3, [r7, #15]
	const int datalength = strlen((const char *) sourcedata);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f7fe f9e8 	bl	8000228 <strlen>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	60bb      	str	r3, [r7, #8]
	for (; i < datalength; i += 3)
 8001e5c:	e0ab      	b.n	8001fb6 <base64_encode+0x17a>
	{
		// 每三个一组，进行编码
		// 要编码的数字的第一个
		trans_index = ((sourcedata[i] >> 2) & 0x3f);
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	4413      	add	r3, r2
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	089b      	lsrs	r3, r3, #2
 8001e68:	73fb      	strb	r3, [r7, #15]
		base64[j++] = base64char[(int) trans_index];
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	1c5a      	adds	r2, r3, #1
 8001e6e:	613a      	str	r2, [r7, #16]
 8001e70:	461a      	mov	r2, r3
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	4413      	add	r3, r2
 8001e76:	4a57      	ldr	r2, [pc, #348]	; (8001fd4 <base64_encode+0x198>)
 8001e78:	6811      	ldr	r1, [r2, #0]
 8001e7a:	7bfa      	ldrb	r2, [r7, #15]
 8001e7c:	440a      	add	r2, r1
 8001e7e:	7812      	ldrb	r2, [r2, #0]
 8001e80:	701a      	strb	r2, [r3, #0]
		// 第二个
		trans_index = ((sourcedata[i] << 4) & 0x30);
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	4413      	add	r3, r2
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	011b      	lsls	r3, r3, #4
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001e92:	73fb      	strb	r3, [r7, #15]
		if (i + 1 < datalength)
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	1c5a      	adds	r2, r3, #1
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	da28      	bge.n	8001ef0 <base64_encode+0xb4>
		{
			trans_index |= ((sourcedata[i + 1] >> 4) & 0x0f);
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	091b      	lsrs	r3, r3, #4
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	b25a      	sxtb	r2, r3
 8001eae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	b25b      	sxtb	r3, r3
 8001eb6:	73fb      	strb	r3, [r7, #15]
			base64[j++] = base64char[(int) trans_index];
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	1c5a      	adds	r2, r3, #1
 8001ebc:	613a      	str	r2, [r7, #16]
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	4a43      	ldr	r2, [pc, #268]	; (8001fd4 <base64_encode+0x198>)
 8001ec6:	6811      	ldr	r1, [r2, #0]
 8001ec8:	7bfa      	ldrb	r2, [r7, #15]
 8001eca:	440a      	add	r2, r1
 8001ecc:	7812      	ldrb	r2, [r2, #0]
 8001ece:	701a      	strb	r2, [r3, #0]
			base64[j++] = padding_char;

			break;   // 超出总长度，可以直接break
		}
		// 第三个
		trans_index = ((sourcedata[i + 1] << 2) & 0x3c);
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8001ee2:	73fb      	strb	r3, [r7, #15]
		if (i + 2 < datalength)  // 有的话需要编码2个
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	1c9a      	adds	r2, r3, #2
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	429a      	cmp	r2, r3
 8001eec:	da4b      	bge.n	8001f86 <base64_encode+0x14a>
 8001eee:	e01c      	b.n	8001f2a <base64_encode+0xee>
			base64[j++] = base64char[(int) trans_index];
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	1c5a      	adds	r2, r3, #1
 8001ef4:	613a      	str	r2, [r7, #16]
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	4413      	add	r3, r2
 8001efc:	4a35      	ldr	r2, [pc, #212]	; (8001fd4 <base64_encode+0x198>)
 8001efe:	6811      	ldr	r1, [r2, #0]
 8001f00:	7bfa      	ldrb	r2, [r7, #15]
 8001f02:	440a      	add	r2, r1
 8001f04:	7812      	ldrb	r2, [r2, #0]
 8001f06:	701a      	strb	r2, [r3, #0]
			base64[j++] = padding_char;
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	1c5a      	adds	r2, r3, #1
 8001f0c:	613a      	str	r2, [r7, #16]
 8001f0e:	461a      	mov	r2, r3
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	4413      	add	r3, r2
 8001f14:	223d      	movs	r2, #61	; 0x3d
 8001f16:	701a      	strb	r2, [r3, #0]
			base64[j++] = padding_char;
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	1c5a      	adds	r2, r3, #1
 8001f1c:	613a      	str	r2, [r7, #16]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	4413      	add	r3, r2
 8001f24:	223d      	movs	r2, #61	; 0x3d
 8001f26:	701a      	strb	r2, [r3, #0]
			break;   // 超出总长度，可以直接break
 8001f28:	e04a      	b.n	8001fc0 <base64_encode+0x184>
		{
			trans_index |= ((sourcedata[i + 2] >> 6) & 0x03);
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	3302      	adds	r3, #2
 8001f2e:	687a      	ldr	r2, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	099b      	lsrs	r3, r3, #6
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	b25a      	sxtb	r2, r3
 8001f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	b25b      	sxtb	r3, r3
 8001f42:	73fb      	strb	r3, [r7, #15]
			base64[j++] = base64char[(int) trans_index];
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	1c5a      	adds	r2, r3, #1
 8001f48:	613a      	str	r2, [r7, #16]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	4413      	add	r3, r2
 8001f50:	4a20      	ldr	r2, [pc, #128]	; (8001fd4 <base64_encode+0x198>)
 8001f52:	6811      	ldr	r1, [r2, #0]
 8001f54:	7bfa      	ldrb	r2, [r7, #15]
 8001f56:	440a      	add	r2, r1
 8001f58:	7812      	ldrb	r2, [r2, #0]
 8001f5a:	701a      	strb	r2, [r3, #0]

			trans_index = sourcedata[i + 2] & 0x3f;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	3302      	adds	r3, #2
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	4413      	add	r3, r2
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f6a:	73fb      	strb	r3, [r7, #15]
			base64[j++] = base64char[(int) trans_index];
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	1c5a      	adds	r2, r3, #1
 8001f70:	613a      	str	r2, [r7, #16]
 8001f72:	461a      	mov	r2, r3
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	4413      	add	r3, r2
 8001f78:	4a16      	ldr	r2, [pc, #88]	; (8001fd4 <base64_encode+0x198>)
 8001f7a:	6811      	ldr	r1, [r2, #0]
 8001f7c:	7bfa      	ldrb	r2, [r7, #15]
 8001f7e:	440a      	add	r2, r1
 8001f80:	7812      	ldrb	r2, [r2, #0]
 8001f82:	701a      	strb	r2, [r3, #0]
 8001f84:	e014      	b.n	8001fb0 <base64_encode+0x174>
		}
		else
		{
			base64[j++] = base64char[(int) trans_index];
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	1c5a      	adds	r2, r3, #1
 8001f8a:	613a      	str	r2, [r7, #16]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	4413      	add	r3, r2
 8001f92:	4a10      	ldr	r2, [pc, #64]	; (8001fd4 <base64_encode+0x198>)
 8001f94:	6811      	ldr	r1, [r2, #0]
 8001f96:	7bfa      	ldrb	r2, [r7, #15]
 8001f98:	440a      	add	r2, r1
 8001f9a:	7812      	ldrb	r2, [r2, #0]
 8001f9c:	701a      	strb	r2, [r3, #0]

			base64[j++] = padding_char;
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1c5a      	adds	r2, r3, #1
 8001fa2:	613a      	str	r2, [r7, #16]
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	4413      	add	r3, r2
 8001faa:	223d      	movs	r2, #61	; 0x3d
 8001fac:	701a      	strb	r2, [r3, #0]

			break;
 8001fae:	e007      	b.n	8001fc0 <base64_encode+0x184>
	for (; i < datalength; i += 3)
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	3303      	adds	r3, #3
 8001fb4:	617b      	str	r3, [r7, #20]
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	f6ff af4f 	blt.w	8001e5e <base64_encode+0x22>
		}
	}

	base64[j] = '\0';
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	683a      	ldr	r2, [r7, #0]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	701a      	strb	r2, [r3, #0]

	return 0;
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3718      	adds	r7, #24
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	2000001c 	.word	0x2000001c

08001fd8 <num_strchr>:
 * 在字符串中查询特定字符位置索引
 * const char *str ，字符串
 * char c，要查找的字符
 */
int num_strchr(const char *str, char c)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	70fb      	strb	r3, [r7, #3]
	const char *pindex = strchr(str, c);
 8001fe4:	78fb      	ldrb	r3, [r7, #3]
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f004 fe5d 	bl	8006ca8 <strchr>
 8001fee:	60f8      	str	r0, [r7, #12]
	if (NULL == pindex)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d102      	bne.n	8001ffc <num_strchr+0x24>
	{
		return -1;
 8001ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8001ffa:	e002      	b.n	8002002 <num_strchr+0x2a>
	}
	return pindex - str;
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	1ad3      	subs	r3, r2, r3
}
 8002002:	4618      	mov	r0, r3
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
	...

0800200c <base64_decode>:
 * 解码
 * const char * base64 码字
 * unsigned char * dedata， 解码恢复的数据
 */
int base64_decode(const char *base64, unsigned char *dedata)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b088      	sub	sp, #32
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
	int i = 0, j = 0;
 8002016:	2300      	movs	r3, #0
 8002018:	61fb      	str	r3, [r7, #28]
 800201a:	2300      	movs	r3, #0
 800201c:	61bb      	str	r3, [r7, #24]
	int trans[4] =
 800201e:	f107 0308 	add.w	r3, r7, #8
 8002022:	2200      	movs	r2, #0
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	605a      	str	r2, [r3, #4]
 8002028:	609a      	str	r2, [r3, #8]
 800202a:	60da      	str	r2, [r3, #12]
	{ 0, 0, 0, 0 };
	for (; base64[i] != '\0'; i += 4)
 800202c:	e07b      	b.n	8002126 <base64_decode+0x11a>
	{
		// 每四个一组，译码成三个字符
		trans[0] = num_strchr(base64char, base64[i]);
 800202e:	4b46      	ldr	r3, [pc, #280]	; (8002148 <base64_decode+0x13c>)
 8002030:	6818      	ldr	r0, [r3, #0]
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	4413      	add	r3, r2
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	4619      	mov	r1, r3
 800203c:	f7ff ffcc 	bl	8001fd8 <num_strchr>
 8002040:	4603      	mov	r3, r0
 8002042:	60bb      	str	r3, [r7, #8]
		trans[1] = num_strchr(base64char, base64[i + 1]);
 8002044:	4b40      	ldr	r3, [pc, #256]	; (8002148 <base64_decode+0x13c>)
 8002046:	6818      	ldr	r0, [r3, #0]
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	3301      	adds	r3, #1
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	4413      	add	r3, r2
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	4619      	mov	r1, r3
 8002054:	f7ff ffc0 	bl	8001fd8 <num_strchr>
 8002058:	4603      	mov	r3, r0
 800205a:	60fb      	str	r3, [r7, #12]
		// 1/3
		dedata[j++] = ((trans[0] << 2) & 0xfc) | ((trans[1] >> 4) & 0x03);
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	1c5a      	adds	r2, r3, #1
 8002060:	61ba      	str	r2, [r7, #24]
 8002062:	461a      	mov	r2, r3
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	4413      	add	r3, r2
 8002068:	68ba      	ldr	r2, [r7, #8]
 800206a:	0092      	lsls	r2, r2, #2
 800206c:	b251      	sxtb	r1, r2
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	1112      	asrs	r2, r2, #4
 8002072:	b252      	sxtb	r2, r2
 8002074:	f002 0203 	and.w	r2, r2, #3
 8002078:	b252      	sxtb	r2, r2
 800207a:	430a      	orrs	r2, r1
 800207c:	b252      	sxtb	r2, r2
 800207e:	b2d2      	uxtb	r2, r2
 8002080:	701a      	strb	r2, [r3, #0]

		if (base64[i + 2] == '=')
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	3302      	adds	r3, #2
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	4413      	add	r3, r2
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	2b3d      	cmp	r3, #61	; 0x3d
 800208e:	d044      	beq.n	800211a <base64_decode+0x10e>
		{
			continue;
		}
		else
		{
			trans[2] = num_strchr(base64char, base64[i + 2]);
 8002090:	4b2d      	ldr	r3, [pc, #180]	; (8002148 <base64_decode+0x13c>)
 8002092:	6818      	ldr	r0, [r3, #0]
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	3302      	adds	r3, #2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	4413      	add	r3, r2
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	4619      	mov	r1, r3
 80020a0:	f7ff ff9a 	bl	8001fd8 <num_strchr>
 80020a4:	4603      	mov	r3, r0
 80020a6:	613b      	str	r3, [r7, #16]
		}
		// 2/3
		dedata[j++] = ((trans[1] << 4) & 0xf0) | ((trans[2] >> 2) & 0x0f);
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	1c5a      	adds	r2, r3, #1
 80020ac:	61ba      	str	r2, [r7, #24]
 80020ae:	461a      	mov	r2, r3
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	4413      	add	r3, r2
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	0112      	lsls	r2, r2, #4
 80020b8:	b251      	sxtb	r1, r2
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	1092      	asrs	r2, r2, #2
 80020be:	b252      	sxtb	r2, r2
 80020c0:	f002 020f 	and.w	r2, r2, #15
 80020c4:	b252      	sxtb	r2, r2
 80020c6:	430a      	orrs	r2, r1
 80020c8:	b252      	sxtb	r2, r2
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	701a      	strb	r2, [r3, #0]

		if (base64[i + 3] == '=')
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	3303      	adds	r3, #3
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	4413      	add	r3, r2
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	2b3d      	cmp	r3, #61	; 0x3d
 80020da:	d020      	beq.n	800211e <base64_decode+0x112>
		{
			continue;
		}
		else
		{
			trans[3] = num_strchr(base64char, base64[i + 3]);
 80020dc:	4b1a      	ldr	r3, [pc, #104]	; (8002148 <base64_decode+0x13c>)
 80020de:	6818      	ldr	r0, [r3, #0]
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	3303      	adds	r3, #3
 80020e4:	687a      	ldr	r2, [r7, #4]
 80020e6:	4413      	add	r3, r2
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	4619      	mov	r1, r3
 80020ec:	f7ff ff74 	bl	8001fd8 <num_strchr>
 80020f0:	4603      	mov	r3, r0
 80020f2:	617b      	str	r3, [r7, #20]
		}

		// 3/3
		dedata[j++] = ((trans[2] << 6) & 0xc0) | (trans[3] & 0x3f);
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	1c5a      	adds	r2, r3, #1
 80020f8:	61ba      	str	r2, [r7, #24]
 80020fa:	461a      	mov	r2, r3
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	4413      	add	r3, r2
 8002100:	693a      	ldr	r2, [r7, #16]
 8002102:	0192      	lsls	r2, r2, #6
 8002104:	b251      	sxtb	r1, r2
 8002106:	697a      	ldr	r2, [r7, #20]
 8002108:	b252      	sxtb	r2, r2
 800210a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800210e:	b252      	sxtb	r2, r2
 8002110:	430a      	orrs	r2, r1
 8002112:	b252      	sxtb	r2, r2
 8002114:	b2d2      	uxtb	r2, r2
 8002116:	701a      	strb	r2, [r3, #0]
 8002118:	e002      	b.n	8002120 <base64_decode+0x114>
			continue;
 800211a:	bf00      	nop
 800211c:	e000      	b.n	8002120 <base64_decode+0x114>
			continue;
 800211e:	bf00      	nop
	for (; base64[i] != '\0'; i += 4)
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	3304      	adds	r3, #4
 8002124:	61fb      	str	r3, [r7, #28]
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	4413      	add	r3, r2
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	2b00      	cmp	r3, #0
 8002130:	f47f af7d 	bne.w	800202e <base64_decode+0x22>
	}

	dedata[j] = '\0';
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	683a      	ldr	r2, [r7, #0]
 8002138:	4413      	add	r3, r2
 800213a:	2200      	movs	r2, #0
 800213c:	701a      	strb	r2, [r3, #0]

	return 0;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3720      	adds	r7, #32
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	2000001c 	.word	0x2000001c

0800214c <MD5Init>:
{ 0x80, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
		0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
		0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };

void MD5Init(MD5_CTX *context)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
	context->count[0] = 0;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	601a      	str	r2, [r3, #0]
	context->count[1] = 0;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	605a      	str	r2, [r3, #4]
	context->state[0] = 0x67452301;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4a08      	ldr	r2, [pc, #32]	; (8002184 <MD5Init+0x38>)
 8002164:	609a      	str	r2, [r3, #8]
	context->state[1] = 0xEFCDAB89;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a07      	ldr	r2, [pc, #28]	; (8002188 <MD5Init+0x3c>)
 800216a:	60da      	str	r2, [r3, #12]
	context->state[2] = 0x98BADCFE;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4a07      	ldr	r2, [pc, #28]	; (800218c <MD5Init+0x40>)
 8002170:	611a      	str	r2, [r3, #16]
	context->state[3] = 0x10325476;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a06      	ldr	r2, [pc, #24]	; (8002190 <MD5Init+0x44>)
 8002176:	615a      	str	r2, [r3, #20]
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	bc80      	pop	{r7}
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	67452301 	.word	0x67452301
 8002188:	efcdab89 	.word	0xefcdab89
 800218c:	98badcfe 	.word	0x98badcfe
 8002190:	10325476 	.word	0x10325476

08002194 <MD5Update>:
void MD5Update(MD5_CTX *context, unsigned char *input, unsigned int inputlen)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b088      	sub	sp, #32
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
	unsigned int i = 0, index = 0, partlen = 0;
 80021a0:	2300      	movs	r3, #0
 80021a2:	61fb      	str	r3, [r7, #28]
 80021a4:	2300      	movs	r3, #0
 80021a6:	61bb      	str	r3, [r7, #24]
 80021a8:	2300      	movs	r3, #0
 80021aa:	617b      	str	r3, [r7, #20]
	index = (context->count[0] >> 3) & 0x3F;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	08db      	lsrs	r3, r3, #3
 80021b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80021b6:	61bb      	str	r3, [r7, #24]
	partlen = 64 - index;
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80021be:	617b      	str	r3, [r7, #20]
	context->count[0] += inputlen << 3;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	00db      	lsls	r3, r3, #3
 80021c8:	441a      	add	r2, r3
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	601a      	str	r2, [r3, #0]
	if (context->count[0] < (inputlen << 3))
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	00db      	lsls	r3, r3, #3
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d204      	bcs.n	80021e4 <MD5Update+0x50>
		context->count[1]++;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	1c5a      	adds	r2, r3, #1
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	605a      	str	r2, [r3, #4]
	context->count[1] += inputlen >> 29;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	0f5b      	lsrs	r3, r3, #29
 80021ec:	441a      	add	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	605a      	str	r2, [r3, #4]

	if (inputlen >= partlen)
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d329      	bcc.n	800224e <MD5Update+0xba>
	{
		memcpy(&context->buffer[index], input, partlen);
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	3318      	adds	r3, #24
 80021fe:	68fa      	ldr	r2, [r7, #12]
 8002200:	4413      	add	r3, r2
 8002202:	697a      	ldr	r2, [r7, #20]
 8002204:	68b9      	ldr	r1, [r7, #8]
 8002206:	4618      	mov	r0, r3
 8002208:	f004 fc63 	bl	8006ad2 <memcpy>
		MD5Transform(context->state, context->buffer);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f103 0208 	add.w	r2, r3, #8
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	3318      	adds	r3, #24
 8002216:	4619      	mov	r1, r3
 8002218:	4610      	mov	r0, r2
 800221a:	f000 f8e7 	bl	80023ec <MD5Transform>
		for (i = partlen; i + 64 <= inputlen; i += 64)
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	61fb      	str	r3, [r7, #28]
 8002222:	e00b      	b.n	800223c <MD5Update+0xa8>
			MD5Transform(context->state, &input[i]);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f103 0008 	add.w	r0, r3, #8
 800222a:	68ba      	ldr	r2, [r7, #8]
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	4413      	add	r3, r2
 8002230:	4619      	mov	r1, r3
 8002232:	f000 f8db 	bl	80023ec <MD5Transform>
		for (i = partlen; i + 64 <= inputlen; i += 64)
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	3340      	adds	r3, #64	; 0x40
 800223a:	61fb      	str	r3, [r7, #28]
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	429a      	cmp	r2, r3
 8002246:	d9ed      	bls.n	8002224 <MD5Update+0x90>
		index = 0;
 8002248:	2300      	movs	r3, #0
 800224a:	61bb      	str	r3, [r7, #24]
 800224c:	e001      	b.n	8002252 <MD5Update+0xbe>
	}
	else
	{
		i = 0;
 800224e:	2300      	movs	r3, #0
 8002250:	61fb      	str	r3, [r7, #28]
	}
	memcpy(&context->buffer[index], &input[i], inputlen - i);
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	3318      	adds	r3, #24
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	18d0      	adds	r0, r2, r3
 800225a:	68ba      	ldr	r2, [r7, #8]
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	18d1      	adds	r1, r2, r3
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	461a      	mov	r2, r3
 8002268:	f004 fc33 	bl	8006ad2 <memcpy>
}
 800226c:	bf00      	nop
 800226e:	3720      	adds	r7, #32
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <MD5Final>:
void MD5Final(MD5_CTX *context, unsigned char digest[16])
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
	unsigned int index = 0, padlen = 0;
 800227e:	2300      	movs	r3, #0
 8002280:	617b      	str	r3, [r7, #20]
 8002282:	2300      	movs	r3, #0
 8002284:	613b      	str	r3, [r7, #16]
	unsigned char bits[8];
	index = (context->count[0] >> 3) & 0x3F;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002290:	617b      	str	r3, [r7, #20]
	padlen = (index < 56) ? (56 - index) : (120 - index);
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	2b37      	cmp	r3, #55	; 0x37
 8002296:	d803      	bhi.n	80022a0 <MD5Final+0x2c>
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800229e:	e002      	b.n	80022a6 <MD5Final+0x32>
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 80022a6:	613b      	str	r3, [r7, #16]
	MD5Encode(bits, context->count, 8);
 80022a8:	6879      	ldr	r1, [r7, #4]
 80022aa:	f107 0308 	add.w	r3, r7, #8
 80022ae:	2208      	movs	r2, #8
 80022b0:	4618      	mov	r0, r3
 80022b2:	f000 f819 	bl	80022e8 <MD5Encode>
	MD5Update(context, PADDING, padlen);
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	490a      	ldr	r1, [pc, #40]	; (80022e4 <MD5Final+0x70>)
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7ff ff6a 	bl	8002194 <MD5Update>
	MD5Update(context, bits, 8);
 80022c0:	f107 0308 	add.w	r3, r7, #8
 80022c4:	2208      	movs	r2, #8
 80022c6:	4619      	mov	r1, r3
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f7ff ff63 	bl	8002194 <MD5Update>
	MD5Encode(digest, context->state, 16);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	3308      	adds	r3, #8
 80022d2:	2210      	movs	r2, #16
 80022d4:	4619      	mov	r1, r3
 80022d6:	6838      	ldr	r0, [r7, #0]
 80022d8:	f000 f806 	bl	80022e8 <MD5Encode>
}
 80022dc:	bf00      	nop
 80022de:	3718      	adds	r7, #24
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20000020 	.word	0x20000020

080022e8 <MD5Encode>:
void MD5Encode(unsigned char *output, unsigned int *input, unsigned int len)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b087      	sub	sp, #28
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	607a      	str	r2, [r7, #4]
	unsigned int i = 0, j = 0;
 80022f4:	2300      	movs	r3, #0
 80022f6:	617b      	str	r3, [r7, #20]
 80022f8:	2300      	movs	r3, #0
 80022fa:	613b      	str	r3, [r7, #16]
	while (j < len)
 80022fc:	e033      	b.n	8002366 <MD5Encode+0x7e>
	{
		output[j] = input[i] & 0xFF;
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	4413      	add	r3, r2
 8002304:	697a      	ldr	r2, [r7, #20]
 8002306:	0092      	lsls	r2, r2, #2
 8002308:	68b9      	ldr	r1, [r7, #8]
 800230a:	440a      	add	r2, r1
 800230c:	6812      	ldr	r2, [r2, #0]
 800230e:	b2d2      	uxtb	r2, r2
 8002310:	701a      	strb	r2, [r3, #0]
		output[j + 1] = (input[i] >> 8) & 0xFF;
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	3301      	adds	r3, #1
 8002316:	68fa      	ldr	r2, [r7, #12]
 8002318:	4413      	add	r3, r2
 800231a:	697a      	ldr	r2, [r7, #20]
 800231c:	0092      	lsls	r2, r2, #2
 800231e:	68b9      	ldr	r1, [r7, #8]
 8002320:	440a      	add	r2, r1
 8002322:	6812      	ldr	r2, [r2, #0]
 8002324:	0a12      	lsrs	r2, r2, #8
 8002326:	b2d2      	uxtb	r2, r2
 8002328:	701a      	strb	r2, [r3, #0]
		output[j + 2] = (input[i] >> 16) & 0xFF;
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	3302      	adds	r3, #2
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	4413      	add	r3, r2
 8002332:	697a      	ldr	r2, [r7, #20]
 8002334:	0092      	lsls	r2, r2, #2
 8002336:	68b9      	ldr	r1, [r7, #8]
 8002338:	440a      	add	r2, r1
 800233a:	6812      	ldr	r2, [r2, #0]
 800233c:	0c12      	lsrs	r2, r2, #16
 800233e:	b2d2      	uxtb	r2, r2
 8002340:	701a      	strb	r2, [r3, #0]
		output[j + 3] = (input[i] >> 24) & 0xFF;
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	3303      	adds	r3, #3
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	4413      	add	r3, r2
 800234a:	697a      	ldr	r2, [r7, #20]
 800234c:	0092      	lsls	r2, r2, #2
 800234e:	68b9      	ldr	r1, [r7, #8]
 8002350:	440a      	add	r2, r1
 8002352:	6812      	ldr	r2, [r2, #0]
 8002354:	0e12      	lsrs	r2, r2, #24
 8002356:	b2d2      	uxtb	r2, r2
 8002358:	701a      	strb	r2, [r3, #0]
		i++;
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	3301      	adds	r3, #1
 800235e:	617b      	str	r3, [r7, #20]
		j += 4;
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	3304      	adds	r3, #4
 8002364:	613b      	str	r3, [r7, #16]
	while (j < len)
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	429a      	cmp	r2, r3
 800236c:	d3c7      	bcc.n	80022fe <MD5Encode+0x16>
	}
}
 800236e:	bf00      	nop
 8002370:	371c      	adds	r7, #28
 8002372:	46bd      	mov	sp, r7
 8002374:	bc80      	pop	{r7}
 8002376:	4770      	bx	lr

08002378 <MD5Decode>:
void MD5Decode(unsigned int *output, unsigned char *input, unsigned int len)
{
 8002378:	b480      	push	{r7}
 800237a:	b087      	sub	sp, #28
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
	unsigned int i = 0, j = 0;
 8002384:	2300      	movs	r3, #0
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	2300      	movs	r3, #0
 800238a:	613b      	str	r3, [r7, #16]
	while (j < len)
 800238c:	e025      	b.n	80023da <MD5Decode+0x62>
	{
		output[i] = (input[j]) | (input[j + 1] << 8) | (input[j + 2] << 16)
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	4413      	add	r3, r2
 8002396:	68b9      	ldr	r1, [r7, #8]
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	440a      	add	r2, r1
 800239c:	7812      	ldrb	r2, [r2, #0]
 800239e:	4610      	mov	r0, r2
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	3201      	adds	r2, #1
 80023a4:	68b9      	ldr	r1, [r7, #8]
 80023a6:	440a      	add	r2, r1
 80023a8:	7812      	ldrb	r2, [r2, #0]
 80023aa:	0212      	lsls	r2, r2, #8
 80023ac:	ea40 0102 	orr.w	r1, r0, r2
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	3202      	adds	r2, #2
 80023b4:	68b8      	ldr	r0, [r7, #8]
 80023b6:	4402      	add	r2, r0
 80023b8:	7812      	ldrb	r2, [r2, #0]
 80023ba:	0412      	lsls	r2, r2, #16
 80023bc:	4311      	orrs	r1, r2
				| (input[j + 3] << 24);
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	3203      	adds	r2, #3
 80023c2:	68b8      	ldr	r0, [r7, #8]
 80023c4:	4402      	add	r2, r0
 80023c6:	7812      	ldrb	r2, [r2, #0]
 80023c8:	0612      	lsls	r2, r2, #24
 80023ca:	430a      	orrs	r2, r1
		output[i] = (input[j]) | (input[j + 1] << 8) | (input[j + 2] << 16)
 80023cc:	601a      	str	r2, [r3, #0]
		i++;
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	3301      	adds	r3, #1
 80023d2:	617b      	str	r3, [r7, #20]
		j += 4;
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	3304      	adds	r3, #4
 80023d8:	613b      	str	r3, [r7, #16]
	while (j < len)
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d3d5      	bcc.n	800238e <MD5Decode+0x16>
	}
}
 80023e2:	bf00      	nop
 80023e4:	371c      	adds	r7, #28
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bc80      	pop	{r7}
 80023ea:	4770      	bx	lr

080023ec <MD5Transform>:
void MD5Transform(unsigned int state[4], unsigned char block[64])
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b0c6      	sub	sp, #280	; 0x118
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	1d3b      	adds	r3, r7, #4
 80023f4:	6018      	str	r0, [r3, #0]
 80023f6:	463b      	mov	r3, r7
 80023f8:	6019      	str	r1, [r3, #0]
	unsigned int a = state[0];
 80023fa:	1d3b      	adds	r3, r7, #4
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	unsigned int b = state[1];
 8002404:	1d3b      	adds	r3, r7, #4
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	unsigned int c = state[2];
 800240e:	1d3b      	adds	r3, r7, #4
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	unsigned int d = state[3];
 8002418:	1d3b      	adds	r3, r7, #4
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	unsigned int x[64];
	MD5Decode(x, block, 64);
 8002422:	463b      	mov	r3, r7
 8002424:	f107 0008 	add.w	r0, r7, #8
 8002428:	2240      	movs	r2, #64	; 0x40
 800242a:	6819      	ldr	r1, [r3, #0]
 800242c:	f7ff ffa4 	bl	8002378 <MD5Decode>
	FF(a, b, c, d, x[0], 7, 0xd76aa478); /* 1 */
 8002430:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002434:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002438:	401a      	ands	r2, r3
 800243a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800243e:	43d9      	mvns	r1, r3
 8002440:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002444:	400b      	ands	r3, r1
 8002446:	431a      	orrs	r2, r3
 8002448:	f107 0308 	add.w	r3, r7, #8
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	441a      	add	r2, r3
 8002450:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002454:	441a      	add	r2, r3
 8002456:	4bf1      	ldr	r3, [pc, #964]	; (800281c <MD5Transform+0x430>)
 8002458:	4413      	add	r3, r2
 800245a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800245e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002462:	ea4f 6373 	mov.w	r3, r3, ror #25
 8002466:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800246a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800246e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002472:	4413      	add	r3, r2
 8002474:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	FF(d, a, b, c, x[1], 12, 0xe8c7b756); /* 2 */
 8002478:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800247c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002480:	401a      	ands	r2, r3
 8002482:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002486:	43d9      	mvns	r1, r3
 8002488:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800248c:	400b      	ands	r3, r1
 800248e:	431a      	orrs	r2, r3
 8002490:	f107 0308 	add.w	r3, r7, #8
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	441a      	add	r2, r3
 8002498:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800249c:	441a      	add	r2, r3
 800249e:	4be0      	ldr	r3, [pc, #896]	; (8002820 <MD5Transform+0x434>)
 80024a0:	4413      	add	r3, r2
 80024a2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80024a6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80024aa:	ea4f 5333 	mov.w	r3, r3, ror #20
 80024ae:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80024b2:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80024b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80024ba:	4413      	add	r3, r2
 80024bc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	FF(c, d, a, b, x[2], 17, 0x242070db); /* 3 */
 80024c0:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80024c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80024c8:	401a      	ands	r2, r3
 80024ca:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80024ce:	43d9      	mvns	r1, r3
 80024d0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80024d4:	400b      	ands	r3, r1
 80024d6:	431a      	orrs	r2, r3
 80024d8:	f107 0308 	add.w	r3, r7, #8
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	441a      	add	r2, r3
 80024e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80024e4:	441a      	add	r2, r3
 80024e6:	4bcf      	ldr	r3, [pc, #828]	; (8002824 <MD5Transform+0x438>)
 80024e8:	4413      	add	r3, r2
 80024ea:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80024ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80024f2:	ea4f 33f3 	mov.w	r3, r3, ror #15
 80024f6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80024fa:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80024fe:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002502:	4413      	add	r3, r2
 8002504:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	FF(b, c, d, a, x[3], 22, 0xc1bdceee); /* 4 */
 8002508:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800250c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002510:	401a      	ands	r2, r3
 8002512:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002516:	43d9      	mvns	r1, r3
 8002518:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800251c:	400b      	ands	r3, r1
 800251e:	431a      	orrs	r2, r3
 8002520:	f107 0308 	add.w	r3, r7, #8
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	441a      	add	r2, r3
 8002528:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800252c:	441a      	add	r2, r3
 800252e:	4bbe      	ldr	r3, [pc, #760]	; (8002828 <MD5Transform+0x43c>)
 8002530:	4413      	add	r3, r2
 8002532:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002536:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800253a:	ea4f 23b3 	mov.w	r3, r3, ror #10
 800253e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002542:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002546:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800254a:	4413      	add	r3, r2
 800254c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	FF(a, b, c, d, x[4], 7, 0xf57c0faf); /* 5 */
 8002550:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002554:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002558:	401a      	ands	r2, r3
 800255a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800255e:	43d9      	mvns	r1, r3
 8002560:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002564:	400b      	ands	r3, r1
 8002566:	431a      	orrs	r2, r3
 8002568:	f107 0308 	add.w	r3, r7, #8
 800256c:	691b      	ldr	r3, [r3, #16]
 800256e:	441a      	add	r2, r3
 8002570:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002574:	441a      	add	r2, r3
 8002576:	4bad      	ldr	r3, [pc, #692]	; (800282c <MD5Transform+0x440>)
 8002578:	4413      	add	r3, r2
 800257a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800257e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002582:	ea4f 6373 	mov.w	r3, r3, ror #25
 8002586:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800258a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800258e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002592:	4413      	add	r3, r2
 8002594:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	FF(d, a, b, c, x[5], 12, 0x4787c62a); /* 6 */
 8002598:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800259c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80025a0:	401a      	ands	r2, r3
 80025a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80025a6:	43d9      	mvns	r1, r3
 80025a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80025ac:	400b      	ands	r3, r1
 80025ae:	431a      	orrs	r2, r3
 80025b0:	f107 0308 	add.w	r3, r7, #8
 80025b4:	695b      	ldr	r3, [r3, #20]
 80025b6:	441a      	add	r2, r3
 80025b8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80025bc:	441a      	add	r2, r3
 80025be:	4b9c      	ldr	r3, [pc, #624]	; (8002830 <MD5Transform+0x444>)
 80025c0:	4413      	add	r3, r2
 80025c2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80025c6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80025ca:	ea4f 5333 	mov.w	r3, r3, ror #20
 80025ce:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80025d2:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80025d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80025da:	4413      	add	r3, r2
 80025dc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	FF(c, d, a, b, x[6], 17, 0xa8304613); /* 7 */
 80025e0:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80025e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80025e8:	401a      	ands	r2, r3
 80025ea:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80025ee:	43d9      	mvns	r1, r3
 80025f0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80025f4:	400b      	ands	r3, r1
 80025f6:	431a      	orrs	r2, r3
 80025f8:	f107 0308 	add.w	r3, r7, #8
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	441a      	add	r2, r3
 8002600:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002604:	441a      	add	r2, r3
 8002606:	4b8b      	ldr	r3, [pc, #556]	; (8002834 <MD5Transform+0x448>)
 8002608:	4413      	add	r3, r2
 800260a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800260e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002612:	ea4f 33f3 	mov.w	r3, r3, ror #15
 8002616:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800261a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800261e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002622:	4413      	add	r3, r2
 8002624:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	FF(b, c, d, a, x[7], 22, 0xfd469501); /* 8 */
 8002628:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800262c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002630:	401a      	ands	r2, r3
 8002632:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002636:	43d9      	mvns	r1, r3
 8002638:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800263c:	400b      	ands	r3, r1
 800263e:	431a      	orrs	r2, r3
 8002640:	f107 0308 	add.w	r3, r7, #8
 8002644:	69db      	ldr	r3, [r3, #28]
 8002646:	441a      	add	r2, r3
 8002648:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800264c:	441a      	add	r2, r3
 800264e:	4b7a      	ldr	r3, [pc, #488]	; (8002838 <MD5Transform+0x44c>)
 8002650:	4413      	add	r3, r2
 8002652:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002656:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800265a:	ea4f 23b3 	mov.w	r3, r3, ror #10
 800265e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002662:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002666:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800266a:	4413      	add	r3, r2
 800266c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	FF(a, b, c, d, x[8], 7, 0x698098d8); /* 9 */
 8002670:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002674:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002678:	401a      	ands	r2, r3
 800267a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800267e:	43d9      	mvns	r1, r3
 8002680:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002684:	400b      	ands	r3, r1
 8002686:	431a      	orrs	r2, r3
 8002688:	f107 0308 	add.w	r3, r7, #8
 800268c:	6a1b      	ldr	r3, [r3, #32]
 800268e:	441a      	add	r2, r3
 8002690:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002694:	441a      	add	r2, r3
 8002696:	4b69      	ldr	r3, [pc, #420]	; (800283c <MD5Transform+0x450>)
 8002698:	4413      	add	r3, r2
 800269a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800269e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80026a2:	ea4f 6373 	mov.w	r3, r3, ror #25
 80026a6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80026aa:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80026ae:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80026b2:	4413      	add	r3, r2
 80026b4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	FF(d, a, b, c, x[9], 12, 0x8b44f7af); /* 10 */
 80026b8:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80026bc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80026c0:	401a      	ands	r2, r3
 80026c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80026c6:	43d9      	mvns	r1, r3
 80026c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80026cc:	400b      	ands	r3, r1
 80026ce:	431a      	orrs	r2, r3
 80026d0:	f107 0308 	add.w	r3, r7, #8
 80026d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d6:	441a      	add	r2, r3
 80026d8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80026dc:	441a      	add	r2, r3
 80026de:	4b58      	ldr	r3, [pc, #352]	; (8002840 <MD5Transform+0x454>)
 80026e0:	4413      	add	r3, r2
 80026e2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80026e6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80026ea:	ea4f 5333 	mov.w	r3, r3, ror #20
 80026ee:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80026f2:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80026f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80026fa:	4413      	add	r3, r2
 80026fc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	FF(c, d, a, b, x[10], 17, 0xffff5bb1); /* 11 */
 8002700:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002704:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002708:	401a      	ands	r2, r3
 800270a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800270e:	43d9      	mvns	r1, r3
 8002710:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002714:	400b      	ands	r3, r1
 8002716:	431a      	orrs	r2, r3
 8002718:	f107 0308 	add.w	r3, r7, #8
 800271c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800271e:	441a      	add	r2, r3
 8002720:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002724:	4413      	add	r3, r2
 8002726:	f5a3 4324 	sub.w	r3, r3, #41984	; 0xa400
 800272a:	3b4f      	subs	r3, #79	; 0x4f
 800272c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002730:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002734:	ea4f 33f3 	mov.w	r3, r3, ror #15
 8002738:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800273c:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002740:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002744:	4413      	add	r3, r2
 8002746:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	FF(b, c, d, a, x[11], 22, 0x895cd7be); /* 12 */
 800274a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800274e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002752:	401a      	ands	r2, r3
 8002754:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002758:	43d9      	mvns	r1, r3
 800275a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800275e:	400b      	ands	r3, r1
 8002760:	431a      	orrs	r2, r3
 8002762:	f107 0308 	add.w	r3, r7, #8
 8002766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002768:	441a      	add	r2, r3
 800276a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800276e:	441a      	add	r2, r3
 8002770:	4b34      	ldr	r3, [pc, #208]	; (8002844 <MD5Transform+0x458>)
 8002772:	4413      	add	r3, r2
 8002774:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002778:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800277c:	ea4f 23b3 	mov.w	r3, r3, ror #10
 8002780:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002784:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002788:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800278c:	4413      	add	r3, r2
 800278e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	FF(a, b, c, d, x[12], 7, 0x6b901122); /* 13 */
 8002792:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002796:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800279a:	401a      	ands	r2, r3
 800279c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80027a0:	43d9      	mvns	r1, r3
 80027a2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80027a6:	400b      	ands	r3, r1
 80027a8:	431a      	orrs	r2, r3
 80027aa:	f107 0308 	add.w	r3, r7, #8
 80027ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b0:	441a      	add	r2, r3
 80027b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80027b6:	441a      	add	r2, r3
 80027b8:	4b23      	ldr	r3, [pc, #140]	; (8002848 <MD5Transform+0x45c>)
 80027ba:	4413      	add	r3, r2
 80027bc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80027c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80027c4:	ea4f 6373 	mov.w	r3, r3, ror #25
 80027c8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80027cc:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80027d0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80027d4:	4413      	add	r3, r2
 80027d6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	FF(d, a, b, c, x[13], 12, 0xfd987193); /* 14 */
 80027da:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80027de:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80027e2:	401a      	ands	r2, r3
 80027e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80027e8:	43d9      	mvns	r1, r3
 80027ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80027ee:	400b      	ands	r3, r1
 80027f0:	431a      	orrs	r2, r3
 80027f2:	f107 0308 	add.w	r3, r7, #8
 80027f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027f8:	441a      	add	r2, r3
 80027fa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80027fe:	441a      	add	r2, r3
 8002800:	4b12      	ldr	r3, [pc, #72]	; (800284c <MD5Transform+0x460>)
 8002802:	4413      	add	r3, r2
 8002804:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002808:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800280c:	ea4f 5333 	mov.w	r3, r3, ror #20
 8002810:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002814:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002818:	e01a      	b.n	8002850 <MD5Transform+0x464>
 800281a:	bf00      	nop
 800281c:	d76aa478 	.word	0xd76aa478
 8002820:	e8c7b756 	.word	0xe8c7b756
 8002824:	242070db 	.word	0x242070db
 8002828:	c1bdceee 	.word	0xc1bdceee
 800282c:	f57c0faf 	.word	0xf57c0faf
 8002830:	4787c62a 	.word	0x4787c62a
 8002834:	a8304613 	.word	0xa8304613
 8002838:	fd469501 	.word	0xfd469501
 800283c:	698098d8 	.word	0x698098d8
 8002840:	8b44f7af 	.word	0x8b44f7af
 8002844:	895cd7be 	.word	0x895cd7be
 8002848:	6b901122 	.word	0x6b901122
 800284c:	fd987193 	.word	0xfd987193
 8002850:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002854:	4413      	add	r3, r2
 8002856:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	FF(c, d, a, b, x[14], 17, 0xa679438e); /* 15 */
 800285a:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800285e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002862:	401a      	ands	r2, r3
 8002864:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002868:	43d9      	mvns	r1, r3
 800286a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800286e:	400b      	ands	r3, r1
 8002870:	431a      	orrs	r2, r3
 8002872:	f107 0308 	add.w	r3, r7, #8
 8002876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002878:	441a      	add	r2, r3
 800287a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800287e:	441a      	add	r2, r3
 8002880:	4bf0      	ldr	r3, [pc, #960]	; (8002c44 <MD5Transform+0x858>)
 8002882:	4413      	add	r3, r2
 8002884:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002888:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800288c:	ea4f 33f3 	mov.w	r3, r3, ror #15
 8002890:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002894:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002898:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800289c:	4413      	add	r3, r2
 800289e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	FF(b, c, d, a, x[15], 22, 0x49b40821); /* 16 */
 80028a2:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80028a6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80028aa:	401a      	ands	r2, r3
 80028ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028b0:	43d9      	mvns	r1, r3
 80028b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80028b6:	400b      	ands	r3, r1
 80028b8:	431a      	orrs	r2, r3
 80028ba:	f107 0308 	add.w	r3, r7, #8
 80028be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c0:	441a      	add	r2, r3
 80028c2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80028c6:	441a      	add	r2, r3
 80028c8:	4bdf      	ldr	r3, [pc, #892]	; (8002c48 <MD5Transform+0x85c>)
 80028ca:	4413      	add	r3, r2
 80028cc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80028d0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80028d4:	ea4f 23b3 	mov.w	r3, r3, ror #10
 80028d8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80028dc:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80028e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028e4:	4413      	add	r3, r2
 80028e6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	/* Round 2 */
	GG(a, b, c, d, x[1], 5, 0xf61e2562); /* 17 */
 80028ea:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80028ee:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80028f2:	401a      	ands	r2, r3
 80028f4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80028f8:	43d9      	mvns	r1, r3
 80028fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80028fe:	400b      	ands	r3, r1
 8002900:	431a      	orrs	r2, r3
 8002902:	f107 0308 	add.w	r3, r7, #8
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	441a      	add	r2, r3
 800290a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800290e:	441a      	add	r2, r3
 8002910:	4bce      	ldr	r3, [pc, #824]	; (8002c4c <MD5Transform+0x860>)
 8002912:	4413      	add	r3, r2
 8002914:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002918:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800291c:	ea4f 63f3 	mov.w	r3, r3, ror #27
 8002920:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002924:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002928:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800292c:	4413      	add	r3, r2
 800292e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	GG(d, a, b, c, x[6], 9, 0xc040b340); /* 18 */
 8002932:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002936:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800293a:	401a      	ands	r2, r3
 800293c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002940:	43d9      	mvns	r1, r3
 8002942:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002946:	400b      	ands	r3, r1
 8002948:	431a      	orrs	r2, r3
 800294a:	f107 0308 	add.w	r3, r7, #8
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	441a      	add	r2, r3
 8002952:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002956:	441a      	add	r2, r3
 8002958:	4bbd      	ldr	r3, [pc, #756]	; (8002c50 <MD5Transform+0x864>)
 800295a:	4413      	add	r3, r2
 800295c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002960:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002964:	ea4f 53f3 	mov.w	r3, r3, ror #23
 8002968:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800296c:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002970:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002974:	4413      	add	r3, r2
 8002976:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	GG(c, d, a, b, x[11], 14, 0x265e5a51); /* 19 */
 800297a:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800297e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002982:	401a      	ands	r2, r3
 8002984:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002988:	43d9      	mvns	r1, r3
 800298a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800298e:	400b      	ands	r3, r1
 8002990:	431a      	orrs	r2, r3
 8002992:	f107 0308 	add.w	r3, r7, #8
 8002996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002998:	441a      	add	r2, r3
 800299a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800299e:	441a      	add	r2, r3
 80029a0:	4bac      	ldr	r3, [pc, #688]	; (8002c54 <MD5Transform+0x868>)
 80029a2:	4413      	add	r3, r2
 80029a4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80029a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80029ac:	ea4f 43b3 	mov.w	r3, r3, ror #18
 80029b0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80029b4:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80029b8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80029bc:	4413      	add	r3, r2
 80029be:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	GG(b, c, d, a, x[0], 20, 0xe9b6c7aa); /* 20 */
 80029c2:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80029c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80029ca:	401a      	ands	r2, r3
 80029cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80029d0:	43d9      	mvns	r1, r3
 80029d2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80029d6:	400b      	ands	r3, r1
 80029d8:	431a      	orrs	r2, r3
 80029da:	f107 0308 	add.w	r3, r7, #8
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	441a      	add	r2, r3
 80029e2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80029e6:	441a      	add	r2, r3
 80029e8:	4b9b      	ldr	r3, [pc, #620]	; (8002c58 <MD5Transform+0x86c>)
 80029ea:	4413      	add	r3, r2
 80029ec:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80029f0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80029f4:	ea4f 3333 	mov.w	r3, r3, ror #12
 80029f8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80029fc:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002a00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a04:	4413      	add	r3, r2
 8002a06:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	GG(a, b, c, d, x[5], 5, 0xd62f105d); /* 21 */
 8002a0a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002a0e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002a12:	401a      	ands	r2, r3
 8002a14:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002a18:	43d9      	mvns	r1, r3
 8002a1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a1e:	400b      	ands	r3, r1
 8002a20:	431a      	orrs	r2, r3
 8002a22:	f107 0308 	add.w	r3, r7, #8
 8002a26:	695b      	ldr	r3, [r3, #20]
 8002a28:	441a      	add	r2, r3
 8002a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a2e:	441a      	add	r2, r3
 8002a30:	4b8a      	ldr	r3, [pc, #552]	; (8002c5c <MD5Transform+0x870>)
 8002a32:	4413      	add	r3, r2
 8002a34:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a3c:	ea4f 63f3 	mov.w	r3, r3, ror #27
 8002a40:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002a44:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002a48:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002a4c:	4413      	add	r3, r2
 8002a4e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	GG(d, a, b, c, x[10], 9, 0x2441453); /* 22 */
 8002a52:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002a56:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a5a:	401a      	ands	r2, r3
 8002a5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002a60:	43d9      	mvns	r1, r3
 8002a62:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002a66:	400b      	ands	r3, r1
 8002a68:	431a      	orrs	r2, r3
 8002a6a:	f107 0308 	add.w	r3, r7, #8
 8002a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a70:	441a      	add	r2, r3
 8002a72:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002a76:	441a      	add	r2, r3
 8002a78:	4b79      	ldr	r3, [pc, #484]	; (8002c60 <MD5Transform+0x874>)
 8002a7a:	4413      	add	r3, r2
 8002a7c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002a80:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002a84:	ea4f 53f3 	mov.w	r3, r3, ror #23
 8002a88:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002a8c:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002a94:	4413      	add	r3, r2
 8002a96:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	GG(c, d, a, b, x[15], 14, 0xd8a1e681); /* 23 */
 8002a9a:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002a9e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002aa2:	401a      	ands	r2, r3
 8002aa4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002aa8:	43d9      	mvns	r1, r3
 8002aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002aae:	400b      	ands	r3, r1
 8002ab0:	431a      	orrs	r2, r3
 8002ab2:	f107 0308 	add.w	r3, r7, #8
 8002ab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab8:	441a      	add	r2, r3
 8002aba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002abe:	441a      	add	r2, r3
 8002ac0:	4b68      	ldr	r3, [pc, #416]	; (8002c64 <MD5Transform+0x878>)
 8002ac2:	4413      	add	r3, r2
 8002ac4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002ac8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002acc:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8002ad0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002ad4:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002ad8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002adc:	4413      	add	r3, r2
 8002ade:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	GG(b, c, d, a, x[4], 20, 0xe7d3fbc8); /* 24 */
 8002ae2:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002aea:	401a      	ands	r2, r3
 8002aec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002af0:	43d9      	mvns	r1, r3
 8002af2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002af6:	400b      	ands	r3, r1
 8002af8:	431a      	orrs	r2, r3
 8002afa:	f107 0308 	add.w	r3, r7, #8
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	441a      	add	r2, r3
 8002b02:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002b06:	441a      	add	r2, r3
 8002b08:	4b57      	ldr	r3, [pc, #348]	; (8002c68 <MD5Transform+0x87c>)
 8002b0a:	4413      	add	r3, r2
 8002b0c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002b10:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002b14:	ea4f 3333 	mov.w	r3, r3, ror #12
 8002b18:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002b1c:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002b20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b24:	4413      	add	r3, r2
 8002b26:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	GG(a, b, c, d, x[9], 5, 0x21e1cde6); /* 25 */
 8002b2a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002b2e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b32:	401a      	ands	r2, r3
 8002b34:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b38:	43d9      	mvns	r1, r3
 8002b3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b3e:	400b      	ands	r3, r1
 8002b40:	431a      	orrs	r2, r3
 8002b42:	f107 0308 	add.w	r3, r7, #8
 8002b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b48:	441a      	add	r2, r3
 8002b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b4e:	441a      	add	r2, r3
 8002b50:	4b46      	ldr	r3, [pc, #280]	; (8002c6c <MD5Transform+0x880>)
 8002b52:	4413      	add	r3, r2
 8002b54:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002b58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b5c:	ea4f 63f3 	mov.w	r3, r3, ror #27
 8002b60:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002b64:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002b68:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002b6c:	4413      	add	r3, r2
 8002b6e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	GG(d, a, b, c, x[14], 9, 0xc33707d6); /* 26 */
 8002b72:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002b76:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b7a:	401a      	ands	r2, r3
 8002b7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b80:	43d9      	mvns	r1, r3
 8002b82:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002b86:	400b      	ands	r3, r1
 8002b88:	431a      	orrs	r2, r3
 8002b8a:	f107 0308 	add.w	r3, r7, #8
 8002b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b90:	441a      	add	r2, r3
 8002b92:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b96:	441a      	add	r2, r3
 8002b98:	4b35      	ldr	r3, [pc, #212]	; (8002c70 <MD5Transform+0x884>)
 8002b9a:	4413      	add	r3, r2
 8002b9c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002ba0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002ba4:	ea4f 53f3 	mov.w	r3, r3, ror #23
 8002ba8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002bac:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002bb4:	4413      	add	r3, r2
 8002bb6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	GG(c, d, a, b, x[3], 14, 0xf4d50d87); /* 27 */
 8002bba:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002bbe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002bc2:	401a      	ands	r2, r3
 8002bc4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002bc8:	43d9      	mvns	r1, r3
 8002bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002bce:	400b      	ands	r3, r1
 8002bd0:	431a      	orrs	r2, r3
 8002bd2:	f107 0308 	add.w	r3, r7, #8
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	441a      	add	r2, r3
 8002bda:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002bde:	441a      	add	r2, r3
 8002be0:	4b24      	ldr	r3, [pc, #144]	; (8002c74 <MD5Transform+0x888>)
 8002be2:	4413      	add	r3, r2
 8002be4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002be8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002bec:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8002bf0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002bf4:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002bf8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002bfc:	4413      	add	r3, r2
 8002bfe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	GG(b, c, d, a, x[8], 20, 0x455a14ed); /* 28 */
 8002c02:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c0a:	401a      	ands	r2, r3
 8002c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002c10:	43d9      	mvns	r1, r3
 8002c12:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002c16:	400b      	ands	r3, r1
 8002c18:	431a      	orrs	r2, r3
 8002c1a:	f107 0308 	add.w	r3, r7, #8
 8002c1e:	6a1b      	ldr	r3, [r3, #32]
 8002c20:	441a      	add	r2, r3
 8002c22:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002c26:	441a      	add	r2, r3
 8002c28:	4b13      	ldr	r3, [pc, #76]	; (8002c78 <MD5Transform+0x88c>)
 8002c2a:	4413      	add	r3, r2
 8002c2c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002c30:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002c34:	ea4f 3333 	mov.w	r3, r3, ror #12
 8002c38:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002c3c:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002c40:	e01c      	b.n	8002c7c <MD5Transform+0x890>
 8002c42:	bf00      	nop
 8002c44:	a679438e 	.word	0xa679438e
 8002c48:	49b40821 	.word	0x49b40821
 8002c4c:	f61e2562 	.word	0xf61e2562
 8002c50:	c040b340 	.word	0xc040b340
 8002c54:	265e5a51 	.word	0x265e5a51
 8002c58:	e9b6c7aa 	.word	0xe9b6c7aa
 8002c5c:	d62f105d 	.word	0xd62f105d
 8002c60:	02441453 	.word	0x02441453
 8002c64:	d8a1e681 	.word	0xd8a1e681
 8002c68:	e7d3fbc8 	.word	0xe7d3fbc8
 8002c6c:	21e1cde6 	.word	0x21e1cde6
 8002c70:	c33707d6 	.word	0xc33707d6
 8002c74:	f4d50d87 	.word	0xf4d50d87
 8002c78:	455a14ed 	.word	0x455a14ed
 8002c7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c80:	4413      	add	r3, r2
 8002c82:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	GG(a, b, c, d, x[13], 5, 0xa9e3e905); /* 29 */
 8002c86:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002c8a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002c8e:	401a      	ands	r2, r3
 8002c90:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002c94:	43d9      	mvns	r1, r3
 8002c96:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002c9a:	400b      	ands	r3, r1
 8002c9c:	431a      	orrs	r2, r3
 8002c9e:	f107 0308 	add.w	r3, r7, #8
 8002ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ca4:	441a      	add	r2, r3
 8002ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002caa:	441a      	add	r2, r3
 8002cac:	4bef      	ldr	r3, [pc, #956]	; (800306c <MD5Transform+0xc80>)
 8002cae:	4413      	add	r3, r2
 8002cb0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002cb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002cb8:	ea4f 63f3 	mov.w	r3, r3, ror #27
 8002cbc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002cc0:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002cc4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002cc8:	4413      	add	r3, r2
 8002cca:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	GG(d, a, b, c, x[2], 9, 0xfcefa3f8); /* 30 */
 8002cce:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002cd2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002cd6:	401a      	ands	r2, r3
 8002cd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002cdc:	43d9      	mvns	r1, r3
 8002cde:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002ce2:	400b      	ands	r3, r1
 8002ce4:	431a      	orrs	r2, r3
 8002ce6:	f107 0308 	add.w	r3, r7, #8
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	441a      	add	r2, r3
 8002cee:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002cf2:	441a      	add	r2, r3
 8002cf4:	4bde      	ldr	r3, [pc, #888]	; (8003070 <MD5Transform+0xc84>)
 8002cf6:	4413      	add	r3, r2
 8002cf8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002cfc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002d00:	ea4f 53f3 	mov.w	r3, r3, ror #23
 8002d04:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002d08:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d10:	4413      	add	r3, r2
 8002d12:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	GG(c, d, a, b, x[7], 14, 0x676f02d9); /* 31 */
 8002d16:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002d1a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002d1e:	401a      	ands	r2, r3
 8002d20:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002d24:	43d9      	mvns	r1, r3
 8002d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d2a:	400b      	ands	r3, r1
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	f107 0308 	add.w	r3, r7, #8
 8002d32:	69db      	ldr	r3, [r3, #28]
 8002d34:	441a      	add	r2, r3
 8002d36:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d3a:	441a      	add	r2, r3
 8002d3c:	4bcd      	ldr	r3, [pc, #820]	; (8003074 <MD5Transform+0xc88>)
 8002d3e:	4413      	add	r3, r2
 8002d40:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002d44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002d48:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8002d4c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002d50:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002d54:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002d58:	4413      	add	r3, r2
 8002d5a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	GG(b, c, d, a, x[12], 20, 0x8d2a4c8a); /* 32 */
 8002d5e:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d66:	401a      	ands	r2, r3
 8002d68:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d6c:	43d9      	mvns	r1, r3
 8002d6e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002d72:	400b      	ands	r3, r1
 8002d74:	431a      	orrs	r2, r3
 8002d76:	f107 0308 	add.w	r3, r7, #8
 8002d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7c:	441a      	add	r2, r3
 8002d7e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002d82:	441a      	add	r2, r3
 8002d84:	4bbc      	ldr	r3, [pc, #752]	; (8003078 <MD5Transform+0xc8c>)
 8002d86:	4413      	add	r3, r2
 8002d88:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002d8c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002d90:	ea4f 3333 	mov.w	r3, r3, ror #12
 8002d94:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002d98:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002d9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002da0:	4413      	add	r3, r2
 8002da2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	/* Round 3 */
	HH(a, b, c, d, x[5], 4, 0xfffa3942); /* 33 */
 8002da6:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002daa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002dae:	405a      	eors	r2, r3
 8002db0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002db4:	405a      	eors	r2, r3
 8002db6:	f107 0308 	add.w	r3, r7, #8
 8002dba:	695b      	ldr	r3, [r3, #20]
 8002dbc:	441a      	add	r2, r3
 8002dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002dc2:	4413      	add	r3, r2
 8002dc4:	f5a3 23b8 	sub.w	r3, r3, #376832	; 0x5c000
 8002dc8:	f2a3 63be 	subw	r3, r3, #1726	; 0x6be
 8002dcc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002dd4:	ea4f 7333 	mov.w	r3, r3, ror #28
 8002dd8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002ddc:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002de0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002de4:	4413      	add	r3, r2
 8002de6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	HH(d, a, b, c, x[8], 11, 0x8771f681); /* 34 */
 8002dea:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002dee:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002df2:	405a      	eors	r2, r3
 8002df4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002df8:	405a      	eors	r2, r3
 8002dfa:	f107 0308 	add.w	r3, r7, #8
 8002dfe:	6a1b      	ldr	r3, [r3, #32]
 8002e00:	441a      	add	r2, r3
 8002e02:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002e06:	441a      	add	r2, r3
 8002e08:	4b9c      	ldr	r3, [pc, #624]	; (800307c <MD5Transform+0xc90>)
 8002e0a:	4413      	add	r3, r2
 8002e0c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002e10:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002e14:	ea4f 5373 	mov.w	r3, r3, ror #21
 8002e18:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002e1c:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e24:	4413      	add	r3, r2
 8002e26:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	HH(c, d, a, b, x[11], 16, 0x6d9d6122); /* 35 */
 8002e2a:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e32:	405a      	eors	r2, r3
 8002e34:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002e38:	405a      	eors	r2, r3
 8002e3a:	f107 0308 	add.w	r3, r7, #8
 8002e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e40:	441a      	add	r2, r3
 8002e42:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e46:	441a      	add	r2, r3
 8002e48:	4b8d      	ldr	r3, [pc, #564]	; (8003080 <MD5Transform+0xc94>)
 8002e4a:	4413      	add	r3, r2
 8002e4c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002e50:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002e54:	ea4f 4333 	mov.w	r3, r3, ror #16
 8002e58:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002e5c:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002e60:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002e64:	4413      	add	r3, r2
 8002e66:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	HH(b, c, d, a, x[14], 23, 0xfde5380c); /* 36 */
 8002e6a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002e6e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002e72:	405a      	eors	r2, r3
 8002e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e78:	405a      	eors	r2, r3
 8002e7a:	f107 0308 	add.w	r3, r7, #8
 8002e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e80:	441a      	add	r2, r3
 8002e82:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002e86:	441a      	add	r2, r3
 8002e88:	4b7e      	ldr	r3, [pc, #504]	; (8003084 <MD5Transform+0xc98>)
 8002e8a:	4413      	add	r3, r2
 8002e8c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002e90:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002e94:	ea4f 2373 	mov.w	r3, r3, ror #9
 8002e98:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002e9c:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002ea0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ea4:	4413      	add	r3, r2
 8002ea6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	HH(a, b, c, d, x[1], 4, 0xa4beea44); /* 37 */
 8002eaa:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002eae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002eb2:	405a      	eors	r2, r3
 8002eb4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002eb8:	405a      	eors	r2, r3
 8002eba:	f107 0308 	add.w	r3, r7, #8
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	441a      	add	r2, r3
 8002ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ec6:	441a      	add	r2, r3
 8002ec8:	4b6f      	ldr	r3, [pc, #444]	; (8003088 <MD5Transform+0xc9c>)
 8002eca:	4413      	add	r3, r2
 8002ecc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ed4:	ea4f 7333 	mov.w	r3, r3, ror #28
 8002ed8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002edc:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002ee0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002ee4:	4413      	add	r3, r2
 8002ee6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	HH(d, a, b, c, x[4], 11, 0x4bdecfa9); /* 38 */
 8002eea:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002eee:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002ef2:	405a      	eors	r2, r3
 8002ef4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ef8:	405a      	eors	r2, r3
 8002efa:	f107 0308 	add.w	r3, r7, #8
 8002efe:	691b      	ldr	r3, [r3, #16]
 8002f00:	441a      	add	r2, r3
 8002f02:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002f06:	441a      	add	r2, r3
 8002f08:	4b60      	ldr	r3, [pc, #384]	; (800308c <MD5Transform+0xca0>)
 8002f0a:	4413      	add	r3, r2
 8002f0c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002f10:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002f14:	ea4f 5373 	mov.w	r3, r3, ror #21
 8002f18:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002f1c:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f24:	4413      	add	r3, r2
 8002f26:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	HH(c, d, a, b, x[7], 16, 0xf6bb4b60); /* 39 */
 8002f2a:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f32:	405a      	eors	r2, r3
 8002f34:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002f38:	405a      	eors	r2, r3
 8002f3a:	f107 0308 	add.w	r3, r7, #8
 8002f3e:	69db      	ldr	r3, [r3, #28]
 8002f40:	441a      	add	r2, r3
 8002f42:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f46:	441a      	add	r2, r3
 8002f48:	4b51      	ldr	r3, [pc, #324]	; (8003090 <MD5Transform+0xca4>)
 8002f4a:	4413      	add	r3, r2
 8002f4c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002f50:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f54:	ea4f 4333 	mov.w	r3, r3, ror #16
 8002f58:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002f5c:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002f60:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002f64:	4413      	add	r3, r2
 8002f66:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	HH(b, c, d, a, x[10], 23, 0xbebfbc70); /* 40 */
 8002f6a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8002f6e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002f72:	405a      	eors	r2, r3
 8002f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f78:	405a      	eors	r2, r3
 8002f7a:	f107 0308 	add.w	r3, r7, #8
 8002f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f80:	441a      	add	r2, r3
 8002f82:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002f86:	441a      	add	r2, r3
 8002f88:	4b42      	ldr	r3, [pc, #264]	; (8003094 <MD5Transform+0xca8>)
 8002f8a:	4413      	add	r3, r2
 8002f8c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002f90:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002f94:	ea4f 2373 	mov.w	r3, r3, ror #9
 8002f98:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002f9c:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002fa0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002fa4:	4413      	add	r3, r2
 8002fa6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	HH(a, b, c, d, x[13], 4, 0x289b7ec6); /* 41 */
 8002faa:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002fae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002fb2:	405a      	eors	r2, r3
 8002fb4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002fb8:	405a      	eors	r2, r3
 8002fba:	f107 0308 	add.w	r3, r7, #8
 8002fbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fc0:	441a      	add	r2, r3
 8002fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002fc6:	441a      	add	r2, r3
 8002fc8:	4b33      	ldr	r3, [pc, #204]	; (8003098 <MD5Transform+0xcac>)
 8002fca:	4413      	add	r3, r2
 8002fcc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002fd4:	ea4f 7333 	mov.w	r3, r3, ror #28
 8002fd8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002fdc:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002fe0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002fe4:	4413      	add	r3, r2
 8002fe6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	HH(d, a, b, c, x[0], 11, 0xeaa127fa); /* 42 */
 8002fea:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002fee:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002ff2:	405a      	eors	r2, r3
 8002ff4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002ff8:	405a      	eors	r2, r3
 8002ffa:	f107 0308 	add.w	r3, r7, #8
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	441a      	add	r2, r3
 8003002:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003006:	441a      	add	r2, r3
 8003008:	4b24      	ldr	r3, [pc, #144]	; (800309c <MD5Transform+0xcb0>)
 800300a:	4413      	add	r3, r2
 800300c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8003010:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003014:	ea4f 5373 	mov.w	r3, r3, ror #21
 8003018:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800301c:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8003020:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003024:	4413      	add	r3, r2
 8003026:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	HH(c, d, a, b, x[3], 16, 0xd4ef3085); /* 43 */
 800302a:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800302e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003032:	405a      	eors	r2, r3
 8003034:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003038:	405a      	eors	r2, r3
 800303a:	f107 0308 	add.w	r3, r7, #8
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	441a      	add	r2, r3
 8003042:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003046:	441a      	add	r2, r3
 8003048:	4b15      	ldr	r3, [pc, #84]	; (80030a0 <MD5Transform+0xcb4>)
 800304a:	4413      	add	r3, r2
 800304c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8003050:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003054:	ea4f 4333 	mov.w	r3, r3, ror #16
 8003058:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800305c:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8003060:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003064:	4413      	add	r3, r2
 8003066:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800306a:	e01b      	b.n	80030a4 <MD5Transform+0xcb8>
 800306c:	a9e3e905 	.word	0xa9e3e905
 8003070:	fcefa3f8 	.word	0xfcefa3f8
 8003074:	676f02d9 	.word	0x676f02d9
 8003078:	8d2a4c8a 	.word	0x8d2a4c8a
 800307c:	8771f681 	.word	0x8771f681
 8003080:	6d9d6122 	.word	0x6d9d6122
 8003084:	fde5380c 	.word	0xfde5380c
 8003088:	a4beea44 	.word	0xa4beea44
 800308c:	4bdecfa9 	.word	0x4bdecfa9
 8003090:	f6bb4b60 	.word	0xf6bb4b60
 8003094:	bebfbc70 	.word	0xbebfbc70
 8003098:	289b7ec6 	.word	0x289b7ec6
 800309c:	eaa127fa 	.word	0xeaa127fa
 80030a0:	d4ef3085 	.word	0xd4ef3085
	HH(b, c, d, a, x[6], 23, 0x4881d05); /* 44 */
 80030a4:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80030a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80030ac:	405a      	eors	r2, r3
 80030ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80030b2:	405a      	eors	r2, r3
 80030b4:	f107 0308 	add.w	r3, r7, #8
 80030b8:	699b      	ldr	r3, [r3, #24]
 80030ba:	441a      	add	r2, r3
 80030bc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80030c0:	441a      	add	r2, r3
 80030c2:	4bf0      	ldr	r3, [pc, #960]	; (8003484 <MD5Transform+0x1098>)
 80030c4:	4413      	add	r3, r2
 80030c6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80030ca:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80030ce:	ea4f 2373 	mov.w	r3, r3, ror #9
 80030d2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80030d6:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80030da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80030de:	4413      	add	r3, r2
 80030e0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	HH(a, b, c, d, x[9], 4, 0xd9d4d039); /* 45 */
 80030e4:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80030e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80030ec:	405a      	eors	r2, r3
 80030ee:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80030f2:	405a      	eors	r2, r3
 80030f4:	f107 0308 	add.w	r3, r7, #8
 80030f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fa:	441a      	add	r2, r3
 80030fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003100:	441a      	add	r2, r3
 8003102:	4be1      	ldr	r3, [pc, #900]	; (8003488 <MD5Transform+0x109c>)
 8003104:	4413      	add	r3, r2
 8003106:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800310a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800310e:	ea4f 7333 	mov.w	r3, r3, ror #28
 8003112:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8003116:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800311a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800311e:	4413      	add	r3, r2
 8003120:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	HH(d, a, b, c, x[12], 11, 0xe6db99e5); /* 46 */
 8003124:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003128:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800312c:	405a      	eors	r2, r3
 800312e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003132:	405a      	eors	r2, r3
 8003134:	f107 0308 	add.w	r3, r7, #8
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	441a      	add	r2, r3
 800313c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003140:	441a      	add	r2, r3
 8003142:	4bd2      	ldr	r3, [pc, #840]	; (800348c <MD5Transform+0x10a0>)
 8003144:	4413      	add	r3, r2
 8003146:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800314a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800314e:	ea4f 5373 	mov.w	r3, r3, ror #21
 8003152:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8003156:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800315a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800315e:	4413      	add	r3, r2
 8003160:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	HH(c, d, a, b, x[15], 16, 0x1fa27cf8); /* 47 */
 8003164:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8003168:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800316c:	405a      	eors	r2, r3
 800316e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003172:	405a      	eors	r2, r3
 8003174:	f107 0308 	add.w	r3, r7, #8
 8003178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800317a:	441a      	add	r2, r3
 800317c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003180:	441a      	add	r2, r3
 8003182:	4bc3      	ldr	r3, [pc, #780]	; (8003490 <MD5Transform+0x10a4>)
 8003184:	4413      	add	r3, r2
 8003186:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800318a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800318e:	ea4f 4333 	mov.w	r3, r3, ror #16
 8003192:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8003196:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800319a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800319e:	4413      	add	r3, r2
 80031a0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	HH(b, c, d, a, x[2], 23, 0xc4ac5665); /* 48 */
 80031a4:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80031a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80031ac:	405a      	eors	r2, r3
 80031ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80031b2:	405a      	eors	r2, r3
 80031b4:	f107 0308 	add.w	r3, r7, #8
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	441a      	add	r2, r3
 80031bc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80031c0:	441a      	add	r2, r3
 80031c2:	4bb4      	ldr	r3, [pc, #720]	; (8003494 <MD5Transform+0x10a8>)
 80031c4:	4413      	add	r3, r2
 80031c6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80031ca:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80031ce:	ea4f 2373 	mov.w	r3, r3, ror #9
 80031d2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80031d6:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80031da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031de:	4413      	add	r3, r2
 80031e0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	/* Round 4 */
	II(a, b, c, d, x[0], 6, 0xf4292244); /* 49 */
 80031e4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80031e8:	43da      	mvns	r2, r3
 80031ea:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80031ee:	431a      	orrs	r2, r3
 80031f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80031f4:	405a      	eors	r2, r3
 80031f6:	f107 0308 	add.w	r3, r7, #8
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	441a      	add	r2, r3
 80031fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003202:	441a      	add	r2, r3
 8003204:	4ba4      	ldr	r3, [pc, #656]	; (8003498 <MD5Transform+0x10ac>)
 8003206:	4413      	add	r3, r2
 8003208:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800320c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003210:	ea4f 63b3 	mov.w	r3, r3, ror #26
 8003214:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8003218:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800321c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003220:	4413      	add	r3, r2
 8003222:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	II(d, a, b, c, x[7], 10, 0x432aff97); /* 50 */
 8003226:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800322a:	43da      	mvns	r2, r3
 800322c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003230:	431a      	orrs	r2, r3
 8003232:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003236:	405a      	eors	r2, r3
 8003238:	f107 0308 	add.w	r3, r7, #8
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	441a      	add	r2, r3
 8003240:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003244:	441a      	add	r2, r3
 8003246:	4b95      	ldr	r3, [pc, #596]	; (800349c <MD5Transform+0x10b0>)
 8003248:	4413      	add	r3, r2
 800324a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800324e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003252:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8003256:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800325a:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800325e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003262:	4413      	add	r3, r2
 8003264:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	II(c, d, a, b, x[14], 15, 0xab9423a7); /* 51 */
 8003268:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800326c:	43da      	mvns	r2, r3
 800326e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003272:	431a      	orrs	r2, r3
 8003274:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003278:	405a      	eors	r2, r3
 800327a:	f107 0308 	add.w	r3, r7, #8
 800327e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003280:	441a      	add	r2, r3
 8003282:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003286:	441a      	add	r2, r3
 8003288:	4b85      	ldr	r3, [pc, #532]	; (80034a0 <MD5Transform+0x10b4>)
 800328a:	4413      	add	r3, r2
 800328c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8003290:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003294:	ea4f 4373 	mov.w	r3, r3, ror #17
 8003298:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800329c:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80032a0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80032a4:	4413      	add	r3, r2
 80032a6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	II(b, c, d, a, x[5], 21, 0xfc93a039); /* 52 */
 80032aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80032ae:	43da      	mvns	r2, r3
 80032b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80032b4:	431a      	orrs	r2, r3
 80032b6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80032ba:	405a      	eors	r2, r3
 80032bc:	f107 0308 	add.w	r3, r7, #8
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	441a      	add	r2, r3
 80032c4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80032c8:	441a      	add	r2, r3
 80032ca:	4b76      	ldr	r3, [pc, #472]	; (80034a4 <MD5Transform+0x10b8>)
 80032cc:	4413      	add	r3, r2
 80032ce:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80032d2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80032d6:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80032da:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80032de:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80032e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80032e6:	4413      	add	r3, r2
 80032e8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	II(a, b, c, d, x[12], 6, 0x655b59c3); /* 53 */
 80032ec:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80032f0:	43da      	mvns	r2, r3
 80032f2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80032f6:	431a      	orrs	r2, r3
 80032f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80032fc:	405a      	eors	r2, r3
 80032fe:	f107 0308 	add.w	r3, r7, #8
 8003302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003304:	441a      	add	r2, r3
 8003306:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800330a:	441a      	add	r2, r3
 800330c:	4b66      	ldr	r3, [pc, #408]	; (80034a8 <MD5Transform+0x10bc>)
 800330e:	4413      	add	r3, r2
 8003310:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8003314:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003318:	ea4f 63b3 	mov.w	r3, r3, ror #26
 800331c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8003320:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003324:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003328:	4413      	add	r3, r2
 800332a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	II(d, a, b, c, x[3], 10, 0x8f0ccc92); /* 54 */
 800332e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003332:	43da      	mvns	r2, r3
 8003334:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003338:	431a      	orrs	r2, r3
 800333a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800333e:	405a      	eors	r2, r3
 8003340:	f107 0308 	add.w	r3, r7, #8
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	441a      	add	r2, r3
 8003348:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800334c:	441a      	add	r2, r3
 800334e:	4b57      	ldr	r3, [pc, #348]	; (80034ac <MD5Transform+0x10c0>)
 8003350:	4413      	add	r3, r2
 8003352:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8003356:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800335a:	ea4f 53b3 	mov.w	r3, r3, ror #22
 800335e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8003362:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8003366:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800336a:	4413      	add	r3, r2
 800336c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	II(c, d, a, b, x[10], 15, 0xffeff47d); /* 55 */
 8003370:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003374:	43da      	mvns	r2, r3
 8003376:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800337a:	431a      	orrs	r2, r3
 800337c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003380:	405a      	eors	r2, r3
 8003382:	f107 0308 	add.w	r3, r7, #8
 8003386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003388:	441a      	add	r2, r3
 800338a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800338e:	4413      	add	r3, r2
 8003390:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8003394:	f6a3 3383 	subw	r3, r3, #2947	; 0xb83
 8003398:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800339c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80033a0:	ea4f 4373 	mov.w	r3, r3, ror #17
 80033a4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80033a8:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80033ac:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80033b0:	4413      	add	r3, r2
 80033b2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	II(b, c, d, a, x[1], 21, 0x85845dd1); /* 56 */
 80033b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80033ba:	43da      	mvns	r2, r3
 80033bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80033c0:	431a      	orrs	r2, r3
 80033c2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80033c6:	405a      	eors	r2, r3
 80033c8:	f107 0308 	add.w	r3, r7, #8
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	441a      	add	r2, r3
 80033d0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80033d4:	441a      	add	r2, r3
 80033d6:	4b36      	ldr	r3, [pc, #216]	; (80034b0 <MD5Transform+0x10c4>)
 80033d8:	4413      	add	r3, r2
 80033da:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80033de:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80033e2:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80033e6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80033ea:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80033ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80033f2:	4413      	add	r3, r2
 80033f4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	II(a, b, c, d, x[8], 6, 0x6fa87e4f); /* 57 */
 80033f8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80033fc:	43da      	mvns	r2, r3
 80033fe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003402:	431a      	orrs	r2, r3
 8003404:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003408:	405a      	eors	r2, r3
 800340a:	f107 0308 	add.w	r3, r7, #8
 800340e:	6a1b      	ldr	r3, [r3, #32]
 8003410:	441a      	add	r2, r3
 8003412:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003416:	441a      	add	r2, r3
 8003418:	4b26      	ldr	r3, [pc, #152]	; (80034b4 <MD5Transform+0x10c8>)
 800341a:	4413      	add	r3, r2
 800341c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8003420:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003424:	ea4f 63b3 	mov.w	r3, r3, ror #26
 8003428:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800342c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003430:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003434:	4413      	add	r3, r2
 8003436:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	II(d, a, b, c, x[15], 10, 0xfe2ce6e0); /* 58 */
 800343a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800343e:	43da      	mvns	r2, r3
 8003440:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003444:	431a      	orrs	r2, r3
 8003446:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800344a:	405a      	eors	r2, r3
 800344c:	f107 0308 	add.w	r3, r7, #8
 8003450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003452:	441a      	add	r2, r3
 8003454:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003458:	441a      	add	r2, r3
 800345a:	4b17      	ldr	r3, [pc, #92]	; (80034b8 <MD5Transform+0x10cc>)
 800345c:	4413      	add	r3, r2
 800345e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8003462:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003466:	ea4f 53b3 	mov.w	r3, r3, ror #22
 800346a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800346e:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8003472:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003476:	4413      	add	r3, r2
 8003478:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	II(c, d, a, b, x[6], 15, 0xa3014314); /* 59 */
 800347c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003480:	43da      	mvns	r2, r3
 8003482:	e01b      	b.n	80034bc <MD5Transform+0x10d0>
 8003484:	04881d05 	.word	0x04881d05
 8003488:	d9d4d039 	.word	0xd9d4d039
 800348c:	e6db99e5 	.word	0xe6db99e5
 8003490:	1fa27cf8 	.word	0x1fa27cf8
 8003494:	c4ac5665 	.word	0xc4ac5665
 8003498:	f4292244 	.word	0xf4292244
 800349c:	432aff97 	.word	0x432aff97
 80034a0:	ab9423a7 	.word	0xab9423a7
 80034a4:	fc93a039 	.word	0xfc93a039
 80034a8:	655b59c3 	.word	0x655b59c3
 80034ac:	8f0ccc92 	.word	0x8f0ccc92
 80034b0:	85845dd1 	.word	0x85845dd1
 80034b4:	6fa87e4f 	.word	0x6fa87e4f
 80034b8:	fe2ce6e0 	.word	0xfe2ce6e0
 80034bc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80034c0:	431a      	orrs	r2, r3
 80034c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80034c6:	405a      	eors	r2, r3
 80034c8:	f107 0308 	add.w	r3, r7, #8
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	441a      	add	r2, r3
 80034d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034d4:	441a      	add	r2, r3
 80034d6:	4b72      	ldr	r3, [pc, #456]	; (80036a0 <MD5Transform+0x12b4>)
 80034d8:	4413      	add	r3, r2
 80034da:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80034de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80034e2:	ea4f 4373 	mov.w	r3, r3, ror #17
 80034e6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80034ea:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80034ee:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80034f2:	4413      	add	r3, r2
 80034f4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	II(b, c, d, a, x[13], 21, 0x4e0811a1); /* 60 */
 80034f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80034fc:	43da      	mvns	r2, r3
 80034fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003502:	431a      	orrs	r2, r3
 8003504:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003508:	405a      	eors	r2, r3
 800350a:	f107 0308 	add.w	r3, r7, #8
 800350e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003510:	441a      	add	r2, r3
 8003512:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003516:	441a      	add	r2, r3
 8003518:	4b62      	ldr	r3, [pc, #392]	; (80036a4 <MD5Transform+0x12b8>)
 800351a:	4413      	add	r3, r2
 800351c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8003520:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003524:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8003528:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800352c:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8003530:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003534:	4413      	add	r3, r2
 8003536:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	II(a, b, c, d, x[4], 6, 0xf7537e82); /* 61 */
 800353a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800353e:	43da      	mvns	r2, r3
 8003540:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003544:	431a      	orrs	r2, r3
 8003546:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800354a:	405a      	eors	r2, r3
 800354c:	f107 0308 	add.w	r3, r7, #8
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	441a      	add	r2, r3
 8003554:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003558:	441a      	add	r2, r3
 800355a:	4b53      	ldr	r3, [pc, #332]	; (80036a8 <MD5Transform+0x12bc>)
 800355c:	4413      	add	r3, r2
 800355e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8003562:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003566:	ea4f 63b3 	mov.w	r3, r3, ror #26
 800356a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800356e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8003572:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003576:	4413      	add	r3, r2
 8003578:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	II(d, a, b, c, x[11], 10, 0xbd3af235); /* 62 */
 800357c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003580:	43da      	mvns	r2, r3
 8003582:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003586:	431a      	orrs	r2, r3
 8003588:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800358c:	405a      	eors	r2, r3
 800358e:	f107 0308 	add.w	r3, r7, #8
 8003592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003594:	441a      	add	r2, r3
 8003596:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800359a:	441a      	add	r2, r3
 800359c:	4b43      	ldr	r3, [pc, #268]	; (80036ac <MD5Transform+0x12c0>)
 800359e:	4413      	add	r3, r2
 80035a0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80035a4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80035a8:	ea4f 53b3 	mov.w	r3, r3, ror #22
 80035ac:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80035b0:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80035b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80035b8:	4413      	add	r3, r2
 80035ba:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	II(c, d, a, b, x[2], 15, 0x2ad7d2bb); /* 63 */
 80035be:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80035c2:	43da      	mvns	r2, r3
 80035c4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80035c8:	431a      	orrs	r2, r3
 80035ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80035ce:	405a      	eors	r2, r3
 80035d0:	f107 0308 	add.w	r3, r7, #8
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	441a      	add	r2, r3
 80035d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035dc:	441a      	add	r2, r3
 80035de:	4b34      	ldr	r3, [pc, #208]	; (80036b0 <MD5Transform+0x12c4>)
 80035e0:	4413      	add	r3, r2
 80035e2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80035e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80035ea:	ea4f 4373 	mov.w	r3, r3, ror #17
 80035ee:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80035f2:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80035f6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80035fa:	4413      	add	r3, r2
 80035fc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	II(b, c, d, a, x[9], 21, 0xeb86d391); /* 64 */
 8003600:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003604:	43da      	mvns	r2, r3
 8003606:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800360a:	431a      	orrs	r2, r3
 800360c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003610:	405a      	eors	r2, r3
 8003612:	f107 0308 	add.w	r3, r7, #8
 8003616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003618:	441a      	add	r2, r3
 800361a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800361e:	441a      	add	r2, r3
 8003620:	4b24      	ldr	r3, [pc, #144]	; (80036b4 <MD5Transform+0x12c8>)
 8003622:	4413      	add	r3, r2
 8003624:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8003628:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800362c:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8003630:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8003634:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8003638:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800363c:	4413      	add	r3, r2
 800363e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	state[0] += a;
 8003642:	1d3b      	adds	r3, r7, #4
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800364c:	441a      	add	r2, r3
 800364e:	1d3b      	adds	r3, r7, #4
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	601a      	str	r2, [r3, #0]
	state[1] += b;
 8003654:	1d3b      	adds	r3, r7, #4
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	3304      	adds	r3, #4
 800365a:	1d3a      	adds	r2, r7, #4
 800365c:	6812      	ldr	r2, [r2, #0]
 800365e:	3204      	adds	r2, #4
 8003660:	6811      	ldr	r1, [r2, #0]
 8003662:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8003666:	440a      	add	r2, r1
 8003668:	601a      	str	r2, [r3, #0]
	state[2] += c;
 800366a:	1d3b      	adds	r3, r7, #4
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	3308      	adds	r3, #8
 8003670:	1d3a      	adds	r2, r7, #4
 8003672:	6812      	ldr	r2, [r2, #0]
 8003674:	3208      	adds	r2, #8
 8003676:	6811      	ldr	r1, [r2, #0]
 8003678:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800367c:	440a      	add	r2, r1
 800367e:	601a      	str	r2, [r3, #0]
	state[3] += d;
 8003680:	1d3b      	adds	r3, r7, #4
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	330c      	adds	r3, #12
 8003686:	1d3a      	adds	r2, r7, #4
 8003688:	6812      	ldr	r2, [r2, #0]
 800368a:	320c      	adds	r2, #12
 800368c:	6811      	ldr	r1, [r2, #0]
 800368e:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8003692:	440a      	add	r2, r1
 8003694:	601a      	str	r2, [r3, #0]
}
 8003696:	bf00      	nop
 8003698:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	a3014314 	.word	0xa3014314
 80036a4:	4e0811a1 	.word	0x4e0811a1
 80036a8:	f7537e82 	.word	0xf7537e82
 80036ac:	bd3af235 	.word	0xbd3af235
 80036b0:	2ad7d2bb 	.word	0x2ad7d2bb
 80036b4:	eb86d391 	.word	0xeb86d391

080036b8 <getMD5Str>:

void getMD5Str(char md5Buf[], unsigned char buf[], long size)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b0a0      	sub	sp, #128	; 0x80
 80036bc:	af00      	add	r7, sp, #0
 80036be:	60f8      	str	r0, [r7, #12]
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	607a      	str	r2, [r7, #4]
	unsigned char i;
	unsigned char decrypt[16];
	char temp[2];
	MD5_CTX md5CTX;
	MD5Init(&md5CTX);
 80036c4:	f107 0310 	add.w	r3, r7, #16
 80036c8:	4618      	mov	r0, r3
 80036ca:	f7fe fd3f 	bl	800214c <MD5Init>
	MD5Update(&md5CTX, buf, size);
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	f107 0310 	add.w	r3, r7, #16
 80036d4:	68b9      	ldr	r1, [r7, #8]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7fe fd5c 	bl	8002194 <MD5Update>
	MD5Final(&md5CTX, decrypt);
 80036dc:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80036e0:	f107 0310 	add.w	r3, r7, #16
 80036e4:	4611      	mov	r1, r2
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fe fdc4 	bl	8002274 <MD5Final>

	printf("origin md5=");
 80036ec:	481b      	ldr	r0, [pc, #108]	; (800375c <getMD5Str+0xa4>)
 80036ee:	f003 fa03 	bl	8006af8 <printf>
	for (i = 0; i < 16; i++)
 80036f2:	2300      	movs	r3, #0
 80036f4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80036f8:	e024      	b.n	8003744 <getMD5Str+0x8c>
	{
		printf("%02x", decrypt[i]);
 80036fa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80036fe:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8003702:	4413      	add	r3, r2
 8003704:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8003708:	4619      	mov	r1, r3
 800370a:	4815      	ldr	r0, [pc, #84]	; (8003760 <getMD5Str+0xa8>)
 800370c:	f003 f9f4 	bl	8006af8 <printf>
		sprintf(temp, "%02x", decrypt[i]);
 8003710:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003714:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8003718:	4413      	add	r3, r2
 800371a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800371e:	461a      	mov	r2, r3
 8003720:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003724:	490e      	ldr	r1, [pc, #56]	; (8003760 <getMD5Str+0xa8>)
 8003726:	4618      	mov	r0, r3
 8003728:	f003 fa9a 	bl	8006c60 <sprintf>
		strncat((char *) md5Buf, temp, 2);
 800372c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003730:	2202      	movs	r2, #2
 8003732:	4619      	mov	r1, r3
 8003734:	68f8      	ldr	r0, [r7, #12]
 8003736:	f003 fac5 	bl	8006cc4 <strncat>
	for (i = 0; i < 16; i++)
 800373a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800373e:	3301      	adds	r3, #1
 8003740:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003744:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8003748:	2b0f      	cmp	r3, #15
 800374a:	d9d6      	bls.n	80036fa <getMD5Str+0x42>
	}
	printf("\r\n");
 800374c:	4805      	ldr	r0, [pc, #20]	; (8003764 <getMD5Str+0xac>)
 800374e:	f003 fa4b 	bl	8006be8 <puts>
}
 8003752:	bf00      	nop
 8003754:	3780      	adds	r7, #128	; 0x80
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	0800bc60 	.word	0x0800bc60
 8003760:	0800bc6c 	.word	0x0800bc6c
 8003764:	0800bc74 	.word	0x0800bc74

08003768 <Int2Str>:
 * @param  str: The string
 * @param  intnum: The intger to be converted
 * @retval None
 */
void Int2Str(uint8_t* str, int32_t intnum)
{
 8003768:	b480      	push	{r7}
 800376a:	b087      	sub	sp, #28
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
	uint32_t i, Div = 1000000000, j = 0, Status = 0;
 8003772:	4b25      	ldr	r3, [pc, #148]	; (8003808 <Int2Str+0xa0>)
 8003774:	613b      	str	r3, [r7, #16]
 8003776:	2300      	movs	r3, #0
 8003778:	60fb      	str	r3, [r7, #12]
 800377a:	2300      	movs	r3, #0
 800377c:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < 10; i++)
 800377e:	2300      	movs	r3, #0
 8003780:	617b      	str	r3, [r7, #20]
 8003782:	e038      	b.n	80037f6 <Int2Str+0x8e>
	{
		str[j++] = (intnum / Div) + 48;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	1c5a      	adds	r2, r3, #1
 8003788:	60fa      	str	r2, [r7, #12]
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	4413      	add	r3, r2
 800378e:	6839      	ldr	r1, [r7, #0]
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	fbb1 f2f2 	udiv	r2, r1, r2
 8003796:	b2d2      	uxtb	r2, r2
 8003798:	3230      	adds	r2, #48	; 0x30
 800379a:	b2d2      	uxtb	r2, r2
 800379c:	701a      	strb	r2, [r3, #0]

		intnum = intnum % Div;
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	693a      	ldr	r2, [r7, #16]
 80037a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80037a6:	6939      	ldr	r1, [r7, #16]
 80037a8:	fb01 f202 	mul.w	r2, r1, r2
 80037ac:	1a9b      	subs	r3, r3, r2
 80037ae:	603b      	str	r3, [r7, #0]
		Div /= 10;
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	4a16      	ldr	r2, [pc, #88]	; (800380c <Int2Str+0xa4>)
 80037b4:	fba2 2303 	umull	r2, r3, r2, r3
 80037b8:	08db      	lsrs	r3, r3, #3
 80037ba:	613b      	str	r3, [r7, #16]
		if ((str[j - 1] == '0') & (Status == 0))
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	3b01      	subs	r3, #1
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	4413      	add	r3, r2
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	2b30      	cmp	r3, #48	; 0x30
 80037c8:	bf0c      	ite	eq
 80037ca:	2301      	moveq	r3, #1
 80037cc:	2300      	movne	r3, #0
 80037ce:	b2da      	uxtb	r2, r3
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	bf0c      	ite	eq
 80037d6:	2301      	moveq	r3, #1
 80037d8:	2300      	movne	r3, #0
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	4013      	ands	r3, r2
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d002      	beq.n	80037ea <Int2Str+0x82>
		{
			j = 0;
 80037e4:	2300      	movs	r3, #0
 80037e6:	60fb      	str	r3, [r7, #12]
 80037e8:	e002      	b.n	80037f0 <Int2Str+0x88>
		}
		else
		{
			Status++;
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	3301      	adds	r3, #1
 80037ee:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 10; i++)
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	3301      	adds	r3, #1
 80037f4:	617b      	str	r3, [r7, #20]
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	2b09      	cmp	r3, #9
 80037fa:	d9c3      	bls.n	8003784 <Int2Str+0x1c>
		}
	}
}
 80037fc:	bf00      	nop
 80037fe:	371c      	adds	r7, #28
 8003800:	46bd      	mov	sp, r7
 8003802:	bc80      	pop	{r7}
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	3b9aca00 	.word	0x3b9aca00
 800380c:	cccccccd 	.word	0xcccccccd

08003810 <FLASH_PagesMask>:
 * @brief  Calculate the number of pages
 * @param  Size: The image size
 * @retval The number of pages
 */
uint32_t FLASH_PagesMask(__IO uint32_t Size)
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
	uint32_t pagenumber = 0x0;
 8003818:	2300      	movs	r3, #0
 800381a:	60fb      	str	r3, [r7, #12]
	uint32_t size = Size;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	60bb      	str	r3, [r7, #8]

	if ((size % PAGE_SIZE) != 0)
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003826:	2b00      	cmp	r3, #0
 8003828:	d004      	beq.n	8003834 <FLASH_PagesMask+0x24>
	{
		pagenumber = (size / PAGE_SIZE) + 1;
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	0adb      	lsrs	r3, r3, #11
 800382e:	3301      	adds	r3, #1
 8003830:	60fb      	str	r3, [r7, #12]
 8003832:	e002      	b.n	800383a <FLASH_PagesMask+0x2a>
	}
	else
	{
		pagenumber = size / PAGE_SIZE;
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	0adb      	lsrs	r3, r3, #11
 8003838:	60fb      	str	r3, [r7, #12]
	}
	return pagenumber;
 800383a:	68fb      	ldr	r3, [r7, #12]
}
 800383c:	4618      	mov	r0, r3
 800383e:	3714      	adds	r7, #20
 8003840:	46bd      	mov	sp, r7
 8003842:	bc80      	pop	{r7}
 8003844:	4770      	bx	lr
	...

08003848 <EraseSomePages>:

uint8_t EraseSomePages(__IO uint32_t size, uint8_t outPutCont)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b086      	sub	sp, #24
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	460b      	mov	r3, r1
 8003852:	70fb      	strb	r3, [r7, #3]
	uint32_t EraseCounter = 0x0;
 8003854:	2300      	movs	r3, #0
 8003856:	617b      	str	r3, [r7, #20]
	uint32_t NbrOfPage = 0;
 8003858:	2300      	movs	r3, #0
 800385a:	60fb      	str	r3, [r7, #12]
	uint8_t erase_cont[3] =
 800385c:	f107 0308 	add.w	r3, r7, #8
 8003860:	2100      	movs	r1, #0
 8003862:	460a      	mov	r2, r1
 8003864:	801a      	strh	r2, [r3, #0]
 8003866:	460a      	mov	r2, r1
 8003868:	709a      	strb	r2, [r3, #2]
	{ 0 };
	FLASH_Status FLASHStatus = FLASH_COMPLETE;
 800386a:	2304      	movs	r3, #4
 800386c:	74fb      	strb	r3, [r7, #19]

	NbrOfPage = FLASH_PagesMask(size) - 1;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4618      	mov	r0, r3
 8003872:	f7ff ffcd 	bl	8003810 <FLASH_PagesMask>
 8003876:	4603      	mov	r3, r0
 8003878:	3b01      	subs	r3, #1
 800387a:	60fb      	str	r3, [r7, #12]

	/* Erase the FLASH pages */
	FLASH_Unlock();
 800387c:	f001 f954 	bl	8004b28 <FLASH_Unlock>
	for (EraseCounter = 0;
 8003880:	2300      	movs	r3, #0
 8003882:	617b      	str	r3, [r7, #20]
 8003884:	e01e      	b.n	80038c4 <EraseSomePages+0x7c>
			(EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE);
			EraseCounter++)
	{
		FLASHStatus = FLASH_ErasePage(
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800388c:	3320      	adds	r3, #32
 800388e:	02db      	lsls	r3, r3, #11
 8003890:	4618      	mov	r0, r3
 8003892:	f001 f969 	bl	8004b68 <FLASH_ErasePage>
 8003896:	4603      	mov	r3, r0
 8003898:	74fb      	strb	r3, [r7, #19]
				ApplicationAddress + (PAGE_SIZE * EraseCounter));
		if (outPutCont == 1)
 800389a:	78fb      	ldrb	r3, [r7, #3]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d10e      	bne.n	80038be <EraseSomePages+0x76>
		{
			Int2Str(erase_cont, EraseCounter + 1);
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	3301      	adds	r3, #1
 80038a4:	461a      	mov	r2, r3
 80038a6:	f107 0308 	add.w	r3, r7, #8
 80038aa:	4611      	mov	r1, r2
 80038ac:	4618      	mov	r0, r3
 80038ae:	f7ff ff5b 	bl	8003768 <Int2Str>
			printf("erase_cont=%s.\r\n", erase_cont);
 80038b2:	f107 0308 	add.w	r3, r7, #8
 80038b6:	4619      	mov	r1, r3
 80038b8:	480e      	ldr	r0, [pc, #56]	; (80038f4 <EraseSomePages+0xac>)
 80038ba:	f003 f91d 	bl	8006af8 <printf>
			EraseCounter++)
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	3301      	adds	r3, #1
 80038c2:	617b      	str	r3, [r7, #20]
	for (EraseCounter = 0;
 80038c4:	697a      	ldr	r2, [r7, #20]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d202      	bcs.n	80038d2 <EraseSomePages+0x8a>
			(EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE);
 80038cc:	7cfb      	ldrb	r3, [r7, #19]
 80038ce:	2b04      	cmp	r3, #4
 80038d0:	d0d9      	beq.n	8003886 <EraseSomePages+0x3e>
		}
	}
	FLASH_Lock();
 80038d2:	f001 f93b 	bl	8004b4c <FLASH_Lock>
	if ((EraseCounter != NbrOfPage) || (FLASHStatus != FLASH_COMPLETE))
 80038d6:	697a      	ldr	r2, [r7, #20]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d102      	bne.n	80038e4 <EraseSomePages+0x9c>
 80038de:	7cfb      	ldrb	r3, [r7, #19]
 80038e0:	2b04      	cmp	r3, #4
 80038e2:	d001      	beq.n	80038e8 <EraseSomePages+0xa0>
	{
		return 0;
 80038e4:	2300      	movs	r3, #0
 80038e6:	e000      	b.n	80038ea <EraseSomePages+0xa2>
	}
	return 1;
 80038e8:	2301      	movs	r3, #1
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3718      	adds	r7, #24
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	0800bc78 	.word	0x0800bc78

080038f8 <NVIC_SystemReset>:
/** \brief  System Reset

    This function initiate a system reset request to reset the MCU.
 */
static __INLINE void NVIC_SystemReset(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier. 
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) static __INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
 80038fc:	f3bf 8f4f 	dsb	sy
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
 8003900:	4905      	ldr	r1, [pc, #20]	; (8003918 <NVIC_SystemReset+0x20>)
                 (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003902:	4b05      	ldr	r3, [pc, #20]	; (8003918 <NVIC_SystemReset+0x20>)
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800390a:	4b04      	ldr	r3, [pc, #16]	; (800391c <NVIC_SystemReset+0x24>)
 800390c:	4313      	orrs	r3, r2
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
 800390e:	60cb      	str	r3, [r1, #12]
 8003910:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
  __DSB();                                                     /* Ensure completion of memory access */
  while(1);                                                    /* wait until reset */
 8003914:	e7fe      	b.n	8003914 <NVIC_SystemReset+0x1c>
 8003916:	bf00      	nop
 8003918:	e000ed00 	.word	0xe000ed00
 800391c:	05fa0004 	.word	0x05fa0004

08003920 <catReqStr4UPdate>:
u16 flashSize = 0;

u8 LOCAL_SERVER_SWITCH = 0;

void catReqStr4UPdate(char buf[], int len, char *cmd, u16 num)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b088      	sub	sp, #32
 8003924:	af02      	add	r7, sp, #8
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
 800392c:	807b      	strh	r3, [r7, #2]
	const char* template = "%s,%s,%d";
 800392e:	4b09      	ldr	r3, [pc, #36]	; (8003954 <catReqStr4UPdate+0x34>)
 8003930:	617b      	str	r3, [r7, #20]
	ReadDeviceID();
 8003932:	f7fd fc55 	bl	80011e0 <ReadDeviceID>
	snprintf(buf, len, template, RDeviceID, cmd, num);
 8003936:	68b9      	ldr	r1, [r7, #8]
 8003938:	887b      	ldrh	r3, [r7, #2]
 800393a:	9301      	str	r3, [sp, #4]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	9300      	str	r3, [sp, #0]
 8003940:	4b05      	ldr	r3, [pc, #20]	; (8003958 <catReqStr4UPdate+0x38>)
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	68f8      	ldr	r0, [r7, #12]
 8003946:	f003 f957 	bl	8006bf8 <snprintf>
}
 800394a:	bf00      	nop
 800394c:	3718      	adds	r7, #24
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	0800bc8c 	.word	0x0800bc8c
 8003958:	20000724 	.word	0x20000724

0800395c <request>:
 * 向上位机及服务器发起请求
 * @cmd 请求的控制字
 * @choose 选择开关 高4位控制上位机  低4位控制服务器
 */
void request(char *cmd, u8 choose)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b088      	sub	sp, #32
 8003960:	af04      	add	r7, sp, #16
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	460b      	mov	r3, r1
 8003966:	70fb      	strb	r3, [r7, #3]
	char *rBuf = mymalloc(128);
 8003968:	2080      	movs	r0, #128	; 0x80
 800396a:	f002 fc37 	bl	80061dc <mymalloc>
 800396e:	60f8      	str	r0, [r7, #12]
	char *spfBuf = mymalloc(128);
 8003970:	2080      	movs	r0, #128	; 0x80
 8003972:	f002 fc33 	bl	80061dc <mymalloc>
 8003976:	60b8      	str	r0, [r7, #8]
	ReadVersion();
 8003978:	f7fd fc52 	bl	8001220 <ReadVersion>
	getRegisterStr(rBuf, 128, cmd, &TCP_Params, '2', RVersion, "06");
 800397c:	4b16      	ldr	r3, [pc, #88]	; (80039d8 <request+0x7c>)
 800397e:	9302      	str	r3, [sp, #8]
 8003980:	4b16      	ldr	r3, [pc, #88]	; (80039dc <request+0x80>)
 8003982:	9301      	str	r3, [sp, #4]
 8003984:	2332      	movs	r3, #50	; 0x32
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	4b15      	ldr	r3, [pc, #84]	; (80039e0 <request+0x84>)
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	2180      	movs	r1, #128	; 0x80
 800398e:	68f8      	ldr	r0, [r7, #12]
 8003990:	f7fe fa24 	bl	8001ddc <getRegisterStr>
	if (choose & 0x0F)
 8003994:	78fb      	ldrb	r3, [r7, #3]
 8003996:	f003 030f 	and.w	r3, r3, #15
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <request+0x4a>
	{
		TCP_sendStr(USART2, rBuf);
 800399e:	68f9      	ldr	r1, [r7, #12]
 80039a0:	4810      	ldr	r0, [pc, #64]	; (80039e4 <request+0x88>)
 80039a2:	f7fe f9c9 	bl	8001d38 <TCP_sendStr>
	}
	if (choose & 0xF0)
 80039a6:	78fb      	ldrb	r3, [r7, #3]
 80039a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d009      	beq.n	80039c4 <request+0x68>
	{
		snprintf(spfBuf, 128, "{%s}", rBuf);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	4a0d      	ldr	r2, [pc, #52]	; (80039e8 <request+0x8c>)
 80039b4:	2180      	movs	r1, #128	; 0x80
 80039b6:	68b8      	ldr	r0, [r7, #8]
 80039b8:	f003 f91e 	bl	8006bf8 <snprintf>
		printf("%s\r\n", spfBuf);
 80039bc:	68b9      	ldr	r1, [r7, #8]
 80039be:	480b      	ldr	r0, [pc, #44]	; (80039ec <request+0x90>)
 80039c0:	f003 f89a 	bl	8006af8 <printf>
	}
	myfree(spfBuf);
 80039c4:	68b8      	ldr	r0, [r7, #8]
 80039c6:	f002 fbf3 	bl	80061b0 <myfree>
	myfree(rBuf);
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f002 fbf0 	bl	80061b0 <myfree>
}
 80039d0:	bf00      	nop
 80039d2:	3710      	adds	r7, #16
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	0800bc98 	.word	0x0800bc98
 80039dc:	20000734 	.word	0x20000734
 80039e0:	2000074c 	.word	0x2000074c
 80039e4:	40004400 	.word	0x40004400
 80039e8:	0800bc9c 	.word	0x0800bc9c
 80039ec:	0800bca4 	.word	0x0800bca4

080039f0 <request4UPdate>:
void request4UPdate(char *cmd, u16 num, u8 choose)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	460b      	mov	r3, r1
 80039fa:	807b      	strh	r3, [r7, #2]
 80039fc:	4613      	mov	r3, r2
 80039fe:	707b      	strb	r3, [r7, #1]
	char *rBuf = mymalloc(128);
 8003a00:	2080      	movs	r0, #128	; 0x80
 8003a02:	f002 fbeb 	bl	80061dc <mymalloc>
 8003a06:	60f8      	str	r0, [r7, #12]
	char *spfBuf = mymalloc(128);
 8003a08:	2080      	movs	r0, #128	; 0x80
 8003a0a:	f002 fbe7 	bl	80061dc <mymalloc>
 8003a0e:	60b8      	str	r0, [r7, #8]
	catReqStr4UPdate(rBuf, 128, cmd, num);
 8003a10:	887b      	ldrh	r3, [r7, #2]
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	2180      	movs	r1, #128	; 0x80
 8003a16:	68f8      	ldr	r0, [r7, #12]
 8003a18:	f7ff ff82 	bl	8003920 <catReqStr4UPdate>
	if (choose & 0x0F)
 8003a1c:	787b      	ldrb	r3, [r7, #1]
 8003a1e:	f003 030f 	and.w	r3, r3, #15
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <request4UPdate+0x3e>
	{
		TCP_sendStr(USART2, rBuf);
 8003a26:	68f9      	ldr	r1, [r7, #12]
 8003a28:	480d      	ldr	r0, [pc, #52]	; (8003a60 <request4UPdate+0x70>)
 8003a2a:	f7fe f985 	bl	8001d38 <TCP_sendStr>
	}
	if (choose & 0xF0)
 8003a2e:	787b      	ldrb	r3, [r7, #1]
 8003a30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d008      	beq.n	8003a4a <request4UPdate+0x5a>
	{
		sprintf(spfBuf, "{%s}", rBuf);
 8003a38:	68fa      	ldr	r2, [r7, #12]
 8003a3a:	490a      	ldr	r1, [pc, #40]	; (8003a64 <request4UPdate+0x74>)
 8003a3c:	68b8      	ldr	r0, [r7, #8]
 8003a3e:	f003 f90f 	bl	8006c60 <sprintf>
		printf("%s\r\n", spfBuf);
 8003a42:	68b9      	ldr	r1, [r7, #8]
 8003a44:	4808      	ldr	r0, [pc, #32]	; (8003a68 <request4UPdate+0x78>)
 8003a46:	f003 f857 	bl	8006af8 <printf>
	}
	myfree(spfBuf);
 8003a4a:	68b8      	ldr	r0, [r7, #8]
 8003a4c:	f002 fbb0 	bl	80061b0 <myfree>
	myfree(rBuf);
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f002 fbad 	bl	80061b0 <myfree>
}
 8003a56:	bf00      	nop
 8003a58:	3710      	adds	r7, #16
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	40004400 	.word	0x40004400
 8003a64:	0800bc9c 	.word	0x0800bc9c
 8003a68:	0800bca4 	.word	0x0800bca4

08003a6c <request4UPdataComplete>:

void request4UPdataComplete(u8 choose)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af02      	add	r7, sp, #8
 8003a72:	4603      	mov	r3, r0
 8003a74:	71fb      	strb	r3, [r7, #7]
	char *rBuf = mymalloc(128);
 8003a76:	2080      	movs	r0, #128	; 0x80
 8003a78:	f002 fbb0 	bl	80061dc <mymalloc>
 8003a7c:	60f8      	str	r0, [r7, #12]
	char *spfBuf = mymalloc(128);
 8003a7e:	2080      	movs	r0, #128	; 0x80
 8003a80:	f002 fbac 	bl	80061dc <mymalloc>
 8003a84:	60b8      	str	r0, [r7, #8]
	ReadVersion();
 8003a86:	f7fd fbcb 	bl	8001220 <ReadVersion>
	ReadDeviceID();
 8003a8a:	f7fd fba9 	bl	80011e0 <ReadDeviceID>
	snprintf(rBuf, 128, "%s,%s,%s", (const char *) RDeviceID, "08", RVersion);
 8003a8e:	4b16      	ldr	r3, [pc, #88]	; (8003ae8 <request4UPdataComplete+0x7c>)
 8003a90:	9301      	str	r3, [sp, #4]
 8003a92:	4b16      	ldr	r3, [pc, #88]	; (8003aec <request4UPdataComplete+0x80>)
 8003a94:	9300      	str	r3, [sp, #0]
 8003a96:	4b16      	ldr	r3, [pc, #88]	; (8003af0 <request4UPdataComplete+0x84>)
 8003a98:	4a16      	ldr	r2, [pc, #88]	; (8003af4 <request4UPdataComplete+0x88>)
 8003a9a:	2180      	movs	r1, #128	; 0x80
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f003 f8ab 	bl	8006bf8 <snprintf>
	if (choose & 0x0F)
 8003aa2:	79fb      	ldrb	r3, [r7, #7]
 8003aa4:	f003 030f 	and.w	r3, r3, #15
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d003      	beq.n	8003ab4 <request4UPdataComplete+0x48>
	{
		TCP_sendStr(USART2, rBuf);
 8003aac:	68f9      	ldr	r1, [r7, #12]
 8003aae:	4812      	ldr	r0, [pc, #72]	; (8003af8 <request4UPdataComplete+0x8c>)
 8003ab0:	f7fe f942 	bl	8001d38 <TCP_sendStr>
	}
	if (choose & 0xF0)
 8003ab4:	79fb      	ldrb	r3, [r7, #7]
 8003ab6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d009      	beq.n	8003ad2 <request4UPdataComplete+0x66>
	{
		snprintf(spfBuf, 128, "{%s}", rBuf);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	4a0e      	ldr	r2, [pc, #56]	; (8003afc <request4UPdataComplete+0x90>)
 8003ac2:	2180      	movs	r1, #128	; 0x80
 8003ac4:	68b8      	ldr	r0, [r7, #8]
 8003ac6:	f003 f897 	bl	8006bf8 <snprintf>
		printf("%s\r\n", spfBuf);
 8003aca:	68b9      	ldr	r1, [r7, #8]
 8003acc:	480c      	ldr	r0, [pc, #48]	; (8003b00 <request4UPdataComplete+0x94>)
 8003ace:	f003 f813 	bl	8006af8 <printf>
	}
	myfree(spfBuf);
 8003ad2:	68b8      	ldr	r0, [r7, #8]
 8003ad4:	f002 fb6c 	bl	80061b0 <myfree>
	myfree(rBuf);
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f002 fb69 	bl	80061b0 <myfree>
}
 8003ade:	bf00      	nop
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	20000734 	.word	0x20000734
 8003aec:	0800bcb8 	.word	0x0800bcb8
 8003af0:	20000724 	.word	0x20000724
 8003af4:	0800bcac 	.word	0x0800bcac
 8003af8:	40004400 	.word	0x40004400
 8003afc:	0800bc9c 	.word	0x0800bc9c
 8003b00:	0800bca4 	.word	0x0800bca4

08003b04 <FLASH_DisableWriteProtectionPages>:
/************************************************************************/
static void FLASH_DisableWriteProtectionPages(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
	uint32_t useroptionbyte = 0, WRPR = 0;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	607b      	str	r3, [r7, #4]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	603b      	str	r3, [r7, #0]
	uint16_t var1 = OB_IWDG_SW, var2 = OB_STOP_NoRST, var3 = OB_STDBY_NoRST;
 8003b12:	2301      	movs	r3, #1
 8003b14:	81fb      	strh	r3, [r7, #14]
 8003b16:	2302      	movs	r3, #2
 8003b18:	81bb      	strh	r3, [r7, #12]
 8003b1a:	2304      	movs	r3, #4
 8003b1c:	817b      	strh	r3, [r7, #10]
	FLASH_Status status = FLASH_BUSY;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	727b      	strb	r3, [r7, #9]

	WRPR = FLASH_GetWriteProtectionOptionByte();
 8003b22:	f001 fa17 	bl	8004f54 <FLASH_GetWriteProtectionOptionByte>
 8003b26:	6038      	str	r0, [r7, #0]

	if ((WRPR & UserMemoryMask) != UserMemoryMask)
 8003b28:	4b2a      	ldr	r3, [pc, #168]	; (8003bd4 <FLASH_DisableWriteProtectionPages+0xd0>)
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	401a      	ands	r2, r3
 8003b30:	4b28      	ldr	r3, [pc, #160]	; (8003bd4 <FLASH_DisableWriteProtectionPages+0xd0>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d046      	beq.n	8003bc6 <FLASH_DisableWriteProtectionPages+0xc2>
	{
		useroptionbyte = FLASH_GetUserOptionByte();
 8003b38:	f001 fa00 	bl	8004f3c <FLASH_GetUserOptionByte>
 8003b3c:	6078      	str	r0, [r7, #4]

		UserMemoryMask |= WRPR;
 8003b3e:	4b25      	ldr	r3, [pc, #148]	; (8003bd4 <FLASH_DisableWriteProtectionPages+0xd0>)
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	4a23      	ldr	r2, [pc, #140]	; (8003bd4 <FLASH_DisableWriteProtectionPages+0xd0>)
 8003b48:	6013      	str	r3, [r2, #0]

		status = FLASH_EraseOptionBytes();
 8003b4a:	f001 f83f 	bl	8004bcc <FLASH_EraseOptionBytes>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	727b      	strb	r3, [r7, #9]

		if (UserMemoryMask != 0xFFFFFFFF)
 8003b52:	4b20      	ldr	r3, [pc, #128]	; (8003bd4 <FLASH_DisableWriteProtectionPages+0xd0>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b5a:	d007      	beq.n	8003b6c <FLASH_DisableWriteProtectionPages+0x68>
		{
			status = FLASH_EnableWriteProtection((uint32_t) ~UserMemoryMask);
 8003b5c:	4b1d      	ldr	r3, [pc, #116]	; (8003bd4 <FLASH_DisableWriteProtectionPages+0xd0>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	43db      	mvns	r3, r3
 8003b62:	4618      	mov	r0, r3
 8003b64:	f001 f914 	bl	8004d90 <FLASH_EnableWriteProtection>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	727b      	strb	r3, [r7, #9]
		}
		if ((useroptionbyte & 0x07) != 0x07)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	2b07      	cmp	r3, #7
 8003b74:	d01a      	beq.n	8003bac <FLASH_DisableWriteProtectionPages+0xa8>
		{
			if ((useroptionbyte & 0x01) == 0x0)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f003 0301 	and.w	r3, r3, #1
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d101      	bne.n	8003b84 <FLASH_DisableWriteProtectionPages+0x80>
			{
				var1 = OB_IWDG_HW;
 8003b80:	2300      	movs	r3, #0
 8003b82:	81fb      	strh	r3, [r7, #14]
			}
			if ((useroptionbyte & 0x02) == 0x0)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f003 0302 	and.w	r3, r3, #2
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d101      	bne.n	8003b92 <FLASH_DisableWriteProtectionPages+0x8e>
			{
				var2 = OB_STOP_RST;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	81bb      	strh	r3, [r7, #12]
			}
			if ((useroptionbyte & 0x04) == 0x0)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f003 0304 	and.w	r3, r3, #4
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d101      	bne.n	8003ba0 <FLASH_DisableWriteProtectionPages+0x9c>
			{
				var3 = OB_STDBY_RST;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	817b      	strh	r3, [r7, #10]
			}
			FLASH_UserOptionByteConfig(var1, var2, var3);
 8003ba0:	897a      	ldrh	r2, [r7, #10]
 8003ba2:	89b9      	ldrh	r1, [r7, #12]
 8003ba4:	89fb      	ldrh	r3, [r7, #14]
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f001 f97e 	bl	8004ea8 <FLASH_UserOptionByteConfig>
		}

		if (status == FLASH_COMPLETE)
 8003bac:	7a7b      	ldrb	r3, [r7, #9]
 8003bae:	2b04      	cmp	r3, #4
 8003bb0:	d105      	bne.n	8003bbe <FLASH_DisableWriteProtectionPages+0xba>
		{
			printf("Write Protection Close.\r\n");
 8003bb2:	4809      	ldr	r0, [pc, #36]	; (8003bd8 <FLASH_DisableWriteProtectionPages+0xd4>)
 8003bb4:	f003 f818 	bl	8006be8 <puts>
			NVIC_SystemReset();
 8003bb8:	f7ff fe9e 	bl	80038f8 <NVIC_SystemReset>
	}
	else
	{
		printf("Flash not write protected.\r\n");
	}
}
 8003bbc:	e006      	b.n	8003bcc <FLASH_DisableWriteProtectionPages+0xc8>
			printf("Error: unprotection failed.\r\n");
 8003bbe:	4807      	ldr	r0, [pc, #28]	; (8003bdc <FLASH_DisableWriteProtectionPages+0xd8>)
 8003bc0:	f003 f812 	bl	8006be8 <puts>
}
 8003bc4:	e002      	b.n	8003bcc <FLASH_DisableWriteProtectionPages+0xc8>
		printf("Flash not write protected.\r\n");
 8003bc6:	4806      	ldr	r0, [pc, #24]	; (8003be0 <FLASH_DisableWriteProtectionPages+0xdc>)
 8003bc8:	f003 f80e 	bl	8006be8 <puts>
}
 8003bcc:	bf00      	nop
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	200011cc 	.word	0x200011cc
 8003bd8:	0800bcbc 	.word	0x0800bcbc
 8003bdc:	0800bcd8 	.word	0x0800bcd8
 8003be0:	0800bcf8 	.word	0x0800bcf8

08003be4 <IAP_WriteFlag>:

/************************************************************************/
void IAP_WriteFlag(uint16_t flag)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	4603      	mov	r3, r0
 8003bec:	80fb      	strh	r3, [r7, #6]
	FLASH_Unlock();
 8003bee:	f000 ff9b 	bl	8004b28 <FLASH_Unlock>
	STMFLASH_Write(IAP_FLAG_ADDR, &flag, 1);
 8003bf2:	1dbb      	adds	r3, r7, #6
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	4804      	ldr	r0, [pc, #16]	; (8003c0c <IAP_WriteFlag+0x28>)
 8003bfa:	f7fd fa17 	bl	800102c <STMFLASH_Write>
	FLASH_Lock();
 8003bfe:	f000 ffa5 	bl	8004b4c <FLASH_Lock>
}
 8003c02:	bf00      	nop
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	0803f800 	.word	0x0803f800

08003c10 <IAP_ReadFlag>:
/************************************************************************/
uint16_t IAP_ReadFlag(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
	return STMFLASH_ReadHalfWord(IAP_FLAG_ADDR);
 8003c14:	4802      	ldr	r0, [pc, #8]	; (8003c20 <IAP_ReadFlag+0x10>)
 8003c16:	f7fd f9db 	bl	8000fd0 <STMFLASH_ReadHalfWord>
 8003c1a:	4603      	mov	r3, r0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	0803f800 	.word	0x0803f800

08003c24 <IAP_USART_Init>:

/************************************************************************/
void IAP_USART_Init(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
	USART_DeInit(USART1);
 8003c28:	4804      	ldr	r0, [pc, #16]	; (8003c3c <IAP_USART_Init+0x18>)
 8003c2a:	f001 ffa3 	bl	8005b74 <USART_DeInit>
	USART1_Init(115200);
 8003c2e:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8003c32:	f002 fb43 	bl	80062bc <USART1_Init>
}
 8003c36:	bf00      	nop
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	40013800 	.word	0x40013800

08003c40 <IAP_Init>:
void IAP_Init(void)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	af00      	add	r7, sp, #0
	IAP_USART_Init();
 8003c44:	f7ff ffee 	bl	8003c24 <IAP_USART_Init>
	ReadDeviceID();
 8003c48:	f7fd faca 	bl	80011e0 <ReadDeviceID>
	//判定是否已经录入了设备编号
	if (RDeviceID[0] != 'P')
 8003c4c:	4b07      	ldr	r3, [pc, #28]	; (8003c6c <IAP_Init+0x2c>)
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	2b50      	cmp	r3, #80	; 0x50
 8003c52:	d009      	beq.n	8003c68 <IAP_Init+0x28>
	{
		flagCPY = IAP_ReadFlag();
 8003c54:	f7ff ffdc 	bl	8003c10 <IAP_ReadFlag>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	4b04      	ldr	r3, [pc, #16]	; (8003c70 <IAP_Init+0x30>)
 8003c5e:	801a      	strh	r2, [r3, #0]
		IAP_WriteFlag(SET_DeviceID_FLAG_DATA);
 8003c60:	f64e 50ed 	movw	r0, #60909	; 0xeded
 8003c64:	f7ff ffbe 	bl	8003be4 <IAP_WriteFlag>
	}
}
 8003c68:	bf00      	nop
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	20000724 	.word	0x20000724
 8003c70:	200011d6 	.word	0x200011d6

08003c74 <IAP_RunApp>:
/************************************************************************/
u8 IAP_RunApp(void)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
	if (((*(__IO uint32_t*) ApplicationAddress) & 0x2FFE0000) == 0x20000000)
 8003c7a:	4b1a      	ldr	r3, [pc, #104]	; (8003ce4 <IAP_RunApp+0x70>)
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	4b1a      	ldr	r3, [pc, #104]	; (8003ce8 <IAP_RunApp+0x74>)
 8003c80:	4013      	ands	r3, r2
 8003c82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c86:	d125      	bne.n	8003cd4 <IAP_RunApp+0x60>
	{
		printf("\r\nRun to app.\r\n");
 8003c88:	4818      	ldr	r0, [pc, #96]	; (8003cec <IAP_RunApp+0x78>)
 8003c8a:	f002 ffad 	bl	8006be8 <puts>
		RCC_DeInit(); //关闭外设
 8003c8e:	f001 fb17 	bl	80052c0 <RCC_DeInit>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
 8003c92:	b672      	cpsid	i
		__disable_irq();
		TIM_Cmd(TIM4, DISABLE); //关闭定时器4
 8003c94:	2100      	movs	r1, #0
 8003c96:	4816      	ldr	r0, [pc, #88]	; (8003cf0 <IAP_RunApp+0x7c>)
 8003c98:	f001 fef0 	bl	8005a7c <TIM_Cmd>
		USART_Cmd(USART1, DISABLE);
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	4815      	ldr	r0, [pc, #84]	; (8003cf4 <IAP_RunApp+0x80>)
 8003ca0:	f002 f87e 	bl	8005da0 <USART_Cmd>
		USART_Cmd(USART2, DISABLE);
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	4814      	ldr	r0, [pc, #80]	; (8003cf8 <IAP_RunApp+0x84>)
 8003ca8:	f002 f87a 	bl	8005da0 <USART_Cmd>
		JumpAddress = *(__IO uint32_t*) (ApplicationAddress + 4);
 8003cac:	4b13      	ldr	r3, [pc, #76]	; (8003cfc <IAP_RunApp+0x88>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a13      	ldr	r2, [pc, #76]	; (8003d00 <IAP_RunApp+0x8c>)
 8003cb2:	6013      	str	r3, [r2, #0]
		Jump_To_Application = (pFunction) JumpAddress;
 8003cb4:	4b12      	ldr	r3, [pc, #72]	; (8003d00 <IAP_RunApp+0x8c>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4b12      	ldr	r3, [pc, #72]	; (8003d04 <IAP_RunApp+0x90>)
 8003cbc:	601a      	str	r2, [r3, #0]
		__set_MSP(*(__IO uint32_t*) ApplicationAddress);
 8003cbe:	4b09      	ldr	r3, [pc, #36]	; (8003ce4 <IAP_RunApp+0x70>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	607b      	str	r3, [r7, #4]

    \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) static __INLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) );
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	f383 8808 	msr	MSP, r3
		Jump_To_Application();
 8003cca:	4b0e      	ldr	r3, [pc, #56]	; (8003d04 <IAP_RunApp+0x90>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4798      	blx	r3
		return 0;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	e003      	b.n	8003cdc <IAP_RunApp+0x68>
	}
	else
	{
		printf("\r\nRun to app error.\r\n");
 8003cd4:	480c      	ldr	r0, [pc, #48]	; (8003d08 <IAP_RunApp+0x94>)
 8003cd6:	f002 ff87 	bl	8006be8 <puts>
		return -1;
 8003cda:	23ff      	movs	r3, #255	; 0xff
	}
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3708      	adds	r7, #8
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	08010000 	.word	0x08010000
 8003ce8:	2ffe0000 	.word	0x2ffe0000
 8003cec:	0800bd14 	.word	0x0800bd14
 8003cf0:	40000800 	.word	0x40000800
 8003cf4:	40013800 	.word	0x40013800
 8003cf8:	40004400 	.word	0x40004400
 8003cfc:	08010004 	.word	0x08010004
 8003d00:	200022ac 	.word	0x200022ac
 8003d04:	200022b0 	.word	0x200022b0
 8003d08:	0800bd24 	.word	0x0800bd24

08003d0c <IAP_Main_Menu>:
/************************************************************************/
void IAP_Main_Menu(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
	BlockNbr = (ApplicationAddress - 0x08000000) >> 12;
 8003d12:	4b43      	ldr	r3, [pc, #268]	; (8003e20 <IAP_Main_Menu+0x114>)
 8003d14:	2210      	movs	r2, #16
 8003d16:	601a      	str	r2, [r3, #0]

#if defined (STM32F10X_MD) || defined (STM32F10X_MD_VL)
	UserMemoryMask = ((uint32_t)~((1 << BlockNbr) - 1));
#else /* USE_STM3210E_EVAL */
	if (BlockNbr < 62)
 8003d18:	4b41      	ldr	r3, [pc, #260]	; (8003e20 <IAP_Main_Menu+0x114>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2b3d      	cmp	r3, #61	; 0x3d
 8003d1e:	d809      	bhi.n	8003d34 <IAP_Main_Menu+0x28>
	{
		UserMemoryMask = ((uint32_t) ~((1 << BlockNbr) - 1));
 8003d20:	4b3f      	ldr	r3, [pc, #252]	; (8003e20 <IAP_Main_Menu+0x114>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2201      	movs	r2, #1
 8003d26:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2a:	425b      	negs	r3, r3
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	4b3d      	ldr	r3, [pc, #244]	; (8003e24 <IAP_Main_Menu+0x118>)
 8003d30:	601a      	str	r2, [r3, #0]
 8003d32:	e003      	b.n	8003d3c <IAP_Main_Menu+0x30>
	}
	else
	{
		UserMemoryMask = ((uint32_t) 0x80000000);
 8003d34:	4b3b      	ldr	r3, [pc, #236]	; (8003e24 <IAP_Main_Menu+0x118>)
 8003d36:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003d3a:	601a      	str	r2, [r3, #0]
	}
#endif 

	if ((FLASH_GetWriteProtectionOptionByte() & UserMemoryMask)
 8003d3c:	f001 f90a 	bl	8004f54 <FLASH_GetWriteProtectionOptionByte>
 8003d40:	4602      	mov	r2, r0
 8003d42:	4b38      	ldr	r3, [pc, #224]	; (8003e24 <IAP_Main_Menu+0x118>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	401a      	ands	r2, r3
			!= UserMemoryMask)
 8003d48:	4b36      	ldr	r3, [pc, #216]	; (8003e24 <IAP_Main_Menu+0x118>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
	if ((FLASH_GetWriteProtectionOptionByte() & UserMemoryMask)
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d003      	beq.n	8003d58 <IAP_Main_Menu+0x4c>
	{
		FlashProtection = 1;
 8003d50:	4b35      	ldr	r3, [pc, #212]	; (8003e28 <IAP_Main_Menu+0x11c>)
 8003d52:	2201      	movs	r2, #1
 8003d54:	601a      	str	r2, [r3, #0]
 8003d56:	e002      	b.n	8003d5e <IAP_Main_Menu+0x52>
	}
	else
	{
		FlashProtection = 0;
 8003d58:	4b33      	ldr	r3, [pc, #204]	; (8003e28 <IAP_Main_Menu+0x11c>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	601a      	str	r2, [r3, #0]
	}
	printf("Now enter the main menu!\r\n");
 8003d5e:	4833      	ldr	r0, [pc, #204]	; (8003e2c <IAP_Main_Menu+0x120>)
 8003d60:	f002 ff42 	bl	8006be8 <puts>
	u8 iapREQ_cnt = 0;
 8003d64:	2300      	movs	r3, #0
 8003d66:	71fb      	strb	r3, [r7, #7]
	while (1)
	{
		if (FlashProtection != 0) //There is write protected
 8003d68:	4b2f      	ldr	r3, [pc, #188]	; (8003e28 <IAP_Main_Menu+0x11c>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d002      	beq.n	8003d76 <IAP_Main_Menu+0x6a>
		{
			printf("diswp\r\n");
 8003d70:	482f      	ldr	r0, [pc, #188]	; (8003e30 <IAP_Main_Menu+0x124>)
 8003d72:	f002 ff39 	bl	8006be8 <puts>
		}
		if (iapREQ_cnt >= 3)
 8003d76:	79fb      	ldrb	r3, [r7, #7]
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d901      	bls.n	8003d80 <IAP_Main_Menu+0x74>
		{
			NVIC_SystemReset();
 8003d7c:	f7ff fdbc 	bl	80038f8 <NVIC_SystemReset>
		}
		request(REQ_REGISTER, 0xFF);
 8003d80:	21ff      	movs	r1, #255	; 0xff
 8003d82:	482c      	ldr	r0, [pc, #176]	; (8003e34 <IAP_Main_Menu+0x128>)
 8003d84:	f7ff fdea 	bl	800395c <request>
		iapREQ_cnt++;
 8003d88:	79fb      	ldrb	r3, [r7, #7]
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	71fb      	strb	r3, [r7, #7]
		delay_ms(500);
 8003d8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003d92:	f002 fa5f 	bl	8006254 <delay_ms>
		if (F4G_Fram.InfBit.FinishFlag)
 8003d96:	4b28      	ldr	r3, [pc, #160]	; (8003e38 <IAP_Main_Menu+0x12c>)
 8003d98:	f893 3a19 	ldrb.w	r3, [r3, #2585]	; 0xa19
 8003d9c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d017      	beq.n	8003dd6 <IAP_Main_Menu+0xca>
		{
			F4G_Fram.InfBit.FinishFlag = 0;
 8003da6:	4a24      	ldr	r2, [pc, #144]	; (8003e38 <IAP_Main_Menu+0x12c>)
 8003da8:	f892 3a19 	ldrb.w	r3, [r2, #2585]	; 0xa19
 8003dac:	f36f 13c7 	bfc	r3, #7, #1
 8003db0:	f882 3a19 	strb.w	r3, [r2, #2585]	; 0xa19
			LOCAL_SERVER_SWITCH = 0x0F;
 8003db4:	4b21      	ldr	r3, [pc, #132]	; (8003e3c <IAP_Main_Menu+0x130>)
 8003db6:	220f      	movs	r2, #15
 8003db8:	701a      	strb	r2, [r3, #0]
			mySplit(&F4G_Fram, ",");
 8003dba:	4921      	ldr	r1, [pc, #132]	; (8003e40 <IAP_Main_Menu+0x134>)
 8003dbc:	481e      	ldr	r0, [pc, #120]	; (8003e38 <IAP_Main_Menu+0x12c>)
 8003dbe:	f7fd ff7d 	bl	8001cbc <mySplit>
			if (check_response((char *) F4G_Fram.Server_Command[1]))
 8003dc2:	4b1d      	ldr	r3, [pc, #116]	; (8003e38 <IAP_Main_Menu+0x12c>)
 8003dc4:	f8d3 3a08 	ldr.w	r3, [r3, #2568]	; 0xa08
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f000 f83f 	bl	8003e4c <check_response>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0c9      	beq.n	8003d68 <IAP_Main_Menu+0x5c>
				return;
 8003dd4:	e020      	b.n	8003e18 <IAP_Main_Menu+0x10c>
		}
		else if (USART1_Record_Struct.InfBit.FramFinishFlag)
 8003dd6:	4b1b      	ldr	r3, [pc, #108]	; (8003e44 <IAP_Main_Menu+0x138>)
 8003dd8:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 8003ddc:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d0c0      	beq.n	8003d68 <IAP_Main_Menu+0x5c>
		{
			USART1_Record_Struct.InfBit.FramFinishFlag = 0; //清除标志位
 8003de6:	4a17      	ldr	r2, [pc, #92]	; (8003e44 <IAP_Main_Menu+0x138>)
 8003de8:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 8003dec:	f36f 33cf 	bfc	r3, #15, #1
 8003df0:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
			LOCAL_SERVER_SWITCH = 0xF0;
 8003df4:	4b11      	ldr	r3, [pc, #68]	; (8003e3c <IAP_Main_Menu+0x130>)
 8003df6:	22f0      	movs	r2, #240	; 0xf0
 8003df8:	701a      	strb	r2, [r3, #0]
			UT_split(USART1_Record_Struct.DATA, ",");
 8003dfa:	4911      	ldr	r1, [pc, #68]	; (8003e40 <IAP_Main_Menu+0x134>)
 8003dfc:	4812      	ldr	r0, [pc, #72]	; (8003e48 <IAP_Main_Menu+0x13c>)
 8003dfe:	f002 fb4f 	bl	80064a0 <UT_split>
			if (check_response(USART1_Record_Struct.Server_Command[1]))
 8003e02:	4b10      	ldr	r3, [pc, #64]	; (8003e44 <IAP_Main_Menu+0x138>)
 8003e04:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f000 f81f 	bl	8003e4c <check_response>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d100      	bne.n	8003e16 <IAP_Main_Menu+0x10a>
		if (FlashProtection != 0) //There is write protected
 8003e14:	e7a8      	b.n	8003d68 <IAP_Main_Menu+0x5c>
				return;
 8003e16:	bf00      	nop
		}
	}
}
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	200011c8 	.word	0x200011c8
 8003e24:	200011cc 	.word	0x200011cc
 8003e28:	200011d0 	.word	0x200011d0
 8003e2c:	0800bd3c 	.word	0x0800bd3c
 8003e30:	0800bd58 	.word	0x0800bd58
 8003e34:	0800bd60 	.word	0x0800bd60
 8003e38:	200007ac 	.word	0x200007ac
 8003e3c:	2000125a 	.word	0x2000125a
 8003e40:	0800bd64 	.word	0x0800bd64
 8003e44:	20001260 	.word	0x20001260
 8003e48:	20001668 	.word	0x20001668

08003e4c <check_response>:
/************************************************************************/
/**
 * 校验响应的字符串
 */
u8 check_response(char *str)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af02      	add	r7, sp, #8
 8003e52:	6078      	str	r0, [r7, #4]
	if (memcmp(str, RES_REGISTER_AND_UPDATE, 2) == 0)
 8003e54:	2202      	movs	r2, #2
 8003e56:	4957      	ldr	r1, [pc, #348]	; (8003fb4 <check_response+0x168>)
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f002 fe2b 	bl	8006ab4 <memcmp>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d105      	bne.n	8003e70 <check_response+0x24>
	{
		IAP_WriteFlag(UPDATE_FLAG_DATA);
 8003e64:	f64e 60ee 	movw	r0, #61166	; 0xeeee
 8003e68:	f7ff febc 	bl	8003be4 <IAP_WriteFlag>
		return 1;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e09c      	b.n	8003faa <check_response+0x15e>
	}
	else if (memcmp(str, RES_UPLOAD, 2) == 0)
 8003e70:	2202      	movs	r2, #2
 8003e72:	4951      	ldr	r1, [pc, #324]	; (8003fb8 <check_response+0x16c>)
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f002 fe1d 	bl	8006ab4 <memcmp>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d105      	bne.n	8003e8c <check_response+0x40>
	{
		IAP_WriteFlag(UPLOAD_FLAG_DATA);
 8003e80:	f64d 50dd 	movw	r0, #56797	; 0xdddd
 8003e84:	f7ff feae 	bl	8003be4 <IAP_WriteFlag>
		return 1;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e08e      	b.n	8003faa <check_response+0x15e>
	}
	else if (memcmp(str, RES_ERASE, 2) == 0)
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	494b      	ldr	r1, [pc, #300]	; (8003fbc <check_response+0x170>)
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f002 fe0f 	bl	8006ab4 <memcmp>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d105      	bne.n	8003ea8 <check_response+0x5c>
	{
		IAP_WriteFlag(ERASE_FLAG_DATA);
 8003e9c:	f64c 40cc 	movw	r0, #52428	; 0xcccc
 8003ea0:	f7ff fea0 	bl	8003be4 <IAP_WriteFlag>
		return 1;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e080      	b.n	8003faa <check_response+0x15e>
	}
	else if (memcmp(str, RES_REBOOT, 2) == 0)
 8003ea8:	2202      	movs	r2, #2
 8003eaa:	4945      	ldr	r1, [pc, #276]	; (8003fc0 <check_response+0x174>)
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f002 fe01 	bl	8006ab4 <memcmp>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d106      	bne.n	8003ec6 <check_response+0x7a>
	{
		IAP_WriteFlag(INIT_FLAG_DATA);
 8003eb8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003ebc:	f7ff fe92 	bl	8003be4 <IAP_WriteFlag>
		NVIC_SystemReset();
 8003ec0:	f7ff fd1a 	bl	80038f8 <NVIC_SystemReset>
 8003ec4:	e070      	b.n	8003fa8 <check_response+0x15c>
	}
	else if (memcmp(str, RES_REGISTER_SUCCESS, 2) == 0)
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	493e      	ldr	r1, [pc, #248]	; (8003fc4 <check_response+0x178>)
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f002 fdf2 	bl	8006ab4 <memcmp>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d12c      	bne.n	8003f30 <check_response+0xe4>
	{
		if (LOCAL_SERVER_SWITCH == 0x0F)
 8003ed6:	4b3c      	ldr	r3, [pc, #240]	; (8003fc8 <check_response+0x17c>)
 8003ed8:	781b      	ldrb	r3, [r3, #0]
 8003eda:	2b0f      	cmp	r3, #15
 8003edc:	d11b      	bne.n	8003f16 <check_response+0xca>
		{
			printf("server params=%s\r\n", F4G_Fram.ServerData);
 8003ede:	493b      	ldr	r1, [pc, #236]	; (8003fcc <check_response+0x180>)
 8003ee0:	483b      	ldr	r0, [pc, #236]	; (8003fd0 <check_response+0x184>)
 8003ee2:	f002 fe09 	bl	8006af8 <printf>
			WriteAPPServer((char *) F4G_Fram.ServerData);
 8003ee6:	4839      	ldr	r0, [pc, #228]	; (8003fcc <check_response+0x180>)
 8003ee8:	f7fd f9aa 	bl	8001240 <WriteAPPServer>
			F4G_ExitUnvarnishSend();
 8003eec:	f7fd fc08 	bl	8001700 <F4G_ExitUnvarnishSend>
			Send_AT_Cmd(In4G, "AT+CIPCLOSE", "OK", NULL, 500);
 8003ef0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003ef4:	9300      	str	r3, [sp, #0]
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	4a36      	ldr	r2, [pc, #216]	; (8003fd4 <check_response+0x188>)
 8003efa:	4937      	ldr	r1, [pc, #220]	; (8003fd8 <check_response+0x18c>)
 8003efc:	2001      	movs	r0, #1
 8003efe:	f7fd fe07 	bl	8001b10 <Send_AT_Cmd>
			Send_AT_Cmd(In4G, "AT+RSTSET", "OK", NULL, 500);
 8003f02:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003f06:	9300      	str	r3, [sp, #0]
 8003f08:	2300      	movs	r3, #0
 8003f0a:	4a32      	ldr	r2, [pc, #200]	; (8003fd4 <check_response+0x188>)
 8003f0c:	4933      	ldr	r1, [pc, #204]	; (8003fdc <check_response+0x190>)
 8003f0e:	2001      	movs	r0, #1
 8003f10:	f7fd fdfe 	bl	8001b10 <Send_AT_Cmd>
 8003f14:	e006      	b.n	8003f24 <check_response+0xd8>
		}
		else
		{
			printf("local params=%s\r\n", USART1_Record_Struct.ServerData);
 8003f16:	4932      	ldr	r1, [pc, #200]	; (8003fe0 <check_response+0x194>)
 8003f18:	4832      	ldr	r0, [pc, #200]	; (8003fe4 <check_response+0x198>)
 8003f1a:	f002 fded 	bl	8006af8 <printf>
			WriteAPPServer(USART1_Record_Struct.ServerData);
 8003f1e:	4830      	ldr	r0, [pc, #192]	; (8003fe0 <check_response+0x194>)
 8003f20:	f7fd f98e 	bl	8001240 <WriteAPPServer>
		}
		IAP_WriteFlag(APPRUN_FLAG_DATA);
 8003f24:	f645 205a 	movw	r0, #23130	; 0x5a5a
 8003f28:	f7ff fe5c 	bl	8003be4 <IAP_WriteFlag>
		return 1;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e03c      	b.n	8003faa <check_response+0x15e>
	}
	else if (memcmp(str, RES_REGISTER_ERROR, 2) == 0)
 8003f30:	2202      	movs	r2, #2
 8003f32:	492d      	ldr	r1, [pc, #180]	; (8003fe8 <check_response+0x19c>)
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f002 fdbd 	bl	8006ab4 <memcmp>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d105      	bne.n	8003f4c <check_response+0x100>
	{
		IAP_WriteFlag(INIT_FLAG_DATA);
 8003f40:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003f44:	f7ff fe4e 	bl	8003be4 <IAP_WriteFlag>
		return 1;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e02e      	b.n	8003faa <check_response+0x15e>
	}
	else if (memcmp(str, RES_DIS_WP, 2) == 0)
 8003f4c:	2202      	movs	r2, #2
 8003f4e:	4927      	ldr	r1, [pc, #156]	; (8003fec <check_response+0x1a0>)
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f002 fdaf 	bl	8006ab4 <memcmp>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d102      	bne.n	8003f62 <check_response+0x116>
	{
		FLASH_DisableWriteProtectionPages();
 8003f5c:	f7ff fdd2 	bl	8003b04 <FLASH_DisableWriteProtectionPages>
 8003f60:	e022      	b.n	8003fa8 <check_response+0x15c>
	}
	else if (memcmp(str, RES_SET_ID, 2) == 0)
 8003f62:	2202      	movs	r2, #2
 8003f64:	4922      	ldr	r1, [pc, #136]	; (8003ff0 <check_response+0x1a4>)
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f002 fda4 	bl	8006ab4 <memcmp>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d109      	bne.n	8003f86 <check_response+0x13a>
	{
		IAP_WriteFlag(SET_DeviceID_FLAG_DATA);
 8003f72:	f64e 50ed 	movw	r0, #60909	; 0xeded
 8003f76:	f7ff fe35 	bl	8003be4 <IAP_WriteFlag>
		request(REQ_SET_ID, 0xF0);
 8003f7a:	21f0      	movs	r1, #240	; 0xf0
 8003f7c:	481d      	ldr	r0, [pc, #116]	; (8003ff4 <check_response+0x1a8>)
 8003f7e:	f7ff fced 	bl	800395c <request>
		return 1;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e011      	b.n	8003faa <check_response+0x15e>
	}
	else if (memcmp(str, RES_GET_ID, 2) == 0)
 8003f86:	2202      	movs	r2, #2
 8003f88:	491b      	ldr	r1, [pc, #108]	; (8003ff8 <check_response+0x1ac>)
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	f002 fd92 	bl	8006ab4 <memcmp>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d105      	bne.n	8003fa2 <check_response+0x156>
	{
		IAP_WriteFlag(GET_DeviceID_FLAG_DATA);
 8003f96:	f64d 60de 	movw	r0, #57054	; 0xdede
 8003f9a:	f7ff fe23 	bl	8003be4 <IAP_WriteFlag>
		return 1;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e003      	b.n	8003faa <check_response+0x15e>
	}
	else
	{
		printf(" Invalid CMD !\r\n");
 8003fa2:	4816      	ldr	r0, [pc, #88]	; (8003ffc <check_response+0x1b0>)
 8003fa4:	f002 fe20 	bl	8006be8 <puts>
	}
	return 0;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	0800bd68 	.word	0x0800bd68
 8003fb8:	0800bd6c 	.word	0x0800bd6c
 8003fbc:	0800bd70 	.word	0x0800bd70
 8003fc0:	0800bd74 	.word	0x0800bd74
 8003fc4:	0800bd78 	.word	0x0800bd78
 8003fc8:	2000125a 	.word	0x2000125a
 8003fcc:	20000fb0 	.word	0x20000fb0
 8003fd0:	0800bd7c 	.word	0x0800bd7c
 8003fd4:	0800bd90 	.word	0x0800bd90
 8003fd8:	0800bd94 	.word	0x0800bd94
 8003fdc:	0800bda0 	.word	0x0800bda0
 8003fe0:	20001868 	.word	0x20001868
 8003fe4:	0800bdac 	.word	0x0800bdac
 8003fe8:	0800bdc0 	.word	0x0800bdc0
 8003fec:	0800bdc4 	.word	0x0800bdc4
 8003ff0:	0800bdc8 	.word	0x0800bdc8
 8003ff4:	0800bdcc 	.word	0x0800bdcc
 8003ff8:	0800bdd0 	.word	0x0800bdd0
 8003ffc:	0800bdd4 	.word	0x0800bdd4

08004000 <IAP_Update>:

int8_t IAP_Update(void)
{
 8004000:	b5b0      	push	{r4, r5, r7, lr}
 8004002:	b09c      	sub	sp, #112	; 0x70
 8004004:	af02      	add	r7, sp, #8
	char *result;
	char md5[32];
	long appBytesSize = 0L;
 8004006:	2300      	movs	r3, #0
 8004008:	667b      	str	r3, [r7, #100]	; 0x64
	u16 frameSize = 0;
 800400a:	2300      	movs	r3, #0
 800400c:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	u16 len = 0;
 8004010:	2300      	movs	r3, #0
 8004012:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	u16 size = 0;
 8004016:	2300      	movs	r3, #0
 8004018:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	uint32_t j;
	char m[32] =
 800401c:	1d3b      	adds	r3, r7, #4
 800401e:	2220      	movs	r2, #32
 8004020:	2100      	movs	r1, #0
 8004022:	4618      	mov	r0, r3
 8004024:	f002 fd60 	bl	8006ae8 <memset>
	{ 0 };
	u8 reqCnt = 0;
 8004028:	2300      	movs	r3, #0
 800402a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	char *temData = NULL;
 800402e:	2300      	movs	r3, #0
 8004030:	65bb      	str	r3, [r7, #88]	; 0x58
	char *BinStr = NULL;
 8004032:	2300      	movs	r3, #0
 8004034:	64fb      	str	r3, [r7, #76]	; 0x4c
	u16 step = 0;
 8004036:	2300      	movs	r3, #0
 8004038:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

	printf("Update begin.\r\n");
 800403c:	489f      	ldr	r0, [pc, #636]	; (80042bc <IAP_Update+0x2bc>)
 800403e:	f002 fdd3 	bl	8006be8 <puts>
	updating = 1;
 8004042:	4b9f      	ldr	r3, [pc, #636]	; (80042c0 <IAP_Update+0x2c0>)
 8004044:	2201      	movs	r2, #1
 8004046:	701a      	strb	r2, [r3, #0]
	while (1)
	{
		request(REQ_VERSION, LOCAL_SERVER_SWITCH); //请求固件版本信息
 8004048:	4b9e      	ldr	r3, [pc, #632]	; (80042c4 <IAP_Update+0x2c4>)
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	4619      	mov	r1, r3
 800404e:	489e      	ldr	r0, [pc, #632]	; (80042c8 <IAP_Update+0x2c8>)
 8004050:	f7ff fc84 	bl	800395c <request>
		delay_ms(500);
 8004054:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004058:	f002 f8fc 	bl	8006254 <delay_ms>
		if (F4G_Fram.InfBit.FinishFlag)
 800405c:	4b9b      	ldr	r3, [pc, #620]	; (80042cc <IAP_Update+0x2cc>)
 800405e:	f893 3a19 	ldrb.w	r3, [r3, #2585]	; 0xa19
 8004062:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2b00      	cmp	r3, #0
 800406a:	d07d      	beq.n	8004168 <IAP_Update+0x168>
		{
			F4G_Fram.InfBit.FinishFlag = 0;
 800406c:	4a97      	ldr	r2, [pc, #604]	; (80042cc <IAP_Update+0x2cc>)
 800406e:	f892 3a19 	ldrb.w	r3, [r2, #2585]	; 0xa19
 8004072:	f36f 13c7 	bfc	r3, #7, #1
 8004076:	f882 3a19 	strb.w	r3, [r2, #2585]	; 0xa19
			mySplit(&F4G_Fram, ",");
 800407a:	4995      	ldr	r1, [pc, #596]	; (80042d0 <IAP_Update+0x2d0>)
 800407c:	4893      	ldr	r0, [pc, #588]	; (80042cc <IAP_Update+0x2cc>)
 800407e:	f7fd fe1d 	bl	8001cbc <mySplit>
			//获取版本信息
			if (memcmp(F4G_Fram.Server_Command[1],
 8004082:	4b92      	ldr	r3, [pc, #584]	; (80042cc <IAP_Update+0x2cc>)
 8004084:	f8d3 3a08 	ldr.w	r3, [r3, #2568]	; 0xa08
 8004088:	2202      	movs	r2, #2
 800408a:	4992      	ldr	r1, [pc, #584]	; (80042d4 <IAP_Update+0x2d4>)
 800408c:	4618      	mov	r0, r3
 800408e:	f002 fd11 	bl	8006ab4 <memcmp>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d1d7      	bne.n	8004048 <IAP_Update+0x48>
			REQ_CURRENT_VERSION, 2) == 0)
			{
				result = strtok((char *) F4G_Fram.ServerData, "-");
 8004098:	498f      	ldr	r1, [pc, #572]	; (80042d8 <IAP_Update+0x2d8>)
 800409a:	4890      	ldr	r0, [pc, #576]	; (80042dc <IAP_Update+0x2dc>)
 800409c:	f002 fe42 	bl	8006d24 <strtok>
 80040a0:	6478      	str	r0, [r7, #68]	; 0x44
				if (result != NULL)
 80040a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d006      	beq.n	80040b6 <IAP_Update+0xb6>
				{
					WVersion = result;
 80040a8:	4a8d      	ldr	r2, [pc, #564]	; (80042e0 <IAP_Update+0x2e0>)
 80040aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040ac:	6013      	str	r3, [r2, #0]
					writeVersion();
 80040ae:	f7fd f8a7 	bl	8001200 <writeVersion>
					ReadVersion();
 80040b2:	f7fd f8b5 	bl	8001220 <ReadVersion>
				}
				result = strtok(NULL, "-");
 80040b6:	4988      	ldr	r1, [pc, #544]	; (80042d8 <IAP_Update+0x2d8>)
 80040b8:	2000      	movs	r0, #0
 80040ba:	f002 fe33 	bl	8006d24 <strtok>
 80040be:	6478      	str	r0, [r7, #68]	; 0x44
				appBytesSize = result == NULL ? 0 : atol(result);
 80040c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d004      	beq.n	80040d0 <IAP_Update+0xd0>
 80040c6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80040c8:	f002 fccc 	bl	8006a64 <atol>
 80040cc:	4603      	mov	r3, r0
 80040ce:	e000      	b.n	80040d2 <IAP_Update+0xd2>
 80040d0:	2300      	movs	r3, #0
 80040d2:	667b      	str	r3, [r7, #100]	; 0x64
				result = strtok(NULL, "-");
 80040d4:	4980      	ldr	r1, [pc, #512]	; (80042d8 <IAP_Update+0x2d8>)
 80040d6:	2000      	movs	r0, #0
 80040d8:	f002 fe24 	bl	8006d24 <strtok>
 80040dc:	6478      	str	r0, [r7, #68]	; 0x44
				frameSize = result == NULL ? 0 : atoi(result);
 80040de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d005      	beq.n	80040f0 <IAP_Update+0xf0>
 80040e4:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80040e6:	f002 fcb9 	bl	8006a5c <atoi>
 80040ea:	4603      	mov	r3, r0
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	e000      	b.n	80040f2 <IAP_Update+0xf2>
 80040f0:	2300      	movs	r3, #0
 80040f2:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
				result = strtok(NULL, "-");
 80040f6:	4978      	ldr	r1, [pc, #480]	; (80042d8 <IAP_Update+0x2d8>)
 80040f8:	2000      	movs	r0, #0
 80040fa:	f002 fe13 	bl	8006d24 <strtok>
 80040fe:	6478      	str	r0, [r7, #68]	; 0x44
				if (result != NULL)
 8004100:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004102:	2b00      	cmp	r3, #0
 8004104:	d00d      	beq.n	8004122 <IAP_Update+0x122>
				{
					memcpy(md5, result, 32);
 8004106:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004108:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800410c:	461d      	mov	r5, r3
 800410e:	6828      	ldr	r0, [r5, #0]
 8004110:	6869      	ldr	r1, [r5, #4]
 8004112:	68aa      	ldr	r2, [r5, #8]
 8004114:	68eb      	ldr	r3, [r5, #12]
 8004116:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004118:	6928      	ldr	r0, [r5, #16]
 800411a:	6969      	ldr	r1, [r5, #20]
 800411c:	69aa      	ldr	r2, [r5, #24]
 800411e:	69eb      	ldr	r3, [r5, #28]
 8004120:	c40f      	stmia	r4!, {r0, r1, r2, r3}
				}
				//判定数据是否接收正确
				if (WVersion != NULL
 8004122:	4b6f      	ldr	r3, [pc, #444]	; (80042e0 <IAP_Update+0x2e0>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d013      	beq.n	8004152 <IAP_Update+0x152>
						&& appBytesSize != 0&& frameSize != 0 && md5 != NULL)
 800412a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800412c:	2b00      	cmp	r3, #0
 800412e:	d010      	beq.n	8004152 <IAP_Update+0x152>
 8004130:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8004134:	2b00      	cmp	r3, #0
 8004136:	d00c      	beq.n	8004152 <IAP_Update+0x152>
				{
					printf("ver=%s,appSize=%ld,frameSize=%d,md5=%s\r\n",
 8004138:	4b69      	ldr	r3, [pc, #420]	; (80042e0 <IAP_Update+0x2e0>)
 800413a:	6819      	ldr	r1, [r3, #0]
 800413c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 8004140:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004144:	9300      	str	r3, [sp, #0]
 8004146:	4613      	mov	r3, r2
 8004148:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800414a:	4866      	ldr	r0, [pc, #408]	; (80042e4 <IAP_Update+0x2e4>)
 800414c:	f002 fcd4 	bl	8006af8 <printf>
							WVersion, appBytesSize, frameSize, md5);
					break;
 8004150:	e092      	b.n	8004278 <IAP_Update+0x278>
				}
				else
				{
					request(REQ_ERROR_REPORT, LOCAL_SERVER_SWITCH);
 8004152:	4b5c      	ldr	r3, [pc, #368]	; (80042c4 <IAP_Update+0x2c4>)
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	4619      	mov	r1, r3
 8004158:	4863      	ldr	r0, [pc, #396]	; (80042e8 <IAP_Update+0x2e8>)
 800415a:	f7ff fbff 	bl	800395c <request>
					updating = 0;
 800415e:	4b58      	ldr	r3, [pc, #352]	; (80042c0 <IAP_Update+0x2c0>)
 8004160:	2200      	movs	r2, #0
 8004162:	701a      	strb	r2, [r3, #0]
					return 0;
 8004164:	2300      	movs	r3, #0
 8004166:	e321      	b.n	80047ac <IAP_Update+0x7ac>
				}
			}
		}
		else if (USART1_Record_Struct.InfBit.FramFinishFlag)
 8004168:	4b60      	ldr	r3, [pc, #384]	; (80042ec <IAP_Update+0x2ec>)
 800416a:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 800416e:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8004172:	b2db      	uxtb	r3, r3
 8004174:	2b00      	cmp	r3, #0
 8004176:	f43f af67 	beq.w	8004048 <IAP_Update+0x48>
		{
			USART1_Record_Struct.InfBit.FramFinishFlag = 0;
 800417a:	4a5c      	ldr	r2, [pc, #368]	; (80042ec <IAP_Update+0x2ec>)
 800417c:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 8004180:	f36f 33cf 	bfc	r3, #15, #1
 8004184:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
			UT_split(USART1_Record_Struct.DATA, ",");
 8004188:	4951      	ldr	r1, [pc, #324]	; (80042d0 <IAP_Update+0x2d0>)
 800418a:	4859      	ldr	r0, [pc, #356]	; (80042f0 <IAP_Update+0x2f0>)
 800418c:	f002 f988 	bl	80064a0 <UT_split>
			//获取版本信息
			if (memcmp(USART1_Record_Struct.Server_Command[1],
 8004190:	4b56      	ldr	r3, [pc, #344]	; (80042ec <IAP_Update+0x2ec>)
 8004192:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8004196:	2202      	movs	r2, #2
 8004198:	494e      	ldr	r1, [pc, #312]	; (80042d4 <IAP_Update+0x2d4>)
 800419a:	4618      	mov	r0, r3
 800419c:	f002 fc8a 	bl	8006ab4 <memcmp>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	f47f af50 	bne.w	8004048 <IAP_Update+0x48>
			REQ_CURRENT_VERSION, 2) == 0)
			{
				result = strtok(USART1_Record_Struct.ServerData, "-");
 80041a8:	494b      	ldr	r1, [pc, #300]	; (80042d8 <IAP_Update+0x2d8>)
 80041aa:	4852      	ldr	r0, [pc, #328]	; (80042f4 <IAP_Update+0x2f4>)
 80041ac:	f002 fdba 	bl	8006d24 <strtok>
 80041b0:	6478      	str	r0, [r7, #68]	; 0x44
				if (result != NULL)
 80041b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d006      	beq.n	80041c6 <IAP_Update+0x1c6>
				{
					WVersion = result;
 80041b8:	4a49      	ldr	r2, [pc, #292]	; (80042e0 <IAP_Update+0x2e0>)
 80041ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041bc:	6013      	str	r3, [r2, #0]
					writeVersion();
 80041be:	f7fd f81f 	bl	8001200 <writeVersion>
					ReadVersion();
 80041c2:	f7fd f82d 	bl	8001220 <ReadVersion>
				}
				result = strtok(NULL, "-");
 80041c6:	4944      	ldr	r1, [pc, #272]	; (80042d8 <IAP_Update+0x2d8>)
 80041c8:	2000      	movs	r0, #0
 80041ca:	f002 fdab 	bl	8006d24 <strtok>
 80041ce:	6478      	str	r0, [r7, #68]	; 0x44
				appBytesSize = result == NULL ? 0 : atol(result);
 80041d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d004      	beq.n	80041e0 <IAP_Update+0x1e0>
 80041d6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80041d8:	f002 fc44 	bl	8006a64 <atol>
 80041dc:	4603      	mov	r3, r0
 80041de:	e000      	b.n	80041e2 <IAP_Update+0x1e2>
 80041e0:	2300      	movs	r3, #0
 80041e2:	667b      	str	r3, [r7, #100]	; 0x64
				result = strtok(NULL, "-");
 80041e4:	493c      	ldr	r1, [pc, #240]	; (80042d8 <IAP_Update+0x2d8>)
 80041e6:	2000      	movs	r0, #0
 80041e8:	f002 fd9c 	bl	8006d24 <strtok>
 80041ec:	6478      	str	r0, [r7, #68]	; 0x44
				frameSize = result == NULL ? 0 : atoi(result);
 80041ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d005      	beq.n	8004200 <IAP_Update+0x200>
 80041f4:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80041f6:	f002 fc31 	bl	8006a5c <atoi>
 80041fa:	4603      	mov	r3, r0
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	e000      	b.n	8004202 <IAP_Update+0x202>
 8004200:	2300      	movs	r3, #0
 8004202:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
				result = strtok(NULL, "-");
 8004206:	4934      	ldr	r1, [pc, #208]	; (80042d8 <IAP_Update+0x2d8>)
 8004208:	2000      	movs	r0, #0
 800420a:	f002 fd8b 	bl	8006d24 <strtok>
 800420e:	6478      	str	r0, [r7, #68]	; 0x44
				if (result != NULL)
 8004210:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00d      	beq.n	8004232 <IAP_Update+0x232>
				{
					memcpy(md5, result, 32);
 8004216:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004218:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800421c:	461d      	mov	r5, r3
 800421e:	6828      	ldr	r0, [r5, #0]
 8004220:	6869      	ldr	r1, [r5, #4]
 8004222:	68aa      	ldr	r2, [r5, #8]
 8004224:	68eb      	ldr	r3, [r5, #12]
 8004226:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004228:	6928      	ldr	r0, [r5, #16]
 800422a:	6969      	ldr	r1, [r5, #20]
 800422c:	69aa      	ldr	r2, [r5, #24]
 800422e:	69eb      	ldr	r3, [r5, #28]
 8004230:	c40f      	stmia	r4!, {r0, r1, r2, r3}
				}
				//判定数据是否接收正确
				if (WVersion != NULL
 8004232:	4b2b      	ldr	r3, [pc, #172]	; (80042e0 <IAP_Update+0x2e0>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d013      	beq.n	8004262 <IAP_Update+0x262>
						&& appBytesSize != 0&& frameSize != 0 && md5 != NULL)
 800423a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800423c:	2b00      	cmp	r3, #0
 800423e:	d010      	beq.n	8004262 <IAP_Update+0x262>
 8004240:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00c      	beq.n	8004262 <IAP_Update+0x262>
				{
					printf("ver=%s,appSize=%ld,frameSize=%d,md5=%s\r\n",
 8004248:	4b25      	ldr	r3, [pc, #148]	; (80042e0 <IAP_Update+0x2e0>)
 800424a:	6819      	ldr	r1, [r3, #0]
 800424c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 8004250:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004254:	9300      	str	r3, [sp, #0]
 8004256:	4613      	mov	r3, r2
 8004258:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800425a:	4822      	ldr	r0, [pc, #136]	; (80042e4 <IAP_Update+0x2e4>)
 800425c:	f002 fc4c 	bl	8006af8 <printf>
							WVersion, appBytesSize, frameSize, md5);
					break;
 8004260:	e00a      	b.n	8004278 <IAP_Update+0x278>
				}
				else
				{
					request(REQ_ERROR_REPORT, LOCAL_SERVER_SWITCH);
 8004262:	4b18      	ldr	r3, [pc, #96]	; (80042c4 <IAP_Update+0x2c4>)
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	4619      	mov	r1, r3
 8004268:	481f      	ldr	r0, [pc, #124]	; (80042e8 <IAP_Update+0x2e8>)
 800426a:	f7ff fb77 	bl	800395c <request>
					updating = 0;
 800426e:	4b14      	ldr	r3, [pc, #80]	; (80042c0 <IAP_Update+0x2c0>)
 8004270:	2200      	movs	r2, #0
 8004272:	701a      	strb	r2, [r3, #0]
					return 0;
 8004274:	2300      	movs	r3, #0
 8004276:	e299      	b.n	80047ac <IAP_Update+0x7ac>
				}
			}
		}
	}

	len = (appBytesSize % frameSize == 0) ?
 8004278:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800427c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800427e:	fb93 f1f2 	sdiv	r1, r3, r2
 8004282:	fb02 f201 	mul.w	r2, r2, r1
 8004286:	1a9b      	subs	r3, r3, r2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d106      	bne.n	800429a <IAP_Update+0x29a>
			appBytesSize / frameSize : (appBytesSize / frameSize + 1);
 800428c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8004290:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004292:	fb92 f3f3 	sdiv	r3, r2, r3
	len = (appBytesSize % frameSize == 0) ?
 8004296:	b29b      	uxth	r3, r3
 8004298:	e007      	b.n	80042aa <IAP_Update+0x2aa>
			appBytesSize / frameSize : (appBytesSize / frameSize + 1);
 800429a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800429e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80042a0:	fb92 f3f3 	sdiv	r3, r2, r3
 80042a4:	b29b      	uxth	r3, r3
	len = (appBytesSize % frameSize == 0) ?
 80042a6:	3301      	adds	r3, #1
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54

	IAP_Erase();
 80042ae:	f000 faab 	bl	8004808 <IAP_Erase>

	for (size = 0; size < len; size++)
 80042b2:	2300      	movs	r3, #0
 80042b4:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 80042b8:	e208      	b.n	80046cc <IAP_Update+0x6cc>
 80042ba:	bf00      	nop
 80042bc:	0800bde4 	.word	0x0800bde4
 80042c0:	200011d4 	.word	0x200011d4
 80042c4:	2000125a 	.word	0x2000125a
 80042c8:	0800bdf4 	.word	0x0800bdf4
 80042cc:	200007ac 	.word	0x200007ac
 80042d0:	0800bd64 	.word	0x0800bd64
 80042d4:	0800bdf8 	.word	0x0800bdf8
 80042d8:	0800bdfc 	.word	0x0800bdfc
 80042dc:	20000fb0 	.word	0x20000fb0
 80042e0:	20000730 	.word	0x20000730
 80042e4:	0800be00 	.word	0x0800be00
 80042e8:	0800be2c 	.word	0x0800be2c
 80042ec:	20001260 	.word	0x20001260
 80042f0:	20001668 	.word	0x20001668
 80042f4:	20001868 	.word	0x20001868
//			}
//			request4UPdate(REQ_REQUEST_FRAME, size, LOCAL_SERVER_SWITCH);
//			delay_ms(200);
//			reqCnt++;
//		}
		request4UPdate(REQ_REQUEST_FRAME, size, LOCAL_SERVER_SWITCH);
 80042f8:	4ba4      	ldr	r3, [pc, #656]	; (800458c <IAP_Update+0x58c>)
 80042fa:	781a      	ldrb	r2, [r3, #0]
 80042fc:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8004300:	4619      	mov	r1, r3
 8004302:	48a3      	ldr	r0, [pc, #652]	; (8004590 <IAP_Update+0x590>)
 8004304:	f7ff fb74 	bl	80039f0 <request4UPdate>
		//等待服务端数据返回
		while (F4G_Fram.InfBit.FinishFlag == 0
 8004308:	bf00      	nop
 800430a:	4ba2      	ldr	r3, [pc, #648]	; (8004594 <IAP_Update+0x594>)
 800430c:	f893 3a19 	ldrb.w	r3, [r3, #2585]	; 0xa19
 8004310:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d107      	bne.n	800432a <IAP_Update+0x32a>
				&& USART1_Record_Struct.InfBit.FramFinishFlag == 0)
 800431a:	4b9f      	ldr	r3, [pc, #636]	; (8004598 <IAP_Update+0x598>)
 800431c:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 8004320:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8004324:	b2db      	uxtb	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d0ef      	beq.n	800430a <IAP_Update+0x30a>
			;
		reqCnt = 0;
 800432a:	2300      	movs	r3, #0
 800432c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
		if (F4G_Fram.InfBit.FinishFlag)
 8004330:	4b98      	ldr	r3, [pc, #608]	; (8004594 <IAP_Update+0x594>)
 8004332:	f893 3a19 	ldrb.w	r3, [r3, #2585]	; 0xa19
 8004336:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800433a:	b2db      	uxtb	r3, r3
 800433c:	2b00      	cmp	r3, #0
 800433e:	f000 80cd 	beq.w	80044dc <IAP_Update+0x4dc>
		{
			F4G_Fram.InfBit.FinishFlag = 0;
 8004342:	4a94      	ldr	r2, [pc, #592]	; (8004594 <IAP_Update+0x594>)
 8004344:	f892 3a19 	ldrb.w	r3, [r2, #2585]	; 0xa19
 8004348:	f36f 13c7 	bfc	r3, #7, #1
 800434c:	f882 3a19 	strb.w	r3, [r2, #2585]	; 0xa19
			mySplit(&F4G_Fram, ",");
 8004350:	4992      	ldr	r1, [pc, #584]	; (800459c <IAP_Update+0x59c>)
 8004352:	4890      	ldr	r0, [pc, #576]	; (8004594 <IAP_Update+0x594>)
 8004354:	f7fd fcb2 	bl	8001cbc <mySplit>
			//获取版本信息
			if (memcmp(F4G_Fram.Server_Command[1],
 8004358:	4b8e      	ldr	r3, [pc, #568]	; (8004594 <IAP_Update+0x594>)
 800435a:	f8d3 3a08 	ldr.w	r3, [r3, #2568]	; 0xa08
 800435e:	2202      	movs	r2, #2
 8004360:	498f      	ldr	r1, [pc, #572]	; (80045a0 <IAP_Update+0x5a0>)
 8004362:	4618      	mov	r0, r3
 8004364:	f002 fba6 	bl	8006ab4 <memcmp>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	f040 81a9 	bne.w	80046c2 <IAP_Update+0x6c2>
			RES_RESPONSE_FRAME, 2) == 0)
			{
				step = atoi(strtok((char *) F4G_Fram.ServerData, "-"));
 8004370:	498c      	ldr	r1, [pc, #560]	; (80045a4 <IAP_Update+0x5a4>)
 8004372:	488d      	ldr	r0, [pc, #564]	; (80045a8 <IAP_Update+0x5a8>)
 8004374:	f002 fcd6 	bl	8006d24 <strtok>
 8004378:	4603      	mov	r3, r0
 800437a:	4618      	mov	r0, r3
 800437c:	f002 fb6e 	bl	8006a5c <atoi>
 8004380:	4603      	mov	r3, r0
 8004382:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				if (step == size)
 8004386:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 800438a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800438e:	429a      	cmp	r2, r3
 8004390:	f040 8197 	bne.w	80046c2 <IAP_Update+0x6c2>
				{
					temData = (char *) F4G_Fram.ServerData;
 8004394:	4b84      	ldr	r3, [pc, #528]	; (80045a8 <IAP_Update+0x5a8>)
 8004396:	65bb      	str	r3, [r7, #88]	; 0x58
					while (*temData != '(')
 8004398:	e002      	b.n	80043a0 <IAP_Update+0x3a0>
					{
						temData++;
 800439a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800439c:	3301      	adds	r3, #1
 800439e:	65bb      	str	r3, [r7, #88]	; 0x58
					while (*temData != '(')
 80043a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043a2:	781b      	ldrb	r3, [r3, #0]
 80043a4:	2b28      	cmp	r3, #40	; 0x28
 80043a6:	d1f8      	bne.n	800439a <IAP_Update+0x39a>
					}
					temData++;
 80043a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80043aa:	3301      	adds	r3, #1
 80043ac:	65bb      	str	r3, [r7, #88]	; 0x58
//					printf("datas=%s\r\n", temData);
					//取出二进制文件
					BinStr = strtok(temData, ",");
 80043ae:	497b      	ldr	r1, [pc, #492]	; (800459c <IAP_Update+0x59c>)
 80043b0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80043b2:	f002 fcb7 	bl	8006d24 <strtok>
 80043b6:	64f8      	str	r0, [r7, #76]	; 0x4c
					flashBuf[0] = atoi((const char *) BinStr);
 80043b8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80043ba:	f002 fb4f 	bl	8006a5c <atoi>
 80043be:	4603      	mov	r3, r0
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	4b7a      	ldr	r3, [pc, #488]	; (80045ac <IAP_Update+0x5ac>)
 80043c4:	701a      	strb	r2, [r3, #0]
					printf("\r\nframe%d=(%02X,", size, flashBuf[0]);
 80043c6:	f8b7 1060 	ldrh.w	r1, [r7, #96]	; 0x60
 80043ca:	4b78      	ldr	r3, [pc, #480]	; (80045ac <IAP_Update+0x5ac>)
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	461a      	mov	r2, r3
 80043d0:	4877      	ldr	r0, [pc, #476]	; (80045b0 <IAP_Update+0x5b0>)
 80043d2:	f002 fb91 	bl	8006af8 <printf>
					for (flashCnt = 1; flashCnt < frameSize; flashCnt++)
 80043d6:	4b77      	ldr	r3, [pc, #476]	; (80045b4 <IAP_Update+0x5b4>)
 80043d8:	2201      	movs	r2, #1
 80043da:	801a      	strh	r2, [r3, #0]
 80043dc:	e01d      	b.n	800441a <IAP_Update+0x41a>
					{
						BinStr = strtok(NULL, ",");
 80043de:	496f      	ldr	r1, [pc, #444]	; (800459c <IAP_Update+0x59c>)
 80043e0:	2000      	movs	r0, #0
 80043e2:	f002 fc9f 	bl	8006d24 <strtok>
 80043e6:	64f8      	str	r0, [r7, #76]	; 0x4c
						flashBuf[flashCnt] = atoi((const char *) BinStr);
 80043e8:	4b72      	ldr	r3, [pc, #456]	; (80045b4 <IAP_Update+0x5b4>)
 80043ea:	881b      	ldrh	r3, [r3, #0]
 80043ec:	461c      	mov	r4, r3
 80043ee:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80043f0:	f002 fb34 	bl	8006a5c <atoi>
 80043f4:	4603      	mov	r3, r0
 80043f6:	b2da      	uxtb	r2, r3
 80043f8:	4b6c      	ldr	r3, [pc, #432]	; (80045ac <IAP_Update+0x5ac>)
 80043fa:	551a      	strb	r2, [r3, r4]
						printf("%02X,", flashBuf[flashCnt]);
 80043fc:	4b6d      	ldr	r3, [pc, #436]	; (80045b4 <IAP_Update+0x5b4>)
 80043fe:	881b      	ldrh	r3, [r3, #0]
 8004400:	461a      	mov	r2, r3
 8004402:	4b6a      	ldr	r3, [pc, #424]	; (80045ac <IAP_Update+0x5ac>)
 8004404:	5c9b      	ldrb	r3, [r3, r2]
 8004406:	4619      	mov	r1, r3
 8004408:	486b      	ldr	r0, [pc, #428]	; (80045b8 <IAP_Update+0x5b8>)
 800440a:	f002 fb75 	bl	8006af8 <printf>
					for (flashCnt = 1; flashCnt < frameSize; flashCnt++)
 800440e:	4b69      	ldr	r3, [pc, #420]	; (80045b4 <IAP_Update+0x5b4>)
 8004410:	881b      	ldrh	r3, [r3, #0]
 8004412:	3301      	adds	r3, #1
 8004414:	b29a      	uxth	r2, r3
 8004416:	4b67      	ldr	r3, [pc, #412]	; (80045b4 <IAP_Update+0x5b4>)
 8004418:	801a      	strh	r2, [r3, #0]
 800441a:	4b66      	ldr	r3, [pc, #408]	; (80045b4 <IAP_Update+0x5b4>)
 800441c:	881b      	ldrh	r3, [r3, #0]
 800441e:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 8004422:	429a      	cmp	r2, r3
 8004424:	d8db      	bhi.n	80043de <IAP_Update+0x3de>
					}
					printf(")\r\n");
 8004426:	4865      	ldr	r0, [pc, #404]	; (80045bc <IAP_Update+0x5bc>)
 8004428:	f002 fbde 	bl	8006be8 <puts>
					RamSource = (uint32_t) flashBuf;
 800442c:	4a5f      	ldr	r2, [pc, #380]	; (80045ac <IAP_Update+0x5ac>)
 800442e:	4b64      	ldr	r3, [pc, #400]	; (80045c0 <IAP_Update+0x5c0>)
 8004430:	601a      	str	r2, [r3, #0]
					if (size < len - 1)
 8004432:	f8b7 2060 	ldrh.w	r2, [r7, #96]	; 0x60
 8004436:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800443a:	3b01      	subs	r3, #1
 800443c:	429a      	cmp	r2, r3
 800443e:	f280 8140 	bge.w	80046c2 <IAP_Update+0x6c2>
					{
						for (j = 0;
 8004442:	2300      	movs	r3, #0
 8004444:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004446:	e038      	b.n	80044ba <IAP_Update+0x4ba>
										&& (flashDes
												< ApplicationAddress
														+ appBytesSize); j += 4)
						{
							/* Program the data received into STM32F10x Flash */
							FLASH_Unlock();
 8004448:	f000 fb6e 	bl	8004b28 <FLASH_Unlock>
							FLASH_ProgramWord(flashDes,
 800444c:	4b5d      	ldr	r3, [pc, #372]	; (80045c4 <IAP_Update+0x5c4>)
 800444e:	681a      	ldr	r2, [r3, #0]
									*(uint32_t *) RamSource);
 8004450:	4b5b      	ldr	r3, [pc, #364]	; (80045c0 <IAP_Update+0x5c0>)
 8004452:	681b      	ldr	r3, [r3, #0]
							FLASH_ProgramWord(flashDes,
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4619      	mov	r1, r3
 8004458:	4610      	mov	r0, r2
 800445a:	f000 fc21 	bl	8004ca0 <FLASH_ProgramWord>
							FLASH_Lock();
 800445e:	f000 fb75 	bl	8004b4c <FLASH_Lock>
							if (*(uint32_t *) flashDes
 8004462:	4b58      	ldr	r3, [pc, #352]	; (80045c4 <IAP_Update+0x5c4>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
									!= *(uint32_t *) RamSource)
 8004468:	4b55      	ldr	r3, [pc, #340]	; (80045c0 <IAP_Update+0x5c0>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681b      	ldr	r3, [r3, #0]
							if (*(uint32_t *) flashDes
 800446e:	429a      	cmp	r2, r3
 8004470:	d016      	beq.n	80044a0 <IAP_Update+0x4a0>
							{
								printf("write to flash error,addr=%08X\r\n",
 8004472:	4b54      	ldr	r3, [pc, #336]	; (80045c4 <IAP_Update+0x5c4>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4619      	mov	r1, r3
 8004478:	4853      	ldr	r0, [pc, #332]	; (80045c8 <IAP_Update+0x5c8>)
 800447a:	f002 fb3d 	bl	8006af8 <printf>
										(unsigned int) flashDes);
								delay_ms(1000);
 800447e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004482:	f001 fee7 	bl	8006254 <delay_ms>
								delay_ms(1000);
 8004486:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800448a:	f001 fee3 	bl	8006254 <delay_ms>
								delay_ms(1000);
 800448e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004492:	f001 fedf 	bl	8006254 <delay_ms>
								updating = 0;
 8004496:	4b4d      	ldr	r3, [pc, #308]	; (80045cc <IAP_Update+0x5cc>)
 8004498:	2200      	movs	r2, #0
 800449a:	701a      	strb	r2, [r3, #0]
								return 0;
 800449c:	2300      	movs	r3, #0
 800449e:	e185      	b.n	80047ac <IAP_Update+0x7ac>
							}
							flashDes += 4;
 80044a0:	4b48      	ldr	r3, [pc, #288]	; (80045c4 <IAP_Update+0x5c4>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	3304      	adds	r3, #4
 80044a6:	4a47      	ldr	r2, [pc, #284]	; (80045c4 <IAP_Update+0x5c4>)
 80044a8:	6013      	str	r3, [r2, #0]
							RamSource += 4;
 80044aa:	4b45      	ldr	r3, [pc, #276]	; (80045c0 <IAP_Update+0x5c0>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	3304      	adds	r3, #4
 80044b0:	4a43      	ldr	r2, [pc, #268]	; (80045c0 <IAP_Update+0x5c0>)
 80044b2:	6013      	str	r3, [r2, #0]
														+ appBytesSize); j += 4)
 80044b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044b6:	3304      	adds	r3, #4
 80044b8:	65fb      	str	r3, [r7, #92]	; 0x5c
								(j < frameSize)
 80044ba:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
						for (j = 0;
 80044be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044c0:	429a      	cmp	r2, r3
 80044c2:	f240 80fe 	bls.w	80046c2 <IAP_Update+0x6c2>
														+ appBytesSize); j += 4)
 80044c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80044c8:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80044cc:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80044d0:	461a      	mov	r2, r3
												< ApplicationAddress
 80044d2:	4b3c      	ldr	r3, [pc, #240]	; (80045c4 <IAP_Update+0x5c4>)
 80044d4:	681b      	ldr	r3, [r3, #0]
										&& (flashDes
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d8b6      	bhi.n	8004448 <IAP_Update+0x448>
 80044da:	e0f2      	b.n	80046c2 <IAP_Update+0x6c2>
						}
					}
				}
			}
		}
		else if (USART1_Record_Struct.InfBit.FramFinishFlag)
 80044dc:	4b2e      	ldr	r3, [pc, #184]	; (8004598 <IAP_Update+0x598>)
 80044de:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 80044e2:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	f000 80ea 	beq.w	80046c2 <IAP_Update+0x6c2>
		{
			USART1_Record_Struct.InfBit.FramFinishFlag = 0;
 80044ee:	4a2a      	ldr	r2, [pc, #168]	; (8004598 <IAP_Update+0x598>)
 80044f0:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 80044f4:	f36f 33cf 	bfc	r3, #15, #1
 80044f8:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
			UT_split(USART1_Record_Struct.DATA, ",");
 80044fc:	4927      	ldr	r1, [pc, #156]	; (800459c <IAP_Update+0x59c>)
 80044fe:	4834      	ldr	r0, [pc, #208]	; (80045d0 <IAP_Update+0x5d0>)
 8004500:	f001 ffce 	bl	80064a0 <UT_split>
			//获取版本信息
			if (memcmp(USART1_Record_Struct.Server_Command[1],
 8004504:	4b24      	ldr	r3, [pc, #144]	; (8004598 <IAP_Update+0x598>)
 8004506:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800450a:	2202      	movs	r2, #2
 800450c:	4924      	ldr	r1, [pc, #144]	; (80045a0 <IAP_Update+0x5a0>)
 800450e:	4618      	mov	r0, r3
 8004510:	f002 fad0 	bl	8006ab4 <memcmp>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	f040 80d3 	bne.w	80046c2 <IAP_Update+0x6c2>
			RES_RESPONSE_FRAME, 2) == 0)
			{
				step = atoi(strtok(USART1_Record_Struct.ServerData, "-"));
 800451c:	4921      	ldr	r1, [pc, #132]	; (80045a4 <IAP_Update+0x5a4>)
 800451e:	482d      	ldr	r0, [pc, #180]	; (80045d4 <IAP_Update+0x5d4>)
 8004520:	f002 fc00 	bl	8006d24 <strtok>
 8004524:	4603      	mov	r3, r0
 8004526:	4618      	mov	r0, r3
 8004528:	f002 fa98 	bl	8006a5c <atoi>
 800452c:	4603      	mov	r3, r0
 800452e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				if (step == size)
 8004532:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8004536:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800453a:	429a      	cmp	r2, r3
 800453c:	f040 80c1 	bne.w	80046c2 <IAP_Update+0x6c2>
				{
					temData = USART1_Record_Struct.ServerData;
 8004540:	4b24      	ldr	r3, [pc, #144]	; (80045d4 <IAP_Update+0x5d4>)
 8004542:	65bb      	str	r3, [r7, #88]	; 0x58
					while (*temData != '(')
 8004544:	e002      	b.n	800454c <IAP_Update+0x54c>
					{
						temData++;
 8004546:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004548:	3301      	adds	r3, #1
 800454a:	65bb      	str	r3, [r7, #88]	; 0x58
					while (*temData != '(')
 800454c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	2b28      	cmp	r3, #40	; 0x28
 8004552:	d1f8      	bne.n	8004546 <IAP_Update+0x546>
					}
					temData++;
 8004554:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004556:	3301      	adds	r3, #1
 8004558:	65bb      	str	r3, [r7, #88]	; 0x58
//					printf("datas=%s\r\n", temData);
					//取出二进制文件
					BinStr = strtok(temData, ",");
 800455a:	4910      	ldr	r1, [pc, #64]	; (800459c <IAP_Update+0x59c>)
 800455c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800455e:	f002 fbe1 	bl	8006d24 <strtok>
 8004562:	64f8      	str	r0, [r7, #76]	; 0x4c
					flashBuf[0] = atoi((const char *) BinStr);
 8004564:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004566:	f002 fa79 	bl	8006a5c <atoi>
 800456a:	4603      	mov	r3, r0
 800456c:	b2da      	uxtb	r2, r3
 800456e:	4b0f      	ldr	r3, [pc, #60]	; (80045ac <IAP_Update+0x5ac>)
 8004570:	701a      	strb	r2, [r3, #0]
					printf("\r\nframe%d=(%02X,", size, flashBuf[0]);
 8004572:	f8b7 1060 	ldrh.w	r1, [r7, #96]	; 0x60
 8004576:	4b0d      	ldr	r3, [pc, #52]	; (80045ac <IAP_Update+0x5ac>)
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	461a      	mov	r2, r3
 800457c:	480c      	ldr	r0, [pc, #48]	; (80045b0 <IAP_Update+0x5b0>)
 800457e:	f002 fabb 	bl	8006af8 <printf>
					for (flashCnt = 1; flashCnt < frameSize; flashCnt++)
 8004582:	4b0c      	ldr	r3, [pc, #48]	; (80045b4 <IAP_Update+0x5b4>)
 8004584:	2201      	movs	r2, #1
 8004586:	801a      	strh	r2, [r3, #0]
 8004588:	e044      	b.n	8004614 <IAP_Update+0x614>
 800458a:	bf00      	nop
 800458c:	2000125a 	.word	0x2000125a
 8004590:	0800bc98 	.word	0x0800bc98
 8004594:	200007ac 	.word	0x200007ac
 8004598:	20001260 	.word	0x20001260
 800459c:	0800bd64 	.word	0x0800bd64
 80045a0:	0800be30 	.word	0x0800be30
 80045a4:	0800bdfc 	.word	0x0800bdfc
 80045a8:	20000fb0 	.word	0x20000fb0
 80045ac:	200011d8 	.word	0x200011d8
 80045b0:	0800be34 	.word	0x0800be34
 80045b4:	20001258 	.word	0x20001258
 80045b8:	0800be48 	.word	0x0800be48
 80045bc:	0800be50 	.word	0x0800be50
 80045c0:	200022a8 	.word	0x200022a8
 80045c4:	20000060 	.word	0x20000060
 80045c8:	0800be54 	.word	0x0800be54
 80045cc:	200011d4 	.word	0x200011d4
 80045d0:	20001668 	.word	0x20001668
 80045d4:	20001868 	.word	0x20001868
					{
						BinStr = strtok(NULL, ",");
 80045d8:	4976      	ldr	r1, [pc, #472]	; (80047b4 <IAP_Update+0x7b4>)
 80045da:	2000      	movs	r0, #0
 80045dc:	f002 fba2 	bl	8006d24 <strtok>
 80045e0:	64f8      	str	r0, [r7, #76]	; 0x4c
						flashBuf[flashCnt] = atoi((const char *) BinStr);
 80045e2:	4b75      	ldr	r3, [pc, #468]	; (80047b8 <IAP_Update+0x7b8>)
 80045e4:	881b      	ldrh	r3, [r3, #0]
 80045e6:	461c      	mov	r4, r3
 80045e8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80045ea:	f002 fa37 	bl	8006a5c <atoi>
 80045ee:	4603      	mov	r3, r0
 80045f0:	b2da      	uxtb	r2, r3
 80045f2:	4b72      	ldr	r3, [pc, #456]	; (80047bc <IAP_Update+0x7bc>)
 80045f4:	551a      	strb	r2, [r3, r4]
						printf("%02X,", flashBuf[flashCnt]);
 80045f6:	4b70      	ldr	r3, [pc, #448]	; (80047b8 <IAP_Update+0x7b8>)
 80045f8:	881b      	ldrh	r3, [r3, #0]
 80045fa:	461a      	mov	r2, r3
 80045fc:	4b6f      	ldr	r3, [pc, #444]	; (80047bc <IAP_Update+0x7bc>)
 80045fe:	5c9b      	ldrb	r3, [r3, r2]
 8004600:	4619      	mov	r1, r3
 8004602:	486f      	ldr	r0, [pc, #444]	; (80047c0 <IAP_Update+0x7c0>)
 8004604:	f002 fa78 	bl	8006af8 <printf>
					for (flashCnt = 1; flashCnt < frameSize; flashCnt++)
 8004608:	4b6b      	ldr	r3, [pc, #428]	; (80047b8 <IAP_Update+0x7b8>)
 800460a:	881b      	ldrh	r3, [r3, #0]
 800460c:	3301      	adds	r3, #1
 800460e:	b29a      	uxth	r2, r3
 8004610:	4b69      	ldr	r3, [pc, #420]	; (80047b8 <IAP_Update+0x7b8>)
 8004612:	801a      	strh	r2, [r3, #0]
 8004614:	4b68      	ldr	r3, [pc, #416]	; (80047b8 <IAP_Update+0x7b8>)
 8004616:	881b      	ldrh	r3, [r3, #0]
 8004618:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800461c:	429a      	cmp	r2, r3
 800461e:	d8db      	bhi.n	80045d8 <IAP_Update+0x5d8>
					}
					printf(")\r\n");
 8004620:	4868      	ldr	r0, [pc, #416]	; (80047c4 <IAP_Update+0x7c4>)
 8004622:	f002 fae1 	bl	8006be8 <puts>
					RamSource = (uint32_t) flashBuf;
 8004626:	4a65      	ldr	r2, [pc, #404]	; (80047bc <IAP_Update+0x7bc>)
 8004628:	4b67      	ldr	r3, [pc, #412]	; (80047c8 <IAP_Update+0x7c8>)
 800462a:	601a      	str	r2, [r3, #0]
//					if (size < len - 1)
//					{
					for (j = 0;
 800462c:	2300      	movs	r3, #0
 800462e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004630:	e038      	b.n	80046a4 <IAP_Update+0x6a4>
									&& (flashDes
											< ApplicationAddress + appBytesSize);
							j += 4)
					{
						/* Program the data received into STM32F10x Flash */
						FLASH_Unlock();
 8004632:	f000 fa79 	bl	8004b28 <FLASH_Unlock>
						FLASH_ProgramWord(flashDes, *(uint32_t *) RamSource);
 8004636:	4b65      	ldr	r3, [pc, #404]	; (80047cc <IAP_Update+0x7cc>)
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	4b63      	ldr	r3, [pc, #396]	; (80047c8 <IAP_Update+0x7c8>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4619      	mov	r1, r3
 8004642:	4610      	mov	r0, r2
 8004644:	f000 fb2c 	bl	8004ca0 <FLASH_ProgramWord>
						FLASH_Lock();
 8004648:	f000 fa80 	bl	8004b4c <FLASH_Lock>
						if (*(uint32_t *) flashDes != *(uint32_t *) RamSource)
 800464c:	4b5f      	ldr	r3, [pc, #380]	; (80047cc <IAP_Update+0x7cc>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	4b5d      	ldr	r3, [pc, #372]	; (80047c8 <IAP_Update+0x7c8>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	429a      	cmp	r2, r3
 800465a:	d016      	beq.n	800468a <IAP_Update+0x68a>
						{
							printf("write to flash error,addr=%08X\r\n",
 800465c:	4b5b      	ldr	r3, [pc, #364]	; (80047cc <IAP_Update+0x7cc>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4619      	mov	r1, r3
 8004662:	485b      	ldr	r0, [pc, #364]	; (80047d0 <IAP_Update+0x7d0>)
 8004664:	f002 fa48 	bl	8006af8 <printf>
									(unsigned int) flashDes);
							delay_ms(1000);
 8004668:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800466c:	f001 fdf2 	bl	8006254 <delay_ms>
							delay_ms(1000);
 8004670:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004674:	f001 fdee 	bl	8006254 <delay_ms>
							delay_ms(1000);
 8004678:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800467c:	f001 fdea 	bl	8006254 <delay_ms>
							updating = 0;
 8004680:	4b54      	ldr	r3, [pc, #336]	; (80047d4 <IAP_Update+0x7d4>)
 8004682:	2200      	movs	r2, #0
 8004684:	701a      	strb	r2, [r3, #0]
							return 0;
 8004686:	2300      	movs	r3, #0
 8004688:	e090      	b.n	80047ac <IAP_Update+0x7ac>
						}
						flashDes += 4;
 800468a:	4b50      	ldr	r3, [pc, #320]	; (80047cc <IAP_Update+0x7cc>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	3304      	adds	r3, #4
 8004690:	4a4e      	ldr	r2, [pc, #312]	; (80047cc <IAP_Update+0x7cc>)
 8004692:	6013      	str	r3, [r2, #0]
						RamSource += 4;
 8004694:	4b4c      	ldr	r3, [pc, #304]	; (80047c8 <IAP_Update+0x7c8>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	3304      	adds	r3, #4
 800469a:	4a4b      	ldr	r2, [pc, #300]	; (80047c8 <IAP_Update+0x7c8>)
 800469c:	6013      	str	r3, [r2, #0]
							j += 4)
 800469e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046a0:	3304      	adds	r3, #4
 80046a2:	65fb      	str	r3, [r7, #92]	; 0x5c
							(j < frameSize)
 80046a4:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
					for (j = 0;
 80046a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d909      	bls.n	80046c2 <IAP_Update+0x6c2>
											< ApplicationAddress + appBytesSize);
 80046ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80046b0:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80046b4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80046b8:	461a      	mov	r2, r3
 80046ba:	4b44      	ldr	r3, [pc, #272]	; (80047cc <IAP_Update+0x7cc>)
 80046bc:	681b      	ldr	r3, [r3, #0]
									&& (flashDes
 80046be:	429a      	cmp	r2, r3
 80046c0:	d8b7      	bhi.n	8004632 <IAP_Update+0x632>
	for (size = 0; size < len; size++)
 80046c2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80046c6:	3301      	adds	r3, #1
 80046c8:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
 80046cc:	f8b7 2060 	ldrh.w	r2, [r7, #96]	; 0x60
 80046d0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80046d4:	429a      	cmp	r2, r3
 80046d6:	f4ff ae0f 	bcc.w	80042f8 <IAP_Update+0x2f8>
//		printf("%02X,", flashBuf[flashCnt]);
//	}
//	printf(")\r\n");

	//进行MD5校验
	getMD5Str(m, flashBuf, 128);
 80046da:	1d3b      	adds	r3, r7, #4
 80046dc:	2280      	movs	r2, #128	; 0x80
 80046de:	4937      	ldr	r1, [pc, #220]	; (80047bc <IAP_Update+0x7bc>)
 80046e0:	4618      	mov	r0, r3
 80046e2:	f7fe ffe9 	bl	80036b8 <getMD5Str>
//	if (strncmp((const char *) m, (const char *) md5, 31) == 0)
//	{
	printf("All datas has been recieved,md5=%s!\r\n", m);
 80046e6:	1d3b      	adds	r3, r7, #4
 80046e8:	4619      	mov	r1, r3
 80046ea:	483b      	ldr	r0, [pc, #236]	; (80047d8 <IAP_Update+0x7d8>)
 80046ec:	f002 fa04 	bl	8006af8 <printf>
//				return 0;
//			}
//			flashDes += 4;
//			RamSource += 4;
//		}
	u8 cnt = 0;
 80046f0:	2300      	movs	r3, #0
 80046f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	while (cnt < 10)
 80046f6:	e051      	b.n	800479c <IAP_Update+0x79c>
	{
		cnt++;
 80046f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80046fc:	3301      	adds	r3, #1
 80046fe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		request4UPdataComplete(LOCAL_SERVER_SWITCH);
 8004702:	4b36      	ldr	r3, [pc, #216]	; (80047dc <IAP_Update+0x7dc>)
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	4618      	mov	r0, r3
 8004708:	f7ff f9b0 	bl	8003a6c <request4UPdataComplete>
		delay_ms(500);
 800470c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004710:	f001 fda0 	bl	8006254 <delay_ms>
		if (F4G_Fram.InfBit.FinishFlag)
 8004714:	4b32      	ldr	r3, [pc, #200]	; (80047e0 <IAP_Update+0x7e0>)
 8004716:	f893 3a19 	ldrb.w	r3, [r3, #2585]	; 0xa19
 800471a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800471e:	b2db      	uxtb	r3, r3
 8004720:	2b00      	cmp	r3, #0
 8004722:	d019      	beq.n	8004758 <IAP_Update+0x758>
		{
			F4G_Fram.InfBit.FinishFlag = 0;
 8004724:	4a2e      	ldr	r2, [pc, #184]	; (80047e0 <IAP_Update+0x7e0>)
 8004726:	f892 3a19 	ldrb.w	r3, [r2, #2585]	; 0xa19
 800472a:	f36f 13c7 	bfc	r3, #7, #1
 800472e:	f882 3a19 	strb.w	r3, [r2, #2585]	; 0xa19
			mySplit(&F4G_Fram, ",");
 8004732:	4920      	ldr	r1, [pc, #128]	; (80047b4 <IAP_Update+0x7b4>)
 8004734:	482a      	ldr	r0, [pc, #168]	; (80047e0 <IAP_Update+0x7e0>)
 8004736:	f7fd fac1 	bl	8001cbc <mySplit>
			//获取版本信息
			if (memcmp(F4G_Fram.Server_Command[1],
 800473a:	4b29      	ldr	r3, [pc, #164]	; (80047e0 <IAP_Update+0x7e0>)
 800473c:	f8d3 3a08 	ldr.w	r3, [r3, #2568]	; 0xa08
 8004740:	2202      	movs	r2, #2
 8004742:	4928      	ldr	r1, [pc, #160]	; (80047e4 <IAP_Update+0x7e4>)
 8004744:	4618      	mov	r0, r3
 8004746:	f002 f9b5 	bl	8006ab4 <memcmp>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d125      	bne.n	800479c <IAP_Update+0x79c>
			RES_UPDATE_FINEHED_REPONSE, 2) == 0)
			{
				printf("update data checked success!\r\n");
 8004750:	4825      	ldr	r0, [pc, #148]	; (80047e8 <IAP_Update+0x7e8>)
 8004752:	f002 fa49 	bl	8006be8 <puts>
				break;
 8004756:	e025      	b.n	80047a4 <IAP_Update+0x7a4>
			}
		}
		else if (USART1_Record_Struct.InfBit.FramFinishFlag)
 8004758:	4b24      	ldr	r3, [pc, #144]	; (80047ec <IAP_Update+0x7ec>)
 800475a:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 800475e:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b00      	cmp	r3, #0
 8004766:	d019      	beq.n	800479c <IAP_Update+0x79c>
		{
			USART1_Record_Struct.InfBit.FramFinishFlag = 0;
 8004768:	4a20      	ldr	r2, [pc, #128]	; (80047ec <IAP_Update+0x7ec>)
 800476a:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 800476e:	f36f 33cf 	bfc	r3, #15, #1
 8004772:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
			UT_split(USART1_Record_Struct.DATA, ",");
 8004776:	490f      	ldr	r1, [pc, #60]	; (80047b4 <IAP_Update+0x7b4>)
 8004778:	481d      	ldr	r0, [pc, #116]	; (80047f0 <IAP_Update+0x7f0>)
 800477a:	f001 fe91 	bl	80064a0 <UT_split>
			//获取版本信息
			if (memcmp(USART1_Record_Struct.Server_Command[1],
 800477e:	4b1b      	ldr	r3, [pc, #108]	; (80047ec <IAP_Update+0x7ec>)
 8004780:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8004784:	2202      	movs	r2, #2
 8004786:	4917      	ldr	r1, [pc, #92]	; (80047e4 <IAP_Update+0x7e4>)
 8004788:	4618      	mov	r0, r3
 800478a:	f002 f993 	bl	8006ab4 <memcmp>
 800478e:	4603      	mov	r3, r0
 8004790:	2b00      	cmp	r3, #0
 8004792:	d103      	bne.n	800479c <IAP_Update+0x79c>
			RES_UPDATE_FINEHED_REPONSE, 2) == 0)
			{
				printf("update data checked success!\r\n");
 8004794:	4814      	ldr	r0, [pc, #80]	; (80047e8 <IAP_Update+0x7e8>)
 8004796:	f002 fa27 	bl	8006be8 <puts>
				break;
 800479a:	e003      	b.n	80047a4 <IAP_Update+0x7a4>
	while (cnt < 10)
 800479c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80047a0:	2b09      	cmp	r3, #9
 80047a2:	d9a9      	bls.n	80046f8 <IAP_Update+0x6f8>
//	{
//		printf("md5 checked fail,md5=%s!\r\n", m);
//		//校验失败
//		return 0;
//	}
	updating = 0;
 80047a4:	4b0b      	ldr	r3, [pc, #44]	; (80047d4 <IAP_Update+0x7d4>)
 80047a6:	2200      	movs	r2, #0
 80047a8:	701a      	strb	r2, [r3, #0]
	return 1;
 80047aa:	2301      	movs	r3, #1
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3768      	adds	r7, #104	; 0x68
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bdb0      	pop	{r4, r5, r7, pc}
 80047b4:	0800bd64 	.word	0x0800bd64
 80047b8:	20001258 	.word	0x20001258
 80047bc:	200011d8 	.word	0x200011d8
 80047c0:	0800be48 	.word	0x0800be48
 80047c4:	0800be50 	.word	0x0800be50
 80047c8:	200022a8 	.word	0x200022a8
 80047cc:	20000060 	.word	0x20000060
 80047d0:	0800be54 	.word	0x0800be54
 80047d4:	200011d4 	.word	0x200011d4
 80047d8:	0800be78 	.word	0x0800be78
 80047dc:	2000125a 	.word	0x2000125a
 80047e0:	200007ac 	.word	0x200007ac
 80047e4:	0800bea0 	.word	0x0800bea0
 80047e8:	0800bea4 	.word	0x0800bea4
 80047ec:	20001260 	.word	0x20001260
 80047f0:	20001668 	.word	0x20001668

080047f4 <IAP_Upload>:

/************************************************************************/
int8_t IAP_Upload(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
	printf("Not currently supported.\r\n");
 80047f8:	4802      	ldr	r0, [pc, #8]	; (8004804 <IAP_Upload+0x10>)
 80047fa:	f002 f9f5 	bl	8006be8 <puts>
	return 0;
 80047fe:	2300      	movs	r3, #0
}
 8004800:	4618      	mov	r0, r3
 8004802:	bd80      	pop	{r7, pc}
 8004804:	0800bec4 	.word	0x0800bec4

08004808 <IAP_Erase>:

/************************************************************************/
int8_t IAP_Erase(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
	uint8_t erase_cont[3] =
 800480e:	1d3b      	adds	r3, r7, #4
 8004810:	2100      	movs	r1, #0
 8004812:	460a      	mov	r2, r1
 8004814:	801a      	strh	r2, [r3, #0]
 8004816:	460a      	mov	r2, r1
 8004818:	709a      	strb	r2, [r3, #2]
	{ 0 };
	Int2Str(erase_cont, FLASH_IMAGE_SIZE / PAGE_SIZE);
 800481a:	1d3b      	adds	r3, r7, #4
 800481c:	2160      	movs	r1, #96	; 0x60
 800481e:	4618      	mov	r0, r3
 8004820:	f7fe ffa2 	bl	8003768 <Int2Str>
	printf("Total erase_cont=%s\r\n", erase_cont);
 8004824:	1d3b      	adds	r3, r7, #4
 8004826:	4619      	mov	r1, r3
 8004828:	4809      	ldr	r0, [pc, #36]	; (8004850 <IAP_Erase+0x48>)
 800482a:	f002 f965 	bl	8006af8 <printf>
	if (EraseSomePages(FLASH_IMAGE_SIZE, 1))
 800482e:	2101      	movs	r1, #1
 8004830:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8004834:	f7ff f808 	bl	8003848 <EraseSomePages>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d001      	beq.n	8004842 <IAP_Erase+0x3a>
		return 0;
 800483e:	2300      	movs	r3, #0
 8004840:	e001      	b.n	8004846 <IAP_Erase+0x3e>
	else
		return -1;
 8004842:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004846:	4618      	mov	r0, r3
 8004848:	3708      	adds	r7, #8
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	0800bee0 	.word	0x0800bee0

08004854 <Set_DeviceID>:
u8 Set_DeviceID(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af00      	add	r7, sp, #0
	u8 localReqIdCnt = 0;
 800485a:	2300      	movs	r3, #0
 800485c:	75fb      	strb	r3, [r7, #23]
	char idBuf[9] =
 800485e:	463b      	mov	r3, r7
 8004860:	2200      	movs	r2, #0
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	605a      	str	r2, [r3, #4]
 8004866:	721a      	strb	r2, [r3, #8]
 8004868:	2358      	movs	r3, #88	; 0x58
 800486a:	703b      	strb	r3, [r7, #0]
	{ 'X' };
	idBuf[8] = '\0';
 800486c:	2300      	movs	r3, #0
 800486e:	723b      	strb	r3, [r7, #8]
	while (USART1_Record_Struct.InfBit.FramFinishFlag == 0)
 8004870:	e00c      	b.n	800488c <Set_DeviceID+0x38>
	{
		if (localReqIdCnt >= 3)
 8004872:	7dfb      	ldrb	r3, [r7, #23]
 8004874:	2b02      	cmp	r3, #2
 8004876:	d812      	bhi.n	800489e <Set_DeviceID+0x4a>
		{
			break; //结束循环，使用默认ID
		}
		printf("{DeviceID}\r\n");
 8004878:	483b      	ldr	r0, [pc, #236]	; (8004968 <Set_DeviceID+0x114>)
 800487a:	f002 f9b5 	bl	8006be8 <puts>
		delay_ms(500);
 800487e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004882:	f001 fce7 	bl	8006254 <delay_ms>
		localReqIdCnt++;
 8004886:	7dfb      	ldrb	r3, [r7, #23]
 8004888:	3301      	adds	r3, #1
 800488a:	75fb      	strb	r3, [r7, #23]
	while (USART1_Record_Struct.InfBit.FramFinishFlag == 0)
 800488c:	4b37      	ldr	r3, [pc, #220]	; (800496c <Set_DeviceID+0x118>)
 800488e:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 8004892:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8004896:	b2db      	uxtb	r3, r3
 8004898:	2b00      	cmp	r3, #0
 800489a:	d0ea      	beq.n	8004872 <Set_DeviceID+0x1e>
 800489c:	e000      	b.n	80048a0 <Set_DeviceID+0x4c>
			break; //结束循环，使用默认ID
 800489e:	bf00      	nop
	}
	if (USART1_Record_Struct.InfBit.FramFinishFlag == 1)
 80048a0:	4b32      	ldr	r3, [pc, #200]	; (800496c <Set_DeviceID+0x118>)
 80048a2:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 80048a6:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d123      	bne.n	80048f8 <Set_DeviceID+0xa4>
	{
		USART1_Record_Struct.InfBit.FramFinishFlag = 0;
 80048b0:	4a2e      	ldr	r2, [pc, #184]	; (800496c <Set_DeviceID+0x118>)
 80048b2:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 80048b6:	f36f 33cf 	bfc	r3, #15, #1
 80048ba:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
		char *cmdCP = USART1_Record_Struct.RX_BUF;
 80048be:	4b2b      	ldr	r3, [pc, #172]	; (800496c <Set_DeviceID+0x118>)
 80048c0:	613b      	str	r3, [r7, #16]
		while (*cmdCP != '[')
 80048c2:	e002      	b.n	80048ca <Set_DeviceID+0x76>
			cmdCP++;
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	3301      	adds	r3, #1
 80048c8:	613b      	str	r3, [r7, #16]
		while (*cmdCP != '[')
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	781b      	ldrb	r3, [r3, #0]
 80048ce:	2b5b      	cmp	r3, #91	; 0x5b
 80048d0:	d1f8      	bne.n	80048c4 <Set_DeviceID+0x70>
		cmdCP++;
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	3301      	adds	r3, #1
 80048d6:	613b      	str	r3, [r7, #16]
		WDeviceID = strtok((char *) cmdCP, "]");
 80048d8:	4925      	ldr	r1, [pc, #148]	; (8004970 <Set_DeviceID+0x11c>)
 80048da:	6938      	ldr	r0, [r7, #16]
 80048dc:	f002 fa22 	bl	8006d24 <strtok>
 80048e0:	4602      	mov	r2, r0
 80048e2:	4b24      	ldr	r3, [pc, #144]	; (8004974 <Set_DeviceID+0x120>)
 80048e4:	601a      	str	r2, [r3, #0]
		printf("Now set DeviceID=%s.\r\n", WDeviceID);
 80048e6:	4b23      	ldr	r3, [pc, #140]	; (8004974 <Set_DeviceID+0x120>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4619      	mov	r1, r3
 80048ec:	4822      	ldr	r0, [pc, #136]	; (8004978 <Set_DeviceID+0x124>)
 80048ee:	f002 f903 	bl	8006af8 <printf>
		WriteDeviceID();
 80048f2:	f7fc fc65 	bl	80011c0 <WriteDeviceID>
 80048f6:	e01f      	b.n	8004938 <Set_DeviceID+0xe4>
		//ReadDeviceID();
	}
	else
	{
		for (int i = 13; i < 20; i++)
 80048f8:	230d      	movs	r3, #13
 80048fa:	60fb      	str	r3, [r7, #12]
 80048fc:	e00e      	b.n	800491c <Set_DeviceID+0xc8>
		{
			idBuf[i - 12] = TCP_Params.ccid[i];
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	3b0c      	subs	r3, #12
 8004902:	491e      	ldr	r1, [pc, #120]	; (800497c <Set_DeviceID+0x128>)
 8004904:	68fa      	ldr	r2, [r7, #12]
 8004906:	440a      	add	r2, r1
 8004908:	3218      	adds	r2, #24
 800490a:	7812      	ldrb	r2, [r2, #0]
 800490c:	f107 0118 	add.w	r1, r7, #24
 8004910:	440b      	add	r3, r1
 8004912:	f803 2c18 	strb.w	r2, [r3, #-24]
		for (int i = 13; i < 20; i++)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	3301      	adds	r3, #1
 800491a:	60fb      	str	r3, [r7, #12]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2b13      	cmp	r3, #19
 8004920:	dded      	ble.n	80048fe <Set_DeviceID+0xaa>
		}
		WDeviceID = idBuf;
 8004922:	4a14      	ldr	r2, [pc, #80]	; (8004974 <Set_DeviceID+0x120>)
 8004924:	463b      	mov	r3, r7
 8004926:	6013      	str	r3, [r2, #0]
		printf("Now set DeviceID=%s.\r\n", WDeviceID);
 8004928:	4b12      	ldr	r3, [pc, #72]	; (8004974 <Set_DeviceID+0x120>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4619      	mov	r1, r3
 800492e:	4812      	ldr	r0, [pc, #72]	; (8004978 <Set_DeviceID+0x124>)
 8004930:	f002 f8e2 	bl	8006af8 <printf>
		WriteDeviceID();
 8004934:	f7fc fc44 	bl	80011c0 <WriteDeviceID>
	}
	IAP_WriteFlag(INIT_FLAG_DATA);
 8004938:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800493c:	f7ff f952 	bl	8003be4 <IAP_WriteFlag>
	if (flagCPY != 0)
 8004940:	4b0f      	ldr	r3, [pc, #60]	; (8004980 <Set_DeviceID+0x12c>)
 8004942:	881b      	ldrh	r3, [r3, #0]
 8004944:	b29b      	uxth	r3, r3
 8004946:	2b00      	cmp	r3, #0
 8004948:	d008      	beq.n	800495c <Set_DeviceID+0x108>
	{
		IAP_WriteFlag(flagCPY);
 800494a:	4b0d      	ldr	r3, [pc, #52]	; (8004980 <Set_DeviceID+0x12c>)
 800494c:	881b      	ldrh	r3, [r3, #0]
 800494e:	b29b      	uxth	r3, r3
 8004950:	4618      	mov	r0, r3
 8004952:	f7ff f947 	bl	8003be4 <IAP_WriteFlag>
		flagCPY = 0;
 8004956:	4b0a      	ldr	r3, [pc, #40]	; (8004980 <Set_DeviceID+0x12c>)
 8004958:	2200      	movs	r2, #0
 800495a:	801a      	strh	r2, [r3, #0]
	}
	return 0;
 800495c:	2300      	movs	r3, #0
}
 800495e:	4618      	mov	r0, r3
 8004960:	3718      	adds	r7, #24
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	0800bef8 	.word	0x0800bef8
 800496c:	20001260 	.word	0x20001260
 8004970:	0800bf04 	.word	0x0800bf04
 8004974:	20000720 	.word	0x20000720
 8004978:	0800bf08 	.word	0x0800bf08
 800497c:	2000074c 	.word	0x2000074c
 8004980:	200011d6 	.word	0x200011d6

08004984 <Get_DeviceID>:
void Get_DeviceID(void)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	af00      	add	r7, sp, #0
	ReadDeviceID();
 8004988:	f7fc fc2a 	bl	80011e0 <ReadDeviceID>
	printf("Current DeviceID=%s.\r\n", RDeviceID);
 800498c:	4902      	ldr	r1, [pc, #8]	; (8004998 <Get_DeviceID+0x14>)
 800498e:	4803      	ldr	r0, [pc, #12]	; (800499c <Get_DeviceID+0x18>)
 8004990:	f002 f8b2 	bl	8006af8 <printf>
}
 8004994:	bf00      	nop
 8004996:	bd80      	pop	{r7, pc}
 8004998:	20000724 	.word	0x20000724
 800499c:	0800bf20 	.word	0x0800bf20

080049a0 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80049a8:	4a05      	ldr	r2, [pc, #20]	; (80049c0 <NVIC_PriorityGroupConfig+0x20>)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80049b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049b4:	60d3      	str	r3, [r2, #12]
}
 80049b6:	bf00      	nop
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bc80      	pop	{r7}
 80049be:	4770      	bx	lr
 80049c0:	e000ed00 	.word	0xe000ed00

080049c4 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b087      	sub	sp, #28
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80049cc:	2300      	movs	r3, #0
 80049ce:	617b      	str	r3, [r7, #20]
 80049d0:	2300      	movs	r3, #0
 80049d2:	613b      	str	r3, [r7, #16]
 80049d4:	230f      	movs	r3, #15
 80049d6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	78db      	ldrb	r3, [r3, #3]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d03a      	beq.n	8004a56 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80049e0:	4b27      	ldr	r3, [pc, #156]	; (8004a80 <NVIC_Init+0xbc>)
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	43db      	mvns	r3, r3
 80049e6:	0a1b      	lsrs	r3, r3, #8
 80049e8:	f003 0307 	and.w	r3, r3, #7
 80049ec:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f1c3 0304 	rsb	r3, r3, #4
 80049f4:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 80049f6:	68fa      	ldr	r2, [r7, #12]
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	fa22 f303 	lsr.w	r3, r2, r3
 80049fe:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	785b      	ldrb	r3, [r3, #1]
 8004a04:	461a      	mov	r2, r3
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0c:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	789b      	ldrb	r3, [r3, #2]
 8004a12:	461a      	mov	r2, r3
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	4013      	ands	r3, r2
 8004a18:	697a      	ldr	r2, [r7, #20]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	011b      	lsls	r3, r3, #4
 8004a22:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8004a24:	4a17      	ldr	r2, [pc, #92]	; (8004a84 <NVIC_Init+0xc0>)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	6979      	ldr	r1, [r7, #20]
 8004a2c:	b2c9      	uxtb	r1, r1
 8004a2e:	4413      	add	r3, r2
 8004a30:	460a      	mov	r2, r1
 8004a32:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004a36:	4a13      	ldr	r2, [pc, #76]	; (8004a84 <NVIC_Init+0xc0>)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	095b      	lsrs	r3, r3, #5
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	f003 031f 	and.w	r3, r3, #31
 8004a4a:	2101      	movs	r1, #1
 8004a4c:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004a50:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8004a54:	e00f      	b.n	8004a76 <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004a56:	490b      	ldr	r1, [pc, #44]	; (8004a84 <NVIC_Init+0xc0>)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	095b      	lsrs	r3, r3, #5
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	f003 031f 	and.w	r3, r3, #31
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8004a6e:	f100 0320 	add.w	r3, r0, #32
 8004a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004a76:	bf00      	nop
 8004a78:	371c      	adds	r7, #28
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bc80      	pop	{r7}
 8004a7e:	4770      	bx	lr
 8004a80:	e000ed00 	.word	0xe000ed00
 8004a84:	e000e100 	.word	0xe000e100

08004a88 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b04      	cmp	r3, #4
 8004a94:	d106      	bne.n	8004aa4 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8004a96:	4a09      	ldr	r2, [pc, #36]	; (8004abc <SysTick_CLKSourceConfig+0x34>)
 8004a98:	4b08      	ldr	r3, [pc, #32]	; (8004abc <SysTick_CLKSourceConfig+0x34>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f043 0304 	orr.w	r3, r3, #4
 8004aa0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 8004aa2:	e005      	b.n	8004ab0 <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8004aa4:	4a05      	ldr	r2, [pc, #20]	; (8004abc <SysTick_CLKSourceConfig+0x34>)
 8004aa6:	4b05      	ldr	r3, [pc, #20]	; (8004abc <SysTick_CLKSourceConfig+0x34>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f023 0304 	bic.w	r3, r3, #4
 8004aae:	6013      	str	r3, [r2, #0]
}
 8004ab0:	bf00      	nop
 8004ab2:	370c      	adds	r7, #12
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bc80      	pop	{r7}
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop
 8004abc:	e000e010 	.word	0xe000e010

08004ac0 <FLASH_SetLatency>:
  *     @arg FLASH_Latency_1: FLASH One Latency cycle
  *     @arg FLASH_Latency_2: FLASH Two Latency cycles
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 8004acc:	4b09      	ldr	r3, [pc, #36]	; (8004af4 <FLASH_SetLatency+0x34>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	60fb      	str	r3, [r7, #12]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ad8:	60fb      	str	r3, [r7, #12]
  tmpreg |= FLASH_Latency;
 8004ada:	68fa      	ldr	r2, [r7, #12]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	60fb      	str	r3, [r7, #12]
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 8004ae2:	4a04      	ldr	r2, [pc, #16]	; (8004af4 <FLASH_SetLatency+0x34>)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6013      	str	r3, [r2, #0]
}
 8004ae8:	bf00      	nop
 8004aea:	3714      	adds	r7, #20
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bc80      	pop	{r7}
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	40022000 	.word	0x40022000

08004af8 <FLASH_PrefetchBufferCmd>:
  *     @arg FLASH_PrefetchBuffer_Enable: FLASH Prefetch Buffer Enable
  *     @arg FLASH_PrefetchBuffer_Disable: FLASH Prefetch Buffer Disable
  * @retval None
  */
void FLASH_PrefetchBufferCmd(uint32_t FLASH_PrefetchBuffer)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8004b00:	4a08      	ldr	r2, [pc, #32]	; (8004b24 <FLASH_PrefetchBufferCmd+0x2c>)
 8004b02:	4b08      	ldr	r3, [pc, #32]	; (8004b24 <FLASH_PrefetchBufferCmd+0x2c>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f023 0310 	bic.w	r3, r3, #16
 8004b0a:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8004b0c:	4905      	ldr	r1, [pc, #20]	; (8004b24 <FLASH_PrefetchBufferCmd+0x2c>)
 8004b0e:	4b05      	ldr	r3, [pc, #20]	; (8004b24 <FLASH_PrefetchBufferCmd+0x2c>)
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	600b      	str	r3, [r1, #0]
}
 8004b18:	bf00      	nop
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bc80      	pop	{r7}
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop
 8004b24:	40022000 	.word	0x40022000

08004b28 <FLASH_Unlock>:
  *           to FLASH_UnlockBank1 function.. 
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	af00      	add	r7, sp, #0
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 8004b2c:	4b04      	ldr	r3, [pc, #16]	; (8004b40 <FLASH_Unlock+0x18>)
 8004b2e:	4a05      	ldr	r2, [pc, #20]	; (8004b44 <FLASH_Unlock+0x1c>)
 8004b30:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8004b32:	4b03      	ldr	r3, [pc, #12]	; (8004b40 <FLASH_Unlock+0x18>)
 8004b34:	4a04      	ldr	r2, [pc, #16]	; (8004b48 <FLASH_Unlock+0x20>)
 8004b36:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_XL
  /* Authorize the FPEC of Bank2 Access */
  FLASH->KEYR2 = FLASH_KEY1;
  FLASH->KEYR2 = FLASH_KEY2;
#endif /* STM32F10X_XL */
}
 8004b38:	bf00      	nop
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bc80      	pop	{r7}
 8004b3e:	4770      	bx	lr
 8004b40:	40022000 	.word	0x40022000
 8004b44:	45670123 	.word	0x45670123
 8004b48:	cdef89ab 	.word	0xcdef89ab

08004b4c <FLASH_Lock>:
  *           to FLASH_LockBank1 function.
  * @param  None
  * @retval None
  */
void FLASH_Lock(void)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	af00      	add	r7, sp, #0
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 8004b50:	4a04      	ldr	r2, [pc, #16]	; (8004b64 <FLASH_Lock+0x18>)
 8004b52:	4b04      	ldr	r3, [pc, #16]	; (8004b64 <FLASH_Lock+0x18>)
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b5a:	6113      	str	r3, [r2, #16]

#ifdef STM32F10X_XL
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank2 */
  FLASH->CR2 |= CR_LOCK_Set;
#endif /* STM32F10X_XL */
}
 8004b5c:	bf00      	nop
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bc80      	pop	{r7}
 8004b62:	4770      	bx	lr
 8004b64:	40022000 	.word	0x40022000

08004b68 <FLASH_ErasePage>:
  * @param  Page_Address: The page address to be erased.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8004b70:	2304      	movs	r3, #4
 8004b72:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PER_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004b74:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8004b78:	f000 fa38 	bl	8004fec <FLASH_WaitForLastOperation>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8004b80:	7bfb      	ldrb	r3, [r7, #15]
 8004b82:	2b04      	cmp	r3, #4
 8004b84:	d11b      	bne.n	8004bbe <FLASH_ErasePage+0x56>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004b86:	4a10      	ldr	r2, [pc, #64]	; (8004bc8 <FLASH_ErasePage+0x60>)
 8004b88:	4b0f      	ldr	r3, [pc, #60]	; (8004bc8 <FLASH_ErasePage+0x60>)
 8004b8a:	691b      	ldr	r3, [r3, #16]
 8004b8c:	f043 0302 	orr.w	r3, r3, #2
 8004b90:	6113      	str	r3, [r2, #16]
    FLASH->AR = Page_Address; 
 8004b92:	4a0d      	ldr	r2, [pc, #52]	; (8004bc8 <FLASH_ErasePage+0x60>)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6153      	str	r3, [r2, #20]
    FLASH->CR|= CR_STRT_Set;
 8004b98:	4a0b      	ldr	r2, [pc, #44]	; (8004bc8 <FLASH_ErasePage+0x60>)
 8004b9a:	4b0b      	ldr	r3, [pc, #44]	; (8004bc8 <FLASH_ErasePage+0x60>)
 8004b9c:	691b      	ldr	r3, [r3, #16]
 8004b9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ba2:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004ba4:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8004ba8:	f000 fa20 	bl	8004fec <FLASH_WaitForLastOperation>
 8004bac:	4603      	mov	r3, r0
 8004bae:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PER Bit */
    FLASH->CR &= CR_PER_Reset;
 8004bb0:	4905      	ldr	r1, [pc, #20]	; (8004bc8 <FLASH_ErasePage+0x60>)
 8004bb2:	4b05      	ldr	r3, [pc, #20]	; (8004bc8 <FLASH_ErasePage+0x60>)
 8004bb4:	691a      	ldr	r2, [r3, #16]
 8004bb6:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 8004bba:	4013      	ands	r3, r2
 8004bbc:	610b      	str	r3, [r1, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
 8004bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3710      	adds	r7, #16
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	40022000 	.word	0x40022000

08004bcc <FLASH_EraseOptionBytes>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
  uint16_t rdptmp = RDP_Key;
 8004bd2:	23a5      	movs	r3, #165	; 0xa5
 8004bd4:	80fb      	strh	r3, [r7, #6]

  FLASH_Status status = FLASH_COMPLETE;
 8004bd6:	2304      	movs	r3, #4
 8004bd8:	717b      	strb	r3, [r7, #5]

  /* Get the actual read protection Option Byte value */ 
  if(FLASH_GetReadOutProtectionStatus() != RESET)
 8004bda:	f000 f9c5 	bl	8004f68 <FLASH_GetReadOutProtectionStatus>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d001      	beq.n	8004be8 <FLASH_EraseOptionBytes+0x1c>
  {
    rdptmp = 0x00;  
 8004be4:	2300      	movs	r3, #0
 8004be6:	80fb      	strh	r3, [r7, #6]
  }

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004be8:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8004bec:	f000 f9fe 	bl	8004fec <FLASH_WaitForLastOperation>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	717b      	strb	r3, [r7, #5]
  if(status == FLASH_COMPLETE)
 8004bf4:	797b      	ldrb	r3, [r7, #5]
 8004bf6:	2b04      	cmp	r3, #4
 8004bf8:	d145      	bne.n	8004c86 <FLASH_EraseOptionBytes+0xba>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004bfa:	4b25      	ldr	r3, [pc, #148]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004bfc:	4a25      	ldr	r2, [pc, #148]	; (8004c94 <FLASH_EraseOptionBytes+0xc8>)
 8004bfe:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004c00:	4b23      	ldr	r3, [pc, #140]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004c02:	4a25      	ldr	r2, [pc, #148]	; (8004c98 <FLASH_EraseOptionBytes+0xcc>)
 8004c04:	609a      	str	r2, [r3, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8004c06:	4a22      	ldr	r2, [pc, #136]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004c08:	4b21      	ldr	r3, [pc, #132]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	f043 0320 	orr.w	r3, r3, #32
 8004c10:	6113      	str	r3, [r2, #16]
    FLASH->CR |= CR_STRT_Set;
 8004c12:	4a1f      	ldr	r2, [pc, #124]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004c14:	4b1e      	ldr	r3, [pc, #120]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004c16:	691b      	ldr	r3, [r3, #16]
 8004c18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c1c:	6113      	str	r3, [r2, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004c1e:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8004c22:	f000 f9e3 	bl	8004fec <FLASH_WaitForLastOperation>
 8004c26:	4603      	mov	r3, r0
 8004c28:	717b      	strb	r3, [r7, #5]
    
    if(status == FLASH_COMPLETE)
 8004c2a:	797b      	ldrb	r3, [r7, #5]
 8004c2c:	2b04      	cmp	r3, #4
 8004c2e:	d120      	bne.n	8004c72 <FLASH_EraseOptionBytes+0xa6>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8004c30:	4917      	ldr	r1, [pc, #92]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004c32:	4b17      	ldr	r3, [pc, #92]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004c34:	691a      	ldr	r2, [r3, #16]
 8004c36:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	610b      	str	r3, [r1, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8004c3e:	4a14      	ldr	r2, [pc, #80]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004c40:	4b13      	ldr	r3, [pc, #76]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	f043 0310 	orr.w	r3, r3, #16
 8004c48:	6113      	str	r3, [r2, #16]
      /* Restore the last read protection Option Byte value */
      OB->RDP = (uint16_t)rdptmp; 
 8004c4a:	4a14      	ldr	r2, [pc, #80]	; (8004c9c <FLASH_EraseOptionBytes+0xd0>)
 8004c4c:	88fb      	ldrh	r3, [r7, #6]
 8004c4e:	8013      	strh	r3, [r2, #0]
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004c50:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004c54:	f000 f9ca 	bl	8004fec <FLASH_WaitForLastOperation>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	717b      	strb	r3, [r7, #5]
 
      if(status != FLASH_TIMEOUT)
 8004c5c:	797b      	ldrb	r3, [r7, #5]
 8004c5e:	2b05      	cmp	r3, #5
 8004c60:	d011      	beq.n	8004c86 <FLASH_EraseOptionBytes+0xba>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004c62:	490b      	ldr	r1, [pc, #44]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004c64:	4b0a      	ldr	r3, [pc, #40]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004c66:	691a      	ldr	r2, [r3, #16]
 8004c68:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	610b      	str	r3, [r1, #16]
 8004c70:	e009      	b.n	8004c86 <FLASH_EraseOptionBytes+0xba>
      }
    }
    else
    {
      if (status != FLASH_TIMEOUT)
 8004c72:	797b      	ldrb	r3, [r7, #5]
 8004c74:	2b05      	cmp	r3, #5
 8004c76:	d006      	beq.n	8004c86 <FLASH_EraseOptionBytes+0xba>
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8004c78:	4905      	ldr	r1, [pc, #20]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004c7a:	4b05      	ldr	r3, [pc, #20]	; (8004c90 <FLASH_EraseOptionBytes+0xc4>)
 8004c7c:	691a      	ldr	r2, [r3, #16]
 8004c7e:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004c82:	4013      	ands	r3, r2
 8004c84:	610b      	str	r3, [r1, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
 8004c86:	797b      	ldrb	r3, [r7, #5]
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3708      	adds	r7, #8
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	40022000 	.word	0x40022000
 8004c94:	45670123 	.word	0x45670123
 8004c98:	cdef89ab 	.word	0xcdef89ab
 8004c9c:	1ffff800 	.word	0x1ffff800

08004ca0 <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	6039      	str	r1, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE;
 8004caa:	2304      	movs	r3, #4
 8004cac:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t tmp = 0;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	60bb      	str	r3, [r7, #8]
      }
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004cb2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004cb6:	f000 f999 	bl	8004fec <FLASH_WaitForLastOperation>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8004cbe:	7bfb      	ldrb	r3, [r7, #15]
 8004cc0:	2b04      	cmp	r3, #4
 8004cc2:	d130      	bne.n	8004d26 <FLASH_ProgramWord+0x86>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004cc4:	4a1a      	ldr	r2, [pc, #104]	; (8004d30 <FLASH_ProgramWord+0x90>)
 8004cc6:	4b1a      	ldr	r3, [pc, #104]	; (8004d30 <FLASH_ProgramWord+0x90>)
 8004cc8:	691b      	ldr	r3, [r3, #16]
 8004cca:	f043 0301 	orr.w	r3, r3, #1
 8004cce:	6113      	str	r3, [r2, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	683a      	ldr	r2, [r7, #0]
 8004cd4:	b292      	uxth	r2, r2
 8004cd6:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004cd8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004cdc:	f000 f986 	bl	8004fec <FLASH_WaitForLastOperation>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	73fb      	strb	r3, [r7, #15]
 
    if(status == FLASH_COMPLETE)
 8004ce4:	7bfb      	ldrb	r3, [r7, #15]
 8004ce6:	2b04      	cmp	r3, #4
 8004ce8:	d116      	bne.n	8004d18 <FLASH_ProgramWord+0x78>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      tmp = Address + 2;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	3302      	adds	r3, #2
 8004cee:	60bb      	str	r3, [r7, #8]

      *(__IO uint16_t*) tmp = Data >> 16;
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	0c1b      	lsrs	r3, r3, #16
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	8013      	strh	r3, [r2, #0]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004cfc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004d00:	f000 f974 	bl	8004fec <FLASH_WaitForLastOperation>
 8004d04:	4603      	mov	r3, r0
 8004d06:	73fb      	strb	r3, [r7, #15]
        
      /* Disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8004d08:	4909      	ldr	r1, [pc, #36]	; (8004d30 <FLASH_ProgramWord+0x90>)
 8004d0a:	4b09      	ldr	r3, [pc, #36]	; (8004d30 <FLASH_ProgramWord+0x90>)
 8004d0c:	691a      	ldr	r2, [r3, #16]
 8004d0e:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8004d12:	4013      	ands	r3, r2
 8004d14:	610b      	str	r3, [r1, #16]
 8004d16:	e006      	b.n	8004d26 <FLASH_ProgramWord+0x86>
    }
    else
    {
      /* Disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8004d18:	4905      	ldr	r1, [pc, #20]	; (8004d30 <FLASH_ProgramWord+0x90>)
 8004d1a:	4b05      	ldr	r3, [pc, #20]	; (8004d30 <FLASH_ProgramWord+0x90>)
 8004d1c:	691a      	ldr	r2, [r3, #16]
 8004d1e:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8004d22:	4013      	ands	r3, r2
 8004d24:	610b      	str	r3, [r1, #16]
    }
  }         
#endif /* STM32F10X_XL */
   
  /* Return the Program Status */
  return status;
 8004d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3710      	adds	r7, #16
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	40022000 	.word	0x40022000

08004d34 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	807b      	strh	r3, [r7, #2]
  FLASH_Status status = FLASH_COMPLETE;
 8004d40:	2304      	movs	r3, #4
 8004d42:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004d44:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004d48:	f000 f950 	bl	8004fec <FLASH_WaitForLastOperation>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8004d50:	7bfb      	ldrb	r3, [r7, #15]
 8004d52:	2b04      	cmp	r3, #4
 8004d54:	d115      	bne.n	8004d82 <FLASH_ProgramHalfWord+0x4e>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004d56:	4a0d      	ldr	r2, [pc, #52]	; (8004d8c <FLASH_ProgramHalfWord+0x58>)
 8004d58:	4b0c      	ldr	r3, [pc, #48]	; (8004d8c <FLASH_ProgramHalfWord+0x58>)
 8004d5a:	691b      	ldr	r3, [r3, #16]
 8004d5c:	f043 0301 	orr.w	r3, r3, #1
 8004d60:	6113      	str	r3, [r2, #16]
  
    *(__IO uint16_t*)Address = Data;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	887a      	ldrh	r2, [r7, #2]
 8004d66:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004d68:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004d6c:	f000 f93e 	bl	8004fec <FLASH_WaitForLastOperation>
 8004d70:	4603      	mov	r3, r0
 8004d72:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PG Bit */
    FLASH->CR &= CR_PG_Reset;
 8004d74:	4905      	ldr	r1, [pc, #20]	; (8004d8c <FLASH_ProgramHalfWord+0x58>)
 8004d76:	4b05      	ldr	r3, [pc, #20]	; (8004d8c <FLASH_ProgramHalfWord+0x58>)
 8004d78:	691a      	ldr	r2, [r3, #16]
 8004d7a:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8004d7e:	4013      	ands	r3, r2
 8004d80:	610b      	str	r3, [r1, #16]
  } 
#endif  /* STM32F10X_XL */
  
  /* Return the Program Status */
  return status;
 8004d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3710      	adds	r7, #16
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	40022000 	.word	0x40022000

08004d90 <FLASH_EnableWriteProtection>:
  *     @arg FLASH_WRProt_AllPages
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b086      	sub	sp, #24
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  uint16_t WRP0_Data = 0xFFFF, WRP1_Data = 0xFFFF, WRP2_Data = 0xFFFF, WRP3_Data = 0xFFFF;
 8004d98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004d9c:	82bb      	strh	r3, [r7, #20]
 8004d9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004da2:	827b      	strh	r3, [r7, #18]
 8004da4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004da8:	823b      	strh	r3, [r7, #16]
 8004daa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004dae:	81fb      	strh	r3, [r7, #14]
  
  FLASH_Status status = FLASH_COMPLETE;
 8004db0:	2304      	movs	r3, #4
 8004db2:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	43db      	mvns	r3, r3
 8004db8:	607b      	str	r3, [r7, #4]
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	82bb      	strh	r3, [r7, #20]
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	0a1b      	lsrs	r3, r3, #8
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	827b      	strh	r3, [r7, #18]
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	0c1b      	lsrs	r3, r3, #16
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	823b      	strh	r3, [r7, #16]
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	0e1b      	lsrs	r3, r3, #24
 8004dda:	81fb      	strh	r3, [r7, #14]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004ddc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004de0:	f000 f904 	bl	8004fec <FLASH_WaitForLastOperation>
 8004de4:	4603      	mov	r3, r0
 8004de6:	75fb      	strb	r3, [r7, #23]
  
  if(status == FLASH_COMPLETE)
 8004de8:	7dfb      	ldrb	r3, [r7, #23]
 8004dea:	2b04      	cmp	r3, #4
 8004dec:	d14e      	bne.n	8004e8c <FLASH_EnableWriteProtection+0xfc>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004dee:	4b2a      	ldr	r3, [pc, #168]	; (8004e98 <FLASH_EnableWriteProtection+0x108>)
 8004df0:	4a2a      	ldr	r2, [pc, #168]	; (8004e9c <FLASH_EnableWriteProtection+0x10c>)
 8004df2:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004df4:	4b28      	ldr	r3, [pc, #160]	; (8004e98 <FLASH_EnableWriteProtection+0x108>)
 8004df6:	4a2a      	ldr	r2, [pc, #168]	; (8004ea0 <FLASH_EnableWriteProtection+0x110>)
 8004df8:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8004dfa:	4a27      	ldr	r2, [pc, #156]	; (8004e98 <FLASH_EnableWriteProtection+0x108>)
 8004dfc:	4b26      	ldr	r3, [pc, #152]	; (8004e98 <FLASH_EnableWriteProtection+0x108>)
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	f043 0310 	orr.w	r3, r3, #16
 8004e04:	6113      	str	r3, [r2, #16]
    if(WRP0_Data != 0xFF)
 8004e06:	8abb      	ldrh	r3, [r7, #20]
 8004e08:	2bff      	cmp	r3, #255	; 0xff
 8004e0a:	d008      	beq.n	8004e1e <FLASH_EnableWriteProtection+0x8e>
    {
      OB->WRP0 = WRP0_Data;
 8004e0c:	4a25      	ldr	r2, [pc, #148]	; (8004ea4 <FLASH_EnableWriteProtection+0x114>)
 8004e0e:	8abb      	ldrh	r3, [r7, #20]
 8004e10:	8113      	strh	r3, [r2, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004e12:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004e16:	f000 f8e9 	bl	8004fec <FLASH_WaitForLastOperation>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	75fb      	strb	r3, [r7, #23]
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8004e1e:	7dfb      	ldrb	r3, [r7, #23]
 8004e20:	2b04      	cmp	r3, #4
 8004e22:	d10b      	bne.n	8004e3c <FLASH_EnableWriteProtection+0xac>
 8004e24:	8a7b      	ldrh	r3, [r7, #18]
 8004e26:	2bff      	cmp	r3, #255	; 0xff
 8004e28:	d008      	beq.n	8004e3c <FLASH_EnableWriteProtection+0xac>
    {
      OB->WRP1 = WRP1_Data;
 8004e2a:	4a1e      	ldr	r2, [pc, #120]	; (8004ea4 <FLASH_EnableWriteProtection+0x114>)
 8004e2c:	8a7b      	ldrh	r3, [r7, #18]
 8004e2e:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004e30:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004e34:	f000 f8da 	bl	8004fec <FLASH_WaitForLastOperation>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	75fb      	strb	r3, [r7, #23]
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8004e3c:	7dfb      	ldrb	r3, [r7, #23]
 8004e3e:	2b04      	cmp	r3, #4
 8004e40:	d10b      	bne.n	8004e5a <FLASH_EnableWriteProtection+0xca>
 8004e42:	8a3b      	ldrh	r3, [r7, #16]
 8004e44:	2bff      	cmp	r3, #255	; 0xff
 8004e46:	d008      	beq.n	8004e5a <FLASH_EnableWriteProtection+0xca>
    {
      OB->WRP2 = WRP2_Data;
 8004e48:	4a16      	ldr	r2, [pc, #88]	; (8004ea4 <FLASH_EnableWriteProtection+0x114>)
 8004e4a:	8a3b      	ldrh	r3, [r7, #16]
 8004e4c:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004e4e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004e52:	f000 f8cb 	bl	8004fec <FLASH_WaitForLastOperation>
 8004e56:	4603      	mov	r3, r0
 8004e58:	75fb      	strb	r3, [r7, #23]
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8004e5a:	7dfb      	ldrb	r3, [r7, #23]
 8004e5c:	2b04      	cmp	r3, #4
 8004e5e:	d10b      	bne.n	8004e78 <FLASH_EnableWriteProtection+0xe8>
 8004e60:	89fb      	ldrh	r3, [r7, #14]
 8004e62:	2bff      	cmp	r3, #255	; 0xff
 8004e64:	d008      	beq.n	8004e78 <FLASH_EnableWriteProtection+0xe8>
    {
      OB->WRP3 = WRP3_Data;
 8004e66:	4a0f      	ldr	r2, [pc, #60]	; (8004ea4 <FLASH_EnableWriteProtection+0x114>)
 8004e68:	89fb      	ldrh	r3, [r7, #14]
 8004e6a:	81d3      	strh	r3, [r2, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004e6c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004e70:	f000 f8bc 	bl	8004fec <FLASH_WaitForLastOperation>
 8004e74:	4603      	mov	r3, r0
 8004e76:	75fb      	strb	r3, [r7, #23]
    }
          
    if(status != FLASH_TIMEOUT)
 8004e78:	7dfb      	ldrb	r3, [r7, #23]
 8004e7a:	2b05      	cmp	r3, #5
 8004e7c:	d006      	beq.n	8004e8c <FLASH_EnableWriteProtection+0xfc>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004e7e:	4906      	ldr	r1, [pc, #24]	; (8004e98 <FLASH_EnableWriteProtection+0x108>)
 8004e80:	4b05      	ldr	r3, [pc, #20]	; (8004e98 <FLASH_EnableWriteProtection+0x108>)
 8004e82:	691a      	ldr	r2, [r3, #16]
 8004e84:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004e88:	4013      	ands	r3, r2
 8004e8a:	610b      	str	r3, [r1, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
 8004e8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3718      	adds	r7, #24
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	40022000 	.word	0x40022000
 8004e9c:	45670123 	.word	0x45670123
 8004ea0:	cdef89ab 	.word	0xcdef89ab
 8004ea4:	1ffff800 	.word	0x1ffff800

08004ea8 <FLASH_UserOptionByteConfig>:
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	4603      	mov	r3, r0
 8004eb0:	80fb      	strh	r3, [r7, #6]
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	80bb      	strh	r3, [r7, #4]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	807b      	strh	r3, [r7, #2]
  FLASH_Status status = FLASH_COMPLETE; 
 8004eba:	2304      	movs	r3, #4
 8004ebc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8004ebe:	4b1b      	ldr	r3, [pc, #108]	; (8004f2c <FLASH_UserOptionByteConfig+0x84>)
 8004ec0:	4a1b      	ldr	r2, [pc, #108]	; (8004f30 <FLASH_UserOptionByteConfig+0x88>)
 8004ec2:	609a      	str	r2, [r3, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8004ec4:	4b19      	ldr	r3, [pc, #100]	; (8004f2c <FLASH_UserOptionByteConfig+0x84>)
 8004ec6:	4a1b      	ldr	r2, [pc, #108]	; (8004f34 <FLASH_UserOptionByteConfig+0x8c>)
 8004ec8:	609a      	str	r2, [r3, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004eca:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004ece:	f000 f88d 	bl	8004fec <FLASH_WaitForLastOperation>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8004ed6:	7bfb      	ldrb	r3, [r7, #15]
 8004ed8:	2b04      	cmp	r3, #4
 8004eda:	d121      	bne.n	8004f20 <FLASH_UserOptionByteConfig+0x78>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004edc:	4a13      	ldr	r2, [pc, #76]	; (8004f2c <FLASH_UserOptionByteConfig+0x84>)
 8004ede:	4b13      	ldr	r3, [pc, #76]	; (8004f2c <FLASH_UserOptionByteConfig+0x84>)
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	f043 0310 	orr.w	r3, r3, #16
 8004ee6:	6113      	str	r3, [r2, #16]
           
    OB->USER = OB_IWDG | (uint16_t)(OB_STOP | (uint16_t)(OB_STDBY | ((uint16_t)0xF8))); 
 8004ee8:	4913      	ldr	r1, [pc, #76]	; (8004f38 <FLASH_UserOptionByteConfig+0x90>)
 8004eea:	887a      	ldrh	r2, [r7, #2]
 8004eec:	88bb      	ldrh	r3, [r7, #4]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	88fb      	ldrh	r3, [r7, #6]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	f043 03f8 	orr.w	r3, r3, #248	; 0xf8
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	804b      	strh	r3, [r1, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004f00:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004f04:	f000 f872 	bl	8004fec <FLASH_WaitForLastOperation>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	73fb      	strb	r3, [r7, #15]
    if(status != FLASH_TIMEOUT)
 8004f0c:	7bfb      	ldrb	r3, [r7, #15]
 8004f0e:	2b05      	cmp	r3, #5
 8004f10:	d006      	beq.n	8004f20 <FLASH_UserOptionByteConfig+0x78>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004f12:	4906      	ldr	r1, [pc, #24]	; (8004f2c <FLASH_UserOptionByteConfig+0x84>)
 8004f14:	4b05      	ldr	r3, [pc, #20]	; (8004f2c <FLASH_UserOptionByteConfig+0x84>)
 8004f16:	691a      	ldr	r2, [r3, #16]
 8004f18:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	610b      	str	r3, [r1, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
 8004f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3710      	adds	r7, #16
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	40022000 	.word	0x40022000
 8004f30:	45670123 	.word	0x45670123
 8004f34:	cdef89ab 	.word	0xcdef89ab
 8004f38:	1ffff800 	.word	0x1ffff800

08004f3c <FLASH_GetUserOptionByte>:
  * @param  None
  * @retval The FLASH User Option Bytes values:IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
uint32_t FLASH_GetUserOptionByte(void)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return (uint32_t)(FLASH->OBR >> 2);
 8004f40:	4b03      	ldr	r3, [pc, #12]	; (8004f50 <FLASH_GetUserOptionByte+0x14>)
 8004f42:	69db      	ldr	r3, [r3, #28]
 8004f44:	089b      	lsrs	r3, r3, #2
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bc80      	pop	{r7}
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	40022000 	.word	0x40022000

08004f54 <FLASH_GetWriteProtectionOptionByte>:
  * @note   This function can be used for all STM32F10x devices.
  * @param  None
  * @retval The FLASH Write Protection  Option Bytes Register value
  */
uint32_t FLASH_GetWriteProtectionOptionByte(void)
{
 8004f54:	b480      	push	{r7}
 8004f56:	af00      	add	r7, sp, #0
  /* Return the Flash write protection Register value */
  return (uint32_t)(FLASH->WRPR);
 8004f58:	4b02      	ldr	r3, [pc, #8]	; (8004f64 <FLASH_GetWriteProtectionOptionByte+0x10>)
 8004f5a:	6a1b      	ldr	r3, [r3, #32]
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bc80      	pop	{r7}
 8004f62:	4770      	bx	lr
 8004f64:	40022000 	.word	0x40022000

08004f68 <FLASH_GetReadOutProtectionStatus>:
  * @note   This function can be used for all STM32F10x devices.
  * @param  None
  * @retval FLASH ReadOut Protection Status(SET or RESET)
  */
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
  FlagStatus readoutstatus = RESET;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	71fb      	strb	r3, [r7, #7]
  if ((FLASH->OBR & RDPRT_Mask) != (uint32_t)RESET)
 8004f72:	4b08      	ldr	r3, [pc, #32]	; (8004f94 <FLASH_GetReadOutProtectionStatus+0x2c>)
 8004f74:	69db      	ldr	r3, [r3, #28]
 8004f76:	f003 0302 	and.w	r3, r3, #2
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d002      	beq.n	8004f84 <FLASH_GetReadOutProtectionStatus+0x1c>
  {
    readoutstatus = SET;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	71fb      	strb	r3, [r7, #7]
 8004f82:	e001      	b.n	8004f88 <FLASH_GetReadOutProtectionStatus+0x20>
  }
  else
  {
    readoutstatus = RESET;
 8004f84:	2300      	movs	r3, #0
 8004f86:	71fb      	strb	r3, [r7, #7]
  }
  return readoutstatus;
 8004f88:	79fb      	ldrb	r3, [r7, #7]
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	370c      	adds	r7, #12
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bc80      	pop	{r7}
 8004f92:	4770      	bx	lr
 8004f94:	40022000 	.word	0x40022000

08004f98 <FLASH_GetBank1Status>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP or FLASH_COMPLETE
  */
FLASH_Status FLASH_GetBank1Status(void)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
 8004f9e:	2304      	movs	r3, #4
 8004fa0:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 8004fa2:	4b11      	ldr	r3, [pc, #68]	; (8004fe8 <FLASH_GetBank1Status+0x50>)
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d102      	bne.n	8004fb4 <FLASH_GetBank1Status+0x1c>
  {
    flashstatus = FLASH_BUSY;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	71fb      	strb	r3, [r7, #7]
 8004fb2:	e013      	b.n	8004fdc <FLASH_GetBank1Status+0x44>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 8004fb4:	4b0c      	ldr	r3, [pc, #48]	; (8004fe8 <FLASH_GetBank1Status+0x50>)
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d002      	beq.n	8004fc6 <FLASH_GetBank1Status+0x2e>
    { 
      flashstatus = FLASH_ERROR_PG;
 8004fc0:	2302      	movs	r3, #2
 8004fc2:	71fb      	strb	r3, [r7, #7]
 8004fc4:	e00a      	b.n	8004fdc <FLASH_GetBank1Status+0x44>
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 8004fc6:	4b08      	ldr	r3, [pc, #32]	; (8004fe8 <FLASH_GetBank1Status+0x50>)
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	f003 0310 	and.w	r3, r3, #16
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d002      	beq.n	8004fd8 <FLASH_GetBank1Status+0x40>
      {
        flashstatus = FLASH_ERROR_WRP;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	71fb      	strb	r3, [r7, #7]
 8004fd6:	e001      	b.n	8004fdc <FLASH_GetBank1Status+0x44>
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8004fd8:	2304      	movs	r3, #4
 8004fda:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
 8004fdc:	79fb      	ldrb	r3, [r7, #7]
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	370c      	adds	r7, #12
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bc80      	pop	{r7}
 8004fe6:	4770      	bx	lr
 8004fe8:	40022000 	.word	0x40022000

08004fec <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8004ff4:	2304      	movs	r3, #4
 8004ff6:	73fb      	strb	r3, [r7, #15]
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 8004ff8:	f7ff ffce 	bl	8004f98 <FLASH_GetBank1Status>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	73fb      	strb	r3, [r7, #15]
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8005000:	e006      	b.n	8005010 <FLASH_WaitForLastOperation+0x24>
  {
    status = FLASH_GetBank1Status();
 8005002:	f7ff ffc9 	bl	8004f98 <FLASH_GetBank1Status>
 8005006:	4603      	mov	r3, r0
 8005008:	73fb      	strb	r3, [r7, #15]
    Timeout--;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	3b01      	subs	r3, #1
 800500e:	607b      	str	r3, [r7, #4]
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8005010:	7bfb      	ldrb	r3, [r7, #15]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d102      	bne.n	800501c <FLASH_WaitForLastOperation+0x30>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1f2      	bne.n	8005002 <FLASH_WaitForLastOperation+0x16>
  }
  if(Timeout == 0x00 )
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d101      	bne.n	8005026 <FLASH_WaitForLastOperation+0x3a>
  {
    status = FLASH_TIMEOUT;
 8005022:	2305      	movs	r3, #5
 8005024:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the operation status */
  return status;
 8005026:	7bfb      	ldrb	r3, [r7, #15]
}
 8005028:	4618      	mov	r0, r3
 800502a:	3710      	adds	r7, #16
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8005030:	b480      	push	{r7}
 8005032:	b089      	sub	sp, #36	; 0x24
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 800503a:	2300      	movs	r3, #0
 800503c:	61fb      	str	r3, [r7, #28]
 800503e:	2300      	movs	r3, #0
 8005040:	613b      	str	r3, [r7, #16]
 8005042:	2300      	movs	r3, #0
 8005044:	61bb      	str	r3, [r7, #24]
 8005046:	2300      	movs	r3, #0
 8005048:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 800504a:	2300      	movs	r3, #0
 800504c:	617b      	str	r3, [r7, #20]
 800504e:	2300      	movs	r3, #0
 8005050:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	78db      	ldrb	r3, [r3, #3]
 8005056:	f003 030f 	and.w	r3, r3, #15
 800505a:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	78db      	ldrb	r3, [r3, #3]
 8005060:	f003 0310 	and.w	r3, r3, #16
 8005064:	2b00      	cmp	r3, #0
 8005066:	d005      	beq.n	8005074 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	789b      	ldrb	r3, [r3, #2]
 800506c:	461a      	mov	r2, r3
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	4313      	orrs	r3, r2
 8005072:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	881b      	ldrh	r3, [r3, #0]
 8005078:	b2db      	uxtb	r3, r3
 800507a:	2b00      	cmp	r3, #0
 800507c:	d044      	beq.n	8005108 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005084:	2300      	movs	r3, #0
 8005086:	61bb      	str	r3, [r7, #24]
 8005088:	e038      	b.n	80050fc <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 800508a:	2201      	movs	r2, #1
 800508c:	69bb      	ldr	r3, [r7, #24]
 800508e:	fa02 f303 	lsl.w	r3, r2, r3
 8005092:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	881b      	ldrh	r3, [r3, #0]
 8005098:	461a      	mov	r2, r3
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	4013      	ands	r3, r2
 800509e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80050a0:	693a      	ldr	r2, [r7, #16]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d126      	bne.n	80050f6 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 80050a8:	69bb      	ldr	r3, [r7, #24]
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80050ae:	220f      	movs	r2, #15
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	fa02 f303 	lsl.w	r3, r2, r3
 80050b6:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	43db      	mvns	r3, r3
 80050bc:	697a      	ldr	r2, [r7, #20]
 80050be:	4013      	ands	r3, r2
 80050c0:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80050c2:	69fa      	ldr	r2, [r7, #28]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	78db      	ldrb	r3, [r3, #3]
 80050d4:	2b28      	cmp	r3, #40	; 0x28
 80050d6:	d105      	bne.n	80050e4 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80050d8:	2201      	movs	r2, #1
 80050da:	69bb      	ldr	r3, [r7, #24]
 80050dc:	409a      	lsls	r2, r3
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	615a      	str	r2, [r3, #20]
 80050e2:	e008      	b.n	80050f6 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	78db      	ldrb	r3, [r3, #3]
 80050e8:	2b48      	cmp	r3, #72	; 0x48
 80050ea:	d104      	bne.n	80050f6 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80050ec:	2201      	movs	r2, #1
 80050ee:	69bb      	ldr	r3, [r7, #24]
 80050f0:	409a      	lsls	r2, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	3301      	adds	r3, #1
 80050fa:	61bb      	str	r3, [r7, #24]
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	2b07      	cmp	r3, #7
 8005100:	d9c3      	bls.n	800508a <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	881b      	ldrh	r3, [r3, #0]
 800510c:	2bff      	cmp	r3, #255	; 0xff
 800510e:	d946      	bls.n	800519e <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8005116:	2300      	movs	r3, #0
 8005118:	61bb      	str	r3, [r7, #24]
 800511a:	e03a      	b.n	8005192 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 800511c:	69bb      	ldr	r3, [r7, #24]
 800511e:	3308      	adds	r3, #8
 8005120:	2201      	movs	r2, #1
 8005122:	fa02 f303 	lsl.w	r3, r2, r3
 8005126:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	881b      	ldrh	r3, [r3, #0]
 800512c:	461a      	mov	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	4013      	ands	r3, r2
 8005132:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8005134:	693a      	ldr	r2, [r7, #16]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	429a      	cmp	r2, r3
 800513a:	d127      	bne.n	800518c <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8005142:	220f      	movs	r2, #15
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	fa02 f303 	lsl.w	r3, r2, r3
 800514a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	43db      	mvns	r3, r3
 8005150:	697a      	ldr	r2, [r7, #20]
 8005152:	4013      	ands	r3, r2
 8005154:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8005156:	69fa      	ldr	r2, [r7, #28]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	fa02 f303 	lsl.w	r3, r2, r3
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	4313      	orrs	r3, r2
 8005162:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	78db      	ldrb	r3, [r3, #3]
 8005168:	2b28      	cmp	r3, #40	; 0x28
 800516a:	d105      	bne.n	8005178 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	3308      	adds	r3, #8
 8005170:	2201      	movs	r2, #1
 8005172:	409a      	lsls	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	78db      	ldrb	r3, [r3, #3]
 800517c:	2b48      	cmp	r3, #72	; 0x48
 800517e:	d105      	bne.n	800518c <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	3308      	adds	r3, #8
 8005184:	2201      	movs	r2, #1
 8005186:	409a      	lsls	r2, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800518c:	69bb      	ldr	r3, [r7, #24]
 800518e:	3301      	adds	r3, #1
 8005190:	61bb      	str	r3, [r7, #24]
 8005192:	69bb      	ldr	r3, [r7, #24]
 8005194:	2b07      	cmp	r3, #7
 8005196:	d9c1      	bls.n	800511c <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	697a      	ldr	r2, [r7, #20]
 800519c:	605a      	str	r2, [r3, #4]
  }
}
 800519e:	bf00      	nop
 80051a0:	3724      	adds	r7, #36	; 0x24
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bc80      	pop	{r7}
 80051a6:	4770      	bx	lr

080051a8 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	460b      	mov	r3, r1
 80051b2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80051b4:	887a      	ldrh	r2, [r7, #2]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	611a      	str	r2, [r3, #16]
}
 80051ba:	bf00      	nop
 80051bc:	370c      	adds	r7, #12
 80051be:	46bd      	mov	sp, r7
 80051c0:	bc80      	pop	{r7}
 80051c2:	4770      	bx	lr

080051c4 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
 80051cc:	460b      	mov	r3, r1
 80051ce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80051d0:	887a      	ldrh	r2, [r7, #2]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	615a      	str	r2, [r3, #20]
}
 80051d6:	bf00      	nop
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	bc80      	pop	{r7}
 80051de:	4770      	bx	lr

080051e0 <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b087      	sub	sp, #28
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	460b      	mov	r3, r1
 80051ea:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
 80051ec:	2300      	movs	r3, #0
 80051ee:	613b      	str	r3, [r7, #16]
 80051f0:	2300      	movs	r3, #0
 80051f2:	60fb      	str	r3, [r7, #12]
 80051f4:	2300      	movs	r3, #0
 80051f6:	617b      	str	r3, [r7, #20]
 80051f8:	2300      	movs	r3, #0
 80051fa:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	da03      	bge.n	800520a <GPIO_PinRemapConfig+0x2a>
  {
    tmpreg = AFIO->MAPR2;
 8005202:	4b2e      	ldr	r3, [pc, #184]	; (80052bc <GPIO_PinRemapConfig+0xdc>)
 8005204:	69db      	ldr	r3, [r3, #28]
 8005206:	617b      	str	r3, [r7, #20]
 8005208:	e002      	b.n	8005210 <GPIO_PinRemapConfig+0x30>
  }
  else
  {
    tmpreg = AFIO->MAPR;
 800520a:	4b2c      	ldr	r3, [pc, #176]	; (80052bc <GPIO_PinRemapConfig+0xdc>)
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	617b      	str	r3, [r7, #20]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	0c1b      	lsrs	r3, r3, #16
 8005214:	f003 030f 	and.w	r3, r3, #15
 8005218:	60bb      	str	r3, [r7, #8]
  tmp = GPIO_Remap & LSB_MASK;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	b29b      	uxth	r3, r3
 800521e:	613b      	str	r3, [r7, #16]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005226:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800522a:	d10a      	bne.n	8005242 <GPIO_PinRemapConfig+0x62>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8005232:	617b      	str	r3, [r7, #20]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8005234:	4a21      	ldr	r2, [pc, #132]	; (80052bc <GPIO_PinRemapConfig+0xdc>)
 8005236:	4b21      	ldr	r3, [pc, #132]	; (80052bc <GPIO_PinRemapConfig+0xdc>)
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800523e:	6053      	str	r3, [r2, #4]
 8005240:	e021      	b.n	8005286 <GPIO_PinRemapConfig+0xa6>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d00e      	beq.n	800526a <GPIO_PinRemapConfig+0x8a>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
 800524c:	2203      	movs	r2, #3
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	fa02 f303 	lsl.w	r3, r2, r3
 8005254:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	43db      	mvns	r3, r3
 800525a:	697a      	ldr	r2, [r7, #20]
 800525c:	4013      	ands	r3, r2
 800525e:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8005266:	617b      	str	r3, [r7, #20]
 8005268:	e00d      	b.n	8005286 <GPIO_PinRemapConfig+0xa6>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	0d5b      	lsrs	r3, r3, #21
 800526e:	011b      	lsls	r3, r3, #4
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	fa02 f303 	lsl.w	r3, r2, r3
 8005276:	43db      	mvns	r3, r3
 8005278:	697a      	ldr	r2, [r7, #20]
 800527a:	4013      	ands	r3, r2
 800527c:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8005284:	617b      	str	r3, [r7, #20]
  }

  if (NewState != DISABLE)
 8005286:	78fb      	ldrb	r3, [r7, #3]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d008      	beq.n	800529e <GPIO_PinRemapConfig+0xbe>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	0d5b      	lsrs	r3, r3, #21
 8005290:	011b      	lsls	r3, r3, #4
 8005292:	693a      	ldr	r2, [r7, #16]
 8005294:	fa02 f303 	lsl.w	r3, r2, r3
 8005298:	697a      	ldr	r2, [r7, #20]
 800529a:	4313      	orrs	r3, r2
 800529c:	617b      	str	r3, [r7, #20]
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	da03      	bge.n	80052ac <GPIO_PinRemapConfig+0xcc>
  {
    AFIO->MAPR2 = tmpreg;
 80052a4:	4a05      	ldr	r2, [pc, #20]	; (80052bc <GPIO_PinRemapConfig+0xdc>)
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	61d3      	str	r3, [r2, #28]
  }
  else
  {
    AFIO->MAPR = tmpreg;
  }  
}
 80052aa:	e002      	b.n	80052b2 <GPIO_PinRemapConfig+0xd2>
    AFIO->MAPR = tmpreg;
 80052ac:	4a03      	ldr	r2, [pc, #12]	; (80052bc <GPIO_PinRemapConfig+0xdc>)
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	6053      	str	r3, [r2, #4]
}
 80052b2:	bf00      	nop
 80052b4:	371c      	adds	r7, #28
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bc80      	pop	{r7}
 80052ba:	4770      	bx	lr
 80052bc:	40010000 	.word	0x40010000

080052c0 <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80052c0:	b480      	push	{r7}
 80052c2:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80052c4:	4a13      	ldr	r2, [pc, #76]	; (8005314 <RCC_DeInit+0x54>)
 80052c6:	4b13      	ldr	r3, [pc, #76]	; (8005314 <RCC_DeInit+0x54>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f043 0301 	orr.w	r3, r3, #1
 80052ce:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80052d0:	4910      	ldr	r1, [pc, #64]	; (8005314 <RCC_DeInit+0x54>)
 80052d2:	4b10      	ldr	r3, [pc, #64]	; (8005314 <RCC_DeInit+0x54>)
 80052d4:	685a      	ldr	r2, [r3, #4]
 80052d6:	4b10      	ldr	r3, [pc, #64]	; (8005318 <RCC_DeInit+0x58>)
 80052d8:	4013      	ands	r3, r2
 80052da:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80052dc:	4a0d      	ldr	r2, [pc, #52]	; (8005314 <RCC_DeInit+0x54>)
 80052de:	4b0d      	ldr	r3, [pc, #52]	; (8005314 <RCC_DeInit+0x54>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80052e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052ea:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80052ec:	4a09      	ldr	r2, [pc, #36]	; (8005314 <RCC_DeInit+0x54>)
 80052ee:	4b09      	ldr	r3, [pc, #36]	; (8005314 <RCC_DeInit+0x54>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052f6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80052f8:	4a06      	ldr	r2, [pc, #24]	; (8005314 <RCC_DeInit+0x54>)
 80052fa:	4b06      	ldr	r3, [pc, #24]	; (8005314 <RCC_DeInit+0x54>)
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8005302:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8005304:	4b03      	ldr	r3, [pc, #12]	; (8005314 <RCC_DeInit+0x54>)
 8005306:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800530a:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 800530c:	bf00      	nop
 800530e:	46bd      	mov	sp, r7
 8005310:	bc80      	pop	{r7}
 8005312:	4770      	bx	lr
 8005314:	40021000 	.word	0x40021000
 8005318:	f8ff0000 	.word	0xf8ff0000

0800531c <RCC_HSICmd>:
  * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
  * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	4603      	mov	r3, r0
 8005324:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8005326:	4a04      	ldr	r2, [pc, #16]	; (8005338 <RCC_HSICmd+0x1c>)
 8005328:	79fb      	ldrb	r3, [r7, #7]
 800532a:	6013      	str	r3, [r2, #0]
}
 800532c:	bf00      	nop
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	bc80      	pop	{r7}
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	42420000 	.word	0x42420000

0800533c <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005346:	2300      	movs	r3, #0
 8005348:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 800534a:	4b0a      	ldr	r3, [pc, #40]	; (8005374 <RCC_PLLConfig+0x38>)
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8005356:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	4313      	orrs	r3, r2
 800535e:	68fa      	ldr	r2, [r7, #12]
 8005360:	4313      	orrs	r3, r2
 8005362:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005364:	4a03      	ldr	r2, [pc, #12]	; (8005374 <RCC_PLLConfig+0x38>)
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6053      	str	r3, [r2, #4]
}
 800536a:	bf00      	nop
 800536c:	3714      	adds	r7, #20
 800536e:	46bd      	mov	sp, r7
 8005370:	bc80      	pop	{r7}
 8005372:	4770      	bx	lr
 8005374:	40021000 	.word	0x40021000

08005378 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8005378:	b480      	push	{r7}
 800537a:	b083      	sub	sp, #12
 800537c:	af00      	add	r7, sp, #0
 800537e:	4603      	mov	r3, r0
 8005380:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8005382:	4a04      	ldr	r2, [pc, #16]	; (8005394 <RCC_PLLCmd+0x1c>)
 8005384:	79fb      	ldrb	r3, [r7, #7]
 8005386:	6013      	str	r3, [r2, #0]
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	bc80      	pop	{r7}
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	42420060 	.word	0x42420060

08005398 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8005398:	b480      	push	{r7}
 800539a:	b085      	sub	sp, #20
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80053a0:	2300      	movs	r3, #0
 80053a2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 80053a4:	4b09      	ldr	r3, [pc, #36]	; (80053cc <RCC_SYSCLKConfig+0x34>)
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f023 0303 	bic.w	r3, r3, #3
 80053b0:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80053b2:	68fa      	ldr	r2, [r7, #12]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80053ba:	4a04      	ldr	r2, [pc, #16]	; (80053cc <RCC_SYSCLKConfig+0x34>)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6053      	str	r3, [r2, #4]
}
 80053c0:	bf00      	nop
 80053c2:	3714      	adds	r7, #20
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bc80      	pop	{r7}
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	40021000 	.word	0x40021000

080053d0 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 80053d0:	b480      	push	{r7}
 80053d2:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 80053d4:	4b04      	ldr	r3, [pc, #16]	; (80053e8 <RCC_GetSYSCLKSource+0x18>)
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	f003 030c 	and.w	r3, r3, #12
 80053de:	b2db      	uxtb	r3, r3
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bc80      	pop	{r7}
 80053e6:	4770      	bx	lr
 80053e8:	40021000 	.word	0x40021000

080053ec <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b085      	sub	sp, #20
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80053f4:	2300      	movs	r3, #0
 80053f6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 80053f8:	4b09      	ldr	r3, [pc, #36]	; (8005420 <RCC_HCLKConfig+0x34>)
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005404:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4313      	orrs	r3, r2
 800540c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800540e:	4a04      	ldr	r2, [pc, #16]	; (8005420 <RCC_HCLKConfig+0x34>)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6053      	str	r3, [r2, #4]
}
 8005414:	bf00      	nop
 8005416:	3714      	adds	r7, #20
 8005418:	46bd      	mov	sp, r7
 800541a:	bc80      	pop	{r7}
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop
 8005420:	40021000 	.word	0x40021000

08005424 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8005424:	b480      	push	{r7}
 8005426:	b085      	sub	sp, #20
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800542c:	2300      	movs	r3, #0
 800542e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8005430:	4b09      	ldr	r3, [pc, #36]	; (8005458 <RCC_PCLK1Config+0x34>)
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800543c:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 800543e:	68fa      	ldr	r2, [r7, #12]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4313      	orrs	r3, r2
 8005444:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005446:	4a04      	ldr	r2, [pc, #16]	; (8005458 <RCC_PCLK1Config+0x34>)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6053      	str	r3, [r2, #4]
}
 800544c:	bf00      	nop
 800544e:	3714      	adds	r7, #20
 8005450:	46bd      	mov	sp, r7
 8005452:	bc80      	pop	{r7}
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	40021000 	.word	0x40021000

0800545c <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 800545c:	b480      	push	{r7}
 800545e:	b085      	sub	sp, #20
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005464:	2300      	movs	r3, #0
 8005466:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8005468:	4b09      	ldr	r3, [pc, #36]	; (8005490 <RCC_PCLK2Config+0x34>)
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8005474:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	00db      	lsls	r3, r3, #3
 800547a:	68fa      	ldr	r2, [r7, #12]
 800547c:	4313      	orrs	r3, r2
 800547e:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005480:	4a03      	ldr	r2, [pc, #12]	; (8005490 <RCC_PCLK2Config+0x34>)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6053      	str	r3, [r2, #4]
}
 8005486:	bf00      	nop
 8005488:	3714      	adds	r7, #20
 800548a:	46bd      	mov	sp, r7
 800548c:	bc80      	pop	{r7}
 800548e:	4770      	bx	lr
 8005490:	40021000 	.word	0x40021000

08005494 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8005494:	b480      	push	{r7}
 8005496:	b087      	sub	sp, #28
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 800549c:	2300      	movs	r3, #0
 800549e:	617b      	str	r3, [r7, #20]
 80054a0:	2300      	movs	r3, #0
 80054a2:	613b      	str	r3, [r7, #16]
 80054a4:	2300      	movs	r3, #0
 80054a6:	60fb      	str	r3, [r7, #12]
 80054a8:	2300      	movs	r3, #0
 80054aa:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80054ac:	4b4c      	ldr	r3, [pc, #304]	; (80055e0 <RCC_GetClocksFreq+0x14c>)
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	f003 030c 	and.w	r3, r3, #12
 80054b4:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	2b04      	cmp	r3, #4
 80054ba:	d007      	beq.n	80054cc <RCC_GetClocksFreq+0x38>
 80054bc:	2b08      	cmp	r3, #8
 80054be:	d009      	beq.n	80054d4 <RCC_GetClocksFreq+0x40>
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d133      	bne.n	800552c <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a47      	ldr	r2, [pc, #284]	; (80055e4 <RCC_GetClocksFreq+0x150>)
 80054c8:	601a      	str	r2, [r3, #0]
      break;
 80054ca:	e033      	b.n	8005534 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a45      	ldr	r2, [pc, #276]	; (80055e4 <RCC_GetClocksFreq+0x150>)
 80054d0:	601a      	str	r2, [r3, #0]
      break;
 80054d2:	e02f      	b.n	8005534 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80054d4:	4b42      	ldr	r3, [pc, #264]	; (80055e0 <RCC_GetClocksFreq+0x14c>)
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80054dc:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80054de:	4b40      	ldr	r3, [pc, #256]	; (80055e0 <RCC_GetClocksFreq+0x14c>)
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054e6:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	0c9b      	lsrs	r3, r3, #18
 80054ec:	3302      	adds	r3, #2
 80054ee:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d106      	bne.n	8005504 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	4a3b      	ldr	r2, [pc, #236]	; (80055e8 <RCC_GetClocksFreq+0x154>)
 80054fa:	fb02 f203 	mul.w	r2, r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8005502:	e017      	b.n	8005534 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8005504:	4b36      	ldr	r3, [pc, #216]	; (80055e0 <RCC_GetClocksFreq+0x14c>)
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d006      	beq.n	800551e <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	4a35      	ldr	r2, [pc, #212]	; (80055e8 <RCC_GetClocksFreq+0x154>)
 8005514:	fb02 f203 	mul.w	r2, r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	601a      	str	r2, [r3, #0]
      break;
 800551c:	e00a      	b.n	8005534 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	4a30      	ldr	r2, [pc, #192]	; (80055e4 <RCC_GetClocksFreq+0x150>)
 8005522:	fb02 f203 	mul.w	r2, r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	601a      	str	r2, [r3, #0]
      break;
 800552a:	e003      	b.n	8005534 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a2d      	ldr	r2, [pc, #180]	; (80055e4 <RCC_GetClocksFreq+0x150>)
 8005530:	601a      	str	r2, [r3, #0]
      break;
 8005532:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8005534:	4b2a      	ldr	r3, [pc, #168]	; (80055e0 <RCC_GetClocksFreq+0x14c>)
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800553c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	091b      	lsrs	r3, r3, #4
 8005542:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8005544:	4a29      	ldr	r2, [pc, #164]	; (80055ec <RCC_GetClocksFreq+0x158>)
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	4413      	add	r3, r2
 800554a:	781b      	ldrb	r3, [r3, #0]
 800554c:	b2db      	uxtb	r3, r3
 800554e:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	40da      	lsrs	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800555c:	4b20      	ldr	r3, [pc, #128]	; (80055e0 <RCC_GetClocksFreq+0x14c>)
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005564:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	0a1b      	lsrs	r3, r3, #8
 800556a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800556c:	4a1f      	ldr	r2, [pc, #124]	; (80055ec <RCC_GetClocksFreq+0x158>)
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	4413      	add	r3, r2
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	b2db      	uxtb	r3, r3
 8005576:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	40da      	lsrs	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8005584:	4b16      	ldr	r3, [pc, #88]	; (80055e0 <RCC_GetClocksFreq+0x14c>)
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800558c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	0adb      	lsrs	r3, r3, #11
 8005592:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8005594:	4a15      	ldr	r2, [pc, #84]	; (80055ec <RCC_GetClocksFreq+0x158>)
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	4413      	add	r3, r2
 800559a:	781b      	ldrb	r3, [r3, #0]
 800559c:	b2db      	uxtb	r3, r3
 800559e:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	685a      	ldr	r2, [r3, #4]
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	40da      	lsrs	r2, r3
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80055ac:	4b0c      	ldr	r3, [pc, #48]	; (80055e0 <RCC_GetClocksFreq+0x14c>)
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80055b4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	0b9b      	lsrs	r3, r3, #14
 80055ba:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 80055bc:	4a0c      	ldr	r2, [pc, #48]	; (80055f0 <RCC_GetClocksFreq+0x15c>)
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	4413      	add	r3, r2
 80055c2:	781b      	ldrb	r3, [r3, #0]
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	68da      	ldr	r2, [r3, #12]
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	611a      	str	r2, [r3, #16]
}
 80055d6:	bf00      	nop
 80055d8:	371c      	adds	r7, #28
 80055da:	46bd      	mov	sp, r7
 80055dc:	bc80      	pop	{r7}
 80055de:	4770      	bx	lr
 80055e0:	40021000 	.word	0x40021000
 80055e4:	007a1200 	.word	0x007a1200
 80055e8:	003d0900 	.word	0x003d0900
 80055ec:	20000064 	.word	0x20000064
 80055f0:	20000074 	.word	0x20000074

080055f4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	460b      	mov	r3, r1
 80055fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005600:	78fb      	ldrb	r3, [r7, #3]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d006      	beq.n	8005614 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8005606:	4909      	ldr	r1, [pc, #36]	; (800562c <RCC_APB2PeriphClockCmd+0x38>)
 8005608:	4b08      	ldr	r3, [pc, #32]	; (800562c <RCC_APB2PeriphClockCmd+0x38>)
 800560a:	699a      	ldr	r2, [r3, #24]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	4313      	orrs	r3, r2
 8005610:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8005612:	e006      	b.n	8005622 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8005614:	4905      	ldr	r1, [pc, #20]	; (800562c <RCC_APB2PeriphClockCmd+0x38>)
 8005616:	4b05      	ldr	r3, [pc, #20]	; (800562c <RCC_APB2PeriphClockCmd+0x38>)
 8005618:	699a      	ldr	r2, [r3, #24]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	43db      	mvns	r3, r3
 800561e:	4013      	ands	r3, r2
 8005620:	618b      	str	r3, [r1, #24]
}
 8005622:	bf00      	nop
 8005624:	370c      	adds	r7, #12
 8005626:	46bd      	mov	sp, r7
 8005628:	bc80      	pop	{r7}
 800562a:	4770      	bx	lr
 800562c:	40021000 	.word	0x40021000

08005630 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	460b      	mov	r3, r1
 800563a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800563c:	78fb      	ldrb	r3, [r7, #3]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d006      	beq.n	8005650 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8005642:	4909      	ldr	r1, [pc, #36]	; (8005668 <RCC_APB1PeriphClockCmd+0x38>)
 8005644:	4b08      	ldr	r3, [pc, #32]	; (8005668 <RCC_APB1PeriphClockCmd+0x38>)
 8005646:	69da      	ldr	r2, [r3, #28]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4313      	orrs	r3, r2
 800564c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800564e:	e006      	b.n	800565e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8005650:	4905      	ldr	r1, [pc, #20]	; (8005668 <RCC_APB1PeriphClockCmd+0x38>)
 8005652:	4b05      	ldr	r3, [pc, #20]	; (8005668 <RCC_APB1PeriphClockCmd+0x38>)
 8005654:	69da      	ldr	r2, [r3, #28]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	43db      	mvns	r3, r3
 800565a:	4013      	ands	r3, r2
 800565c:	61cb      	str	r3, [r1, #28]
}
 800565e:	bf00      	nop
 8005660:	370c      	adds	r7, #12
 8005662:	46bd      	mov	sp, r7
 8005664:	bc80      	pop	{r7}
 8005666:	4770      	bx	lr
 8005668:	40021000 	.word	0x40021000

0800566c <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	460b      	mov	r3, r1
 8005676:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005678:	78fb      	ldrb	r3, [r7, #3]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d006      	beq.n	800568c <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800567e:	4909      	ldr	r1, [pc, #36]	; (80056a4 <RCC_APB2PeriphResetCmd+0x38>)
 8005680:	4b08      	ldr	r3, [pc, #32]	; (80056a4 <RCC_APB2PeriphResetCmd+0x38>)
 8005682:	68da      	ldr	r2, [r3, #12]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4313      	orrs	r3, r2
 8005688:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 800568a:	e006      	b.n	800569a <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800568c:	4905      	ldr	r1, [pc, #20]	; (80056a4 <RCC_APB2PeriphResetCmd+0x38>)
 800568e:	4b05      	ldr	r3, [pc, #20]	; (80056a4 <RCC_APB2PeriphResetCmd+0x38>)
 8005690:	68da      	ldr	r2, [r3, #12]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	43db      	mvns	r3, r3
 8005696:	4013      	ands	r3, r2
 8005698:	60cb      	str	r3, [r1, #12]
}
 800569a:	bf00      	nop
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	bc80      	pop	{r7}
 80056a2:	4770      	bx	lr
 80056a4:	40021000 	.word	0x40021000

080056a8 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	460b      	mov	r3, r1
 80056b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80056b4:	78fb      	ldrb	r3, [r7, #3]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d006      	beq.n	80056c8 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80056ba:	4909      	ldr	r1, [pc, #36]	; (80056e0 <RCC_APB1PeriphResetCmd+0x38>)
 80056bc:	4b08      	ldr	r3, [pc, #32]	; (80056e0 <RCC_APB1PeriphResetCmd+0x38>)
 80056be:	691a      	ldr	r2, [r3, #16]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4313      	orrs	r3, r2
 80056c4:	610b      	str	r3, [r1, #16]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 80056c6:	e006      	b.n	80056d6 <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80056c8:	4905      	ldr	r1, [pc, #20]	; (80056e0 <RCC_APB1PeriphResetCmd+0x38>)
 80056ca:	4b05      	ldr	r3, [pc, #20]	; (80056e0 <RCC_APB1PeriphResetCmd+0x38>)
 80056cc:	691a      	ldr	r2, [r3, #16]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	43db      	mvns	r3, r3
 80056d2:	4013      	ands	r3, r2
 80056d4:	610b      	str	r3, [r1, #16]
}
 80056d6:	bf00      	nop
 80056d8:	370c      	adds	r7, #12
 80056da:	46bd      	mov	sp, r7
 80056dc:	bc80      	pop	{r7}
 80056de:	4770      	bx	lr
 80056e0:	40021000 	.word	0x40021000

080056e4 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b087      	sub	sp, #28
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	4603      	mov	r3, r0
 80056ec:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80056ee:	2300      	movs	r3, #0
 80056f0:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80056f2:	2300      	movs	r3, #0
 80056f4:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80056f6:	2300      	movs	r3, #0
 80056f8:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80056fa:	79fb      	ldrb	r3, [r7, #7]
 80056fc:	095b      	lsrs	r3, r3, #5
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2b01      	cmp	r3, #1
 8005706:	d103      	bne.n	8005710 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8005708:	4b12      	ldr	r3, [pc, #72]	; (8005754 <RCC_GetFlagStatus+0x70>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	617b      	str	r3, [r7, #20]
 800570e:	e009      	b.n	8005724 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2b02      	cmp	r3, #2
 8005714:	d103      	bne.n	800571e <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8005716:	4b0f      	ldr	r3, [pc, #60]	; (8005754 <RCC_GetFlagStatus+0x70>)
 8005718:	6a1b      	ldr	r3, [r3, #32]
 800571a:	617b      	str	r3, [r7, #20]
 800571c:	e002      	b.n	8005724 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800571e:	4b0d      	ldr	r3, [pc, #52]	; (8005754 <RCC_GetFlagStatus+0x70>)
 8005720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005722:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 8005724:	79fb      	ldrb	r3, [r7, #7]
 8005726:	f003 031f 	and.w	r3, r3, #31
 800572a:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800572c:	697a      	ldr	r2, [r7, #20]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	fa22 f303 	lsr.w	r3, r2, r3
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	2b00      	cmp	r3, #0
 800573a:	d002      	beq.n	8005742 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 800573c:	2301      	movs	r3, #1
 800573e:	74fb      	strb	r3, [r7, #19]
 8005740:	e001      	b.n	8005746 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8005742:	2300      	movs	r3, #0
 8005744:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 8005746:	7cfb      	ldrb	r3, [r7, #19]
}
 8005748:	4618      	mov	r0, r3
 800574a:	371c      	adds	r7, #28
 800574c:	46bd      	mov	sp, r7
 800574e:	bc80      	pop	{r7}
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	40021000 	.word	0x40021000

08005758 <TIM_DeInit>:
  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b082      	sub	sp, #8
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a78      	ldr	r2, [pc, #480]	; (8005944 <TIM_DeInit+0x1ec>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d10a      	bne.n	800577e <TIM_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005768:	2101      	movs	r1, #1
 800576a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800576e:	f7ff ff7d 	bl	800566c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8005772:	2100      	movs	r1, #0
 8005774:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005778:	f7ff ff78 	bl	800566c <RCC_APB2PeriphResetCmd>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
    }  
  }
}
 800577c:	e0de      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM2)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005784:	d108      	bne.n	8005798 <TIM_DeInit+0x40>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8005786:	2101      	movs	r1, #1
 8005788:	2001      	movs	r0, #1
 800578a:	f7ff ff8d 	bl	80056a8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 800578e:	2100      	movs	r1, #0
 8005790:	2001      	movs	r0, #1
 8005792:	f7ff ff89 	bl	80056a8 <RCC_APB1PeriphResetCmd>
}
 8005796:	e0d1      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM3)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	4a6b      	ldr	r2, [pc, #428]	; (8005948 <TIM_DeInit+0x1f0>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d108      	bne.n	80057b2 <TIM_DeInit+0x5a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 80057a0:	2101      	movs	r1, #1
 80057a2:	2002      	movs	r0, #2
 80057a4:	f7ff ff80 	bl	80056a8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 80057a8:	2100      	movs	r1, #0
 80057aa:	2002      	movs	r0, #2
 80057ac:	f7ff ff7c 	bl	80056a8 <RCC_APB1PeriphResetCmd>
}
 80057b0:	e0c4      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM4)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4a65      	ldr	r2, [pc, #404]	; (800594c <TIM_DeInit+0x1f4>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d108      	bne.n	80057cc <TIM_DeInit+0x74>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 80057ba:	2101      	movs	r1, #1
 80057bc:	2004      	movs	r0, #4
 80057be:	f7ff ff73 	bl	80056a8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 80057c2:	2100      	movs	r1, #0
 80057c4:	2004      	movs	r0, #4
 80057c6:	f7ff ff6f 	bl	80056a8 <RCC_APB1PeriphResetCmd>
}
 80057ca:	e0b7      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM5)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a60      	ldr	r2, [pc, #384]	; (8005950 <TIM_DeInit+0x1f8>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d108      	bne.n	80057e6 <TIM_DeInit+0x8e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 80057d4:	2101      	movs	r1, #1
 80057d6:	2008      	movs	r0, #8
 80057d8:	f7ff ff66 	bl	80056a8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 80057dc:	2100      	movs	r1, #0
 80057de:	2008      	movs	r0, #8
 80057e0:	f7ff ff62 	bl	80056a8 <RCC_APB1PeriphResetCmd>
}
 80057e4:	e0aa      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM6)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a5a      	ldr	r2, [pc, #360]	; (8005954 <TIM_DeInit+0x1fc>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d108      	bne.n	8005800 <TIM_DeInit+0xa8>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 80057ee:	2101      	movs	r1, #1
 80057f0:	2010      	movs	r0, #16
 80057f2:	f7ff ff59 	bl	80056a8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 80057f6:	2100      	movs	r1, #0
 80057f8:	2010      	movs	r0, #16
 80057fa:	f7ff ff55 	bl	80056a8 <RCC_APB1PeriphResetCmd>
}
 80057fe:	e09d      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM7)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a55      	ldr	r2, [pc, #340]	; (8005958 <TIM_DeInit+0x200>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d108      	bne.n	800581a <TIM_DeInit+0xc2>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8005808:	2101      	movs	r1, #1
 800580a:	2020      	movs	r0, #32
 800580c:	f7ff ff4c 	bl	80056a8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8005810:	2100      	movs	r1, #0
 8005812:	2020      	movs	r0, #32
 8005814:	f7ff ff48 	bl	80056a8 <RCC_APB1PeriphResetCmd>
}
 8005818:	e090      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM8)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a4f      	ldr	r2, [pc, #316]	; (800595c <TIM_DeInit+0x204>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d10a      	bne.n	8005838 <TIM_DeInit+0xe0>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8005822:	2101      	movs	r1, #1
 8005824:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005828:	f7ff ff20 	bl	800566c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 800582c:	2100      	movs	r1, #0
 800582e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005832:	f7ff ff1b 	bl	800566c <RCC_APB2PeriphResetCmd>
}
 8005836:	e081      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM9)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a49      	ldr	r2, [pc, #292]	; (8005960 <TIM_DeInit+0x208>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d10a      	bne.n	8005856 <TIM_DeInit+0xfe>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8005840:	2101      	movs	r1, #1
 8005842:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005846:	f7ff ff11 	bl	800566c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 800584a:	2100      	movs	r1, #0
 800584c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005850:	f7ff ff0c 	bl	800566c <RCC_APB2PeriphResetCmd>
}
 8005854:	e072      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM10)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a42      	ldr	r2, [pc, #264]	; (8005964 <TIM_DeInit+0x20c>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d10a      	bne.n	8005874 <TIM_DeInit+0x11c>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 800585e:	2101      	movs	r1, #1
 8005860:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005864:	f7ff ff02 	bl	800566c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8005868:	2100      	movs	r1, #0
 800586a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800586e:	f7ff fefd 	bl	800566c <RCC_APB2PeriphResetCmd>
}
 8005872:	e063      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM11) 
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	4a3c      	ldr	r2, [pc, #240]	; (8005968 <TIM_DeInit+0x210>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d10a      	bne.n	8005892 <TIM_DeInit+0x13a>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 800587c:	2101      	movs	r1, #1
 800587e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005882:	f7ff fef3 	bl	800566c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8005886:	2100      	movs	r1, #0
 8005888:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800588c:	f7ff feee 	bl	800566c <RCC_APB2PeriphResetCmd>
}
 8005890:	e054      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM12)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a35      	ldr	r2, [pc, #212]	; (800596c <TIM_DeInit+0x214>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d108      	bne.n	80058ac <TIM_DeInit+0x154>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 800589a:	2101      	movs	r1, #1
 800589c:	2040      	movs	r0, #64	; 0x40
 800589e:	f7ff ff03 	bl	80056a8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80058a2:	2100      	movs	r1, #0
 80058a4:	2040      	movs	r0, #64	; 0x40
 80058a6:	f7ff feff 	bl	80056a8 <RCC_APB1PeriphResetCmd>
}
 80058aa:	e047      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM13) 
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	4a30      	ldr	r2, [pc, #192]	; (8005970 <TIM_DeInit+0x218>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d108      	bne.n	80058c6 <TIM_DeInit+0x16e>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 80058b4:	2101      	movs	r1, #1
 80058b6:	2080      	movs	r0, #128	; 0x80
 80058b8:	f7ff fef6 	bl	80056a8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 80058bc:	2100      	movs	r1, #0
 80058be:	2080      	movs	r0, #128	; 0x80
 80058c0:	f7ff fef2 	bl	80056a8 <RCC_APB1PeriphResetCmd>
}
 80058c4:	e03a      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM14) 
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a2a      	ldr	r2, [pc, #168]	; (8005974 <TIM_DeInit+0x21c>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d10a      	bne.n	80058e4 <TIM_DeInit+0x18c>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 80058ce:	2101      	movs	r1, #1
 80058d0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80058d4:	f7ff fee8 	bl	80056a8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 80058d8:	2100      	movs	r1, #0
 80058da:	f44f 7080 	mov.w	r0, #256	; 0x100
 80058de:	f7ff fee3 	bl	80056a8 <RCC_APB1PeriphResetCmd>
}
 80058e2:	e02b      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM15)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a24      	ldr	r2, [pc, #144]	; (8005978 <TIM_DeInit+0x220>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d10a      	bne.n	8005902 <TIM_DeInit+0x1aa>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 80058ec:	2101      	movs	r1, #1
 80058ee:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80058f2:	f7ff febb 	bl	800566c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 80058f6:	2100      	movs	r1, #0
 80058f8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80058fc:	f7ff feb6 	bl	800566c <RCC_APB2PeriphResetCmd>
}
 8005900:	e01c      	b.n	800593c <TIM_DeInit+0x1e4>
  else if (TIMx == TIM16)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a1d      	ldr	r2, [pc, #116]	; (800597c <TIM_DeInit+0x224>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d10a      	bne.n	8005920 <TIM_DeInit+0x1c8>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 800590a:	2101      	movs	r1, #1
 800590c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005910:	f7ff feac 	bl	800566c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 8005914:	2100      	movs	r1, #0
 8005916:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800591a:	f7ff fea7 	bl	800566c <RCC_APB2PeriphResetCmd>
}
 800591e:	e00d      	b.n	800593c <TIM_DeInit+0x1e4>
    if (TIMx == TIM17)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a17      	ldr	r2, [pc, #92]	; (8005980 <TIM_DeInit+0x228>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d109      	bne.n	800593c <TIM_DeInit+0x1e4>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 8005928:	2101      	movs	r1, #1
 800592a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800592e:	f7ff fe9d 	bl	800566c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 8005932:	2100      	movs	r1, #0
 8005934:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005938:	f7ff fe98 	bl	800566c <RCC_APB2PeriphResetCmd>
}
 800593c:	bf00      	nop
 800593e:	3708      	adds	r7, #8
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}
 8005944:	40012c00 	.word	0x40012c00
 8005948:	40000400 	.word	0x40000400
 800594c:	40000800 	.word	0x40000800
 8005950:	40000c00 	.word	0x40000c00
 8005954:	40001000 	.word	0x40001000
 8005958:	40001400 	.word	0x40001400
 800595c:	40013400 	.word	0x40013400
 8005960:	40014c00 	.word	0x40014c00
 8005964:	40015000 	.word	0x40015000
 8005968:	40015400 	.word	0x40015400
 800596c:	40001800 	.word	0x40001800
 8005970:	40001c00 	.word	0x40001c00
 8005974:	40002000 	.word	0x40002000
 8005978:	40014000 	.word	0x40014000
 800597c:	40014400 	.word	0x40014400
 8005980:	40014800 	.word	0x40014800

08005984 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8005984:	b480      	push	{r7}
 8005986:	b085      	sub	sp, #20
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800598e:	2300      	movs	r3, #0
 8005990:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	881b      	ldrh	r3, [r3, #0]
 8005996:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	4a2e      	ldr	r2, [pc, #184]	; (8005a54 <TIM_TimeBaseInit+0xd0>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d013      	beq.n	80059c8 <TIM_TimeBaseInit+0x44>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4a2d      	ldr	r2, [pc, #180]	; (8005a58 <TIM_TimeBaseInit+0xd4>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d00f      	beq.n	80059c8 <TIM_TimeBaseInit+0x44>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059ae:	d00b      	beq.n	80059c8 <TIM_TimeBaseInit+0x44>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a2a      	ldr	r2, [pc, #168]	; (8005a5c <TIM_TimeBaseInit+0xd8>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d007      	beq.n	80059c8 <TIM_TimeBaseInit+0x44>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a29      	ldr	r2, [pc, #164]	; (8005a60 <TIM_TimeBaseInit+0xdc>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d003      	beq.n	80059c8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a28      	ldr	r2, [pc, #160]	; (8005a64 <TIM_TimeBaseInit+0xe0>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d108      	bne.n	80059da <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80059c8:	89fb      	ldrh	r3, [r7, #14]
 80059ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059ce:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	885a      	ldrh	r2, [r3, #2]
 80059d4:	89fb      	ldrh	r3, [r7, #14]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a22      	ldr	r2, [pc, #136]	; (8005a68 <TIM_TimeBaseInit+0xe4>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d00c      	beq.n	80059fc <TIM_TimeBaseInit+0x78>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a21      	ldr	r2, [pc, #132]	; (8005a6c <TIM_TimeBaseInit+0xe8>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d008      	beq.n	80059fc <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80059ea:	89fb      	ldrh	r3, [r7, #14]
 80059ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059f0:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	88da      	ldrh	r2, [r3, #6]
 80059f6:	89fb      	ldrh	r3, [r7, #14]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	89fa      	ldrh	r2, [r7, #14]
 8005a00:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	889a      	ldrh	r2, [r3, #4]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	881a      	ldrh	r2, [r3, #0]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a0f      	ldr	r2, [pc, #60]	; (8005a54 <TIM_TimeBaseInit+0xd0>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d00f      	beq.n	8005a3a <TIM_TimeBaseInit+0xb6>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a0e      	ldr	r2, [pc, #56]	; (8005a58 <TIM_TimeBaseInit+0xd4>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d00b      	beq.n	8005a3a <TIM_TimeBaseInit+0xb6>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a12      	ldr	r2, [pc, #72]	; (8005a70 <TIM_TimeBaseInit+0xec>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d007      	beq.n	8005a3a <TIM_TimeBaseInit+0xb6>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a11      	ldr	r2, [pc, #68]	; (8005a74 <TIM_TimeBaseInit+0xf0>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d003      	beq.n	8005a3a <TIM_TimeBaseInit+0xb6>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a10      	ldr	r2, [pc, #64]	; (8005a78 <TIM_TimeBaseInit+0xf4>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d104      	bne.n	8005a44 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	7a1b      	ldrb	r3, [r3, #8]
 8005a3e:	b29a      	uxth	r2, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	829a      	strh	r2, [r3, #20]
}
 8005a4a:	bf00      	nop
 8005a4c:	3714      	adds	r7, #20
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bc80      	pop	{r7}
 8005a52:	4770      	bx	lr
 8005a54:	40012c00 	.word	0x40012c00
 8005a58:	40013400 	.word	0x40013400
 8005a5c:	40000400 	.word	0x40000400
 8005a60:	40000800 	.word	0x40000800
 8005a64:	40000c00 	.word	0x40000c00
 8005a68:	40001000 	.word	0x40001000
 8005a6c:	40001400 	.word	0x40001400
 8005a70:	40014000 	.word	0x40014000
 8005a74:	40014400 	.word	0x40014400
 8005a78:	40014800 	.word	0x40014800

08005a7c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
 8005a84:	460b      	mov	r3, r1
 8005a86:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005a88:	78fb      	ldrb	r3, [r7, #3]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d008      	beq.n	8005aa0 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	881b      	ldrh	r3, [r3, #0]
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	f043 0301 	orr.w	r3, r3, #1
 8005a98:	b29a      	uxth	r2, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8005a9e:	e007      	b.n	8005ab0 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	881b      	ldrh	r3, [r3, #0]
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	f023 0301 	bic.w	r3, r3, #1
 8005aaa:	b29a      	uxth	r2, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	801a      	strh	r2, [r3, #0]
}
 8005ab0:	bf00      	nop
 8005ab2:	370c      	adds	r7, #12
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bc80      	pop	{r7}
 8005ab8:	4770      	bx	lr

08005aba <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8005aba:	b480      	push	{r7}
 8005abc:	b083      	sub	sp, #12
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	807b      	strh	r3, [r7, #2]
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005aca:	787b      	ldrb	r3, [r7, #1]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d008      	beq.n	8005ae2 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	899b      	ldrh	r3, [r3, #12]
 8005ad4:	b29a      	uxth	r2, r3
 8005ad6:	887b      	ldrh	r3, [r7, #2]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	b29a      	uxth	r2, r3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8005ae0:	e009      	b.n	8005af6 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	899b      	ldrh	r3, [r3, #12]
 8005ae6:	b29a      	uxth	r2, r3
 8005ae8:	887b      	ldrh	r3, [r7, #2]
 8005aea:	43db      	mvns	r3, r3
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	4013      	ands	r3, r2
 8005af0:	b29a      	uxth	r2, r3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	819a      	strh	r2, [r3, #12]
}
 8005af6:	bf00      	nop
 8005af8:	370c      	adds	r7, #12
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bc80      	pop	{r7}
 8005afe:	4770      	bx	lr

08005b00 <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b085      	sub	sp, #20
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	460b      	mov	r3, r1
 8005b0a:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8005b10:	2300      	movs	r3, #0
 8005b12:	81bb      	strh	r3, [r7, #12]
 8005b14:	2300      	movs	r3, #0
 8005b16:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	8a1b      	ldrh	r3, [r3, #16]
 8005b1c:	b29a      	uxth	r2, r3
 8005b1e:	887b      	ldrh	r3, [r7, #2]
 8005b20:	4013      	ands	r3, r2
 8005b22:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	899b      	ldrh	r3, [r3, #12]
 8005b28:	b29a      	uxth	r2, r3
 8005b2a:	887b      	ldrh	r3, [r7, #2]
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8005b30:	89bb      	ldrh	r3, [r7, #12]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d005      	beq.n	8005b42 <TIM_GetITStatus+0x42>
 8005b36:	897b      	ldrh	r3, [r7, #10]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d002      	beq.n	8005b42 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	73fb      	strb	r3, [r7, #15]
 8005b40:	e001      	b.n	8005b46 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8005b42:	2300      	movs	r3, #0
 8005b44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3714      	adds	r7, #20
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bc80      	pop	{r7}
 8005b50:	4770      	bx	lr

08005b52 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8005b52:	b480      	push	{r7}
 8005b54:	b083      	sub	sp, #12
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	6078      	str	r0, [r7, #4]
 8005b5a:	460b      	mov	r3, r1
 8005b5c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8005b5e:	887b      	ldrh	r3, [r7, #2]
 8005b60:	43db      	mvns	r3, r3
 8005b62:	b29a      	uxth	r2, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	821a      	strh	r2, [r3, #16]
}
 8005b68:	bf00      	nop
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bc80      	pop	{r7}
 8005b70:	4770      	bx	lr
	...

08005b74 <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a26      	ldr	r2, [pc, #152]	; (8005c18 <USART_DeInit+0xa4>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d10a      	bne.n	8005b9a <USART_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8005b84:	2101      	movs	r1, #1
 8005b86:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005b8a:	f7ff fd6f 	bl	800566c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8005b8e:	2100      	movs	r1, #0
 8005b90:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005b94:	f7ff fd6a 	bl	800566c <RCC_APB2PeriphResetCmd>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    }
  }
}
 8005b98:	e03a      	b.n	8005c10 <USART_DeInit+0x9c>
  else if (USARTx == USART2)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a1f      	ldr	r2, [pc, #124]	; (8005c1c <USART_DeInit+0xa8>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d10a      	bne.n	8005bb8 <USART_DeInit+0x44>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8005ba2:	2101      	movs	r1, #1
 8005ba4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005ba8:	f7ff fd7e 	bl	80056a8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8005bac:	2100      	movs	r1, #0
 8005bae:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005bb2:	f7ff fd79 	bl	80056a8 <RCC_APB1PeriphResetCmd>
}
 8005bb6:	e02b      	b.n	8005c10 <USART_DeInit+0x9c>
  else if (USARTx == USART3)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a19      	ldr	r2, [pc, #100]	; (8005c20 <USART_DeInit+0xac>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d10a      	bne.n	8005bd6 <USART_DeInit+0x62>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8005bc0:	2101      	movs	r1, #1
 8005bc2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005bc6:	f7ff fd6f 	bl	80056a8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8005bca:	2100      	movs	r1, #0
 8005bcc:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005bd0:	f7ff fd6a 	bl	80056a8 <RCC_APB1PeriphResetCmd>
}
 8005bd4:	e01c      	b.n	8005c10 <USART_DeInit+0x9c>
  else if (USARTx == UART4)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a12      	ldr	r2, [pc, #72]	; (8005c24 <USART_DeInit+0xb0>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d10a      	bne.n	8005bf4 <USART_DeInit+0x80>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8005bde:	2101      	movs	r1, #1
 8005be0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005be4:	f7ff fd60 	bl	80056a8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8005be8:	2100      	movs	r1, #0
 8005bea:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005bee:	f7ff fd5b 	bl	80056a8 <RCC_APB1PeriphResetCmd>
}
 8005bf2:	e00d      	b.n	8005c10 <USART_DeInit+0x9c>
    if (USARTx == UART5)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a0c      	ldr	r2, [pc, #48]	; (8005c28 <USART_DeInit+0xb4>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d109      	bne.n	8005c10 <USART_DeInit+0x9c>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8005bfc:	2101      	movs	r1, #1
 8005bfe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005c02:	f7ff fd51 	bl	80056a8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8005c06:	2100      	movs	r1, #0
 8005c08:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005c0c:	f7ff fd4c 	bl	80056a8 <RCC_APB1PeriphResetCmd>
}
 8005c10:	bf00      	nop
 8005c12:	3708      	adds	r7, #8
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}
 8005c18:	40013800 	.word	0x40013800
 8005c1c:	40004400 	.word	0x40004400
 8005c20:	40004800 	.word	0x40004800
 8005c24:	40004c00 	.word	0x40004c00
 8005c28:	40005000 	.word	0x40005000

08005c2c <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b08c      	sub	sp, #48	; 0x30
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8005c36:	2300      	movs	r3, #0
 8005c38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8005c42:	2300      	movs	r3, #0
 8005c44:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8005c46:	2300      	movs	r3, #0
 8005c48:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	8a1b      	ldrh	r3, [r3, #16]
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8005c56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c58:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	88db      	ldrh	r3, [r3, #6]
 8005c64:	461a      	mov	r2, r3
 8005c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8005c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c6e:	b29a      	uxth	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	899b      	ldrh	r3, [r3, #12]
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8005c7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c7e:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8005c82:	4013      	ands	r3, r2
 8005c84:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	889a      	ldrh	r2, [r3, #4]
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	891b      	ldrh	r3, [r3, #8]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005c96:	4313      	orrs	r3, r2
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8005ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ca4:	b29a      	uxth	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	8a9b      	ldrh	r3, [r3, #20]
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8005cb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cb4:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8005cb8:	4013      	ands	r3, r2
 8005cba:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	899b      	ldrh	r3, [r3, #12]
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8005cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cca:	b29a      	uxth	r2, r3
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8005cd0:	f107 0308 	add.w	r3, r7, #8
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f7ff fbdd 	bl	8005494 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	4a2e      	ldr	r2, [pc, #184]	; (8005d98 <USART_Init+0x16c>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d102      	bne.n	8005ce8 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ce6:	e001      	b.n	8005cec <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	899b      	ldrh	r3, [r3, #12]
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	b21b      	sxth	r3, r3
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	da0c      	bge.n	8005d12 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8005cf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005cfa:	4613      	mov	r3, r2
 8005cfc:	009b      	lsls	r3, r3, #2
 8005cfe:	4413      	add	r3, r2
 8005d00:	009a      	lsls	r2, r3, #2
 8005d02:	441a      	add	r2, r3
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	005b      	lsls	r3, r3, #1
 8005d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d0e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d10:	e00b      	b.n	8005d2a <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8005d12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d14:	4613      	mov	r3, r2
 8005d16:	009b      	lsls	r3, r3, #2
 8005d18:	4413      	add	r3, r2
 8005d1a:	009a      	lsls	r2, r3, #2
 8005d1c:	441a      	add	r2, r3
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d28:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8005d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d2c:	4a1b      	ldr	r2, [pc, #108]	; (8005d9c <USART_Init+0x170>)
 8005d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d32:	095b      	lsrs	r3, r3, #5
 8005d34:	011b      	lsls	r3, r3, #4
 8005d36:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8005d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d3a:	091b      	lsrs	r3, r3, #4
 8005d3c:	2264      	movs	r2, #100	; 0x64
 8005d3e:	fb02 f303 	mul.w	r3, r2, r3
 8005d42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	899b      	ldrh	r3, [r3, #12]
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	b21b      	sxth	r3, r3
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	da0c      	bge.n	8005d6e <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8005d54:	6a3b      	ldr	r3, [r7, #32]
 8005d56:	00db      	lsls	r3, r3, #3
 8005d58:	3332      	adds	r3, #50	; 0x32
 8005d5a:	4a10      	ldr	r2, [pc, #64]	; (8005d9c <USART_Init+0x170>)
 8005d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d60:	095b      	lsrs	r3, r3, #5
 8005d62:	f003 0307 	and.w	r3, r3, #7
 8005d66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d6c:	e00b      	b.n	8005d86 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8005d6e:	6a3b      	ldr	r3, [r7, #32]
 8005d70:	011b      	lsls	r3, r3, #4
 8005d72:	3332      	adds	r3, #50	; 0x32
 8005d74:	4a09      	ldr	r2, [pc, #36]	; (8005d9c <USART_Init+0x170>)
 8005d76:	fba2 2303 	umull	r2, r3, r2, r3
 8005d7a:	095b      	lsrs	r3, r3, #5
 8005d7c:	f003 030f 	and.w	r3, r3, #15
 8005d80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d82:	4313      	orrs	r3, r2
 8005d84:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8005d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d88:	b29a      	uxth	r2, r3
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	811a      	strh	r2, [r3, #8]
}
 8005d8e:	bf00      	nop
 8005d90:	3730      	adds	r7, #48	; 0x30
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	40013800 	.word	0x40013800
 8005d9c:	51eb851f 	.word	0x51eb851f

08005da0 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b083      	sub	sp, #12
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	460b      	mov	r3, r1
 8005daa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005dac:	78fb      	ldrb	r3, [r7, #3]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d008      	beq.n	8005dc4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	899b      	ldrh	r3, [r3, #12]
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8005dc2:	e007      	b.n	8005dd4 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	899b      	ldrh	r3, [r3, #12]
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	819a      	strh	r2, [r3, #12]
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bc80      	pop	{r7}
 8005ddc:	4770      	bx	lr

08005dde <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8005dde:	b480      	push	{r7}
 8005de0:	b087      	sub	sp, #28
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
 8005de6:	460b      	mov	r3, r1
 8005de8:	807b      	strh	r3, [r7, #2]
 8005dea:	4613      	mov	r3, r2
 8005dec:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8005dee:	2300      	movs	r3, #0
 8005df0:	613b      	str	r3, [r7, #16]
 8005df2:	2300      	movs	r3, #0
 8005df4:	60fb      	str	r3, [r7, #12]
 8005df6:	2300      	movs	r3, #0
 8005df8:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8005e02:	887b      	ldrh	r3, [r7, #2]
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	095b      	lsrs	r3, r3, #5
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8005e0c:	887b      	ldrh	r3, [r7, #2]
 8005e0e:	f003 031f 	and.w	r3, r3, #31
 8005e12:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8005e14:	2201      	movs	r2, #1
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	fa02 f303 	lsl.w	r3, r2, r3
 8005e1c:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d103      	bne.n	8005e2c <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	330c      	adds	r3, #12
 8005e28:	617b      	str	r3, [r7, #20]
 8005e2a:	e009      	b.n	8005e40 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d103      	bne.n	8005e3a <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	3310      	adds	r3, #16
 8005e36:	617b      	str	r3, [r7, #20]
 8005e38:	e002      	b.n	8005e40 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	3314      	adds	r3, #20
 8005e3e:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8005e40:	787b      	ldrb	r3, [r7, #1]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d006      	beq.n	8005e54 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	697a      	ldr	r2, [r7, #20]
 8005e4a:	6811      	ldr	r1, [r2, #0]
 8005e4c:	68ba      	ldr	r2, [r7, #8]
 8005e4e:	430a      	orrs	r2, r1
 8005e50:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8005e52:	e006      	b.n	8005e62 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	697a      	ldr	r2, [r7, #20]
 8005e58:	6811      	ldr	r1, [r2, #0]
 8005e5a:	68ba      	ldr	r2, [r7, #8]
 8005e5c:	43d2      	mvns	r2, r2
 8005e5e:	400a      	ands	r2, r1
 8005e60:	601a      	str	r2, [r3, #0]
}
 8005e62:	bf00      	nop
 8005e64:	371c      	adds	r7, #28
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bc80      	pop	{r7}
 8005e6a:	4770      	bx	lr

08005e6c <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	460b      	mov	r3, r1
 8005e76:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8005e78:	887b      	ldrh	r3, [r7, #2]
 8005e7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	809a      	strh	r2, [r3, #4]
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bc80      	pop	{r7}
 8005e8c:	4770      	bx	lr

08005e8e <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8005e8e:	b480      	push	{r7}
 8005e90:	b083      	sub	sp, #12
 8005e92:	af00      	add	r7, sp, #0
 8005e94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	889b      	ldrh	r3, [r3, #4]
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ea0:	b29b      	uxth	r3, r3
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	370c      	adds	r7, #12
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bc80      	pop	{r7}
 8005eaa:	4770      	bx	lr

08005eac <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b085      	sub	sp, #20
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	881b      	ldrh	r3, [r3, #0]
 8005ec0:	b29a      	uxth	r2, r3
 8005ec2:	887b      	ldrh	r3, [r7, #2]
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d002      	beq.n	8005ed2 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	73fb      	strb	r3, [r7, #15]
 8005ed0:	e001      	b.n	8005ed6 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3714      	adds	r7, #20
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bc80      	pop	{r7}
 8005ee0:	4770      	bx	lr

08005ee2 <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8005ee2:	b480      	push	{r7}
 8005ee4:	b083      	sub	sp, #12
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	6078      	str	r0, [r7, #4]
 8005eea:	460b      	mov	r3, r1
 8005eec:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 8005eee:	887b      	ldrh	r3, [r7, #2]
 8005ef0:	43db      	mvns	r3, r3
 8005ef2:	b29a      	uxth	r2, r3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	801a      	strh	r2, [r3, #0]
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bc80      	pop	{r7}
 8005f00:	4770      	bx	lr

08005f02 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8005f02:	b480      	push	{r7}
 8005f04:	b087      	sub	sp, #28
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
 8005f0a:	460b      	mov	r3, r1
 8005f0c:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	60fb      	str	r3, [r7, #12]
 8005f12:	2300      	movs	r3, #0
 8005f14:	617b      	str	r3, [r7, #20]
 8005f16:	2300      	movs	r3, #0
 8005f18:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8005f1e:	887b      	ldrh	r3, [r7, #2]
 8005f20:	b2db      	uxtb	r3, r3
 8005f22:	095b      	lsrs	r3, r3, #5
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8005f28:	887b      	ldrh	r3, [r7, #2]
 8005f2a:	f003 031f 	and.w	r3, r3, #31
 8005f2e:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8005f30:	2201      	movs	r2, #1
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	fa02 f303 	lsl.w	r3, r2, r3
 8005f38:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d107      	bne.n	8005f50 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	899b      	ldrh	r3, [r3, #12]
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	461a      	mov	r2, r3
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	4013      	ands	r3, r2
 8005f4c:	617b      	str	r3, [r7, #20]
 8005f4e:	e011      	b.n	8005f74 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	d107      	bne.n	8005f66 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	8a1b      	ldrh	r3, [r3, #16]
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	4013      	ands	r3, r2
 8005f62:	617b      	str	r3, [r7, #20]
 8005f64:	e006      	b.n	8005f74 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	8a9b      	ldrh	r3, [r3, #20]
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	4013      	ands	r3, r2
 8005f72:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8005f74:	887b      	ldrh	r3, [r7, #2]
 8005f76:	0a1b      	lsrs	r3, r3, #8
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	fa02 f303 	lsl.w	r3, r2, r3
 8005f84:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	881b      	ldrh	r3, [r3, #0]
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	4013      	ands	r3, r2
 8005f92:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d005      	beq.n	8005fa6 <USART_GetITStatus+0xa4>
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d002      	beq.n	8005fa6 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	74fb      	strb	r3, [r7, #19]
 8005fa4:	e001      	b.n	8005faa <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8005faa:	7cfb      	ldrb	r3, [r7, #19]
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	371c      	adds	r7, #28
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bc80      	pop	{r7}
 8005fb4:	4770      	bx	lr

08005fb6 <my_mem_set>:
//设置内存
//*s:内存首地址
//c :要设置的值
//num:需要设置的内存大小(字节为单位)
void my_mem_set(void *s, u8 c, u32 num)
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	b087      	sub	sp, #28
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	60f8      	str	r0, [r7, #12]
 8005fbe:	460b      	mov	r3, r1
 8005fc0:	607a      	str	r2, [r7, #4]
 8005fc2:	72fb      	strb	r3, [r7, #11]
	u8 *xs = s;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	617b      	str	r3, [r7, #20]
	while (num--)
 8005fc8:	e004      	b.n	8005fd4 <my_mem_set+0x1e>
		*xs++ = c;
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	1c5a      	adds	r2, r3, #1
 8005fce:	617a      	str	r2, [r7, #20]
 8005fd0:	7afa      	ldrb	r2, [r7, #11]
 8005fd2:	701a      	strb	r2, [r3, #0]
	while (num--)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	1e5a      	subs	r2, r3, #1
 8005fd8:	607a      	str	r2, [r7, #4]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d1f5      	bne.n	8005fca <my_mem_set+0x14>
}
 8005fde:	bf00      	nop
 8005fe0:	371c      	adds	r7, #28
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bc80      	pop	{r7}
 8005fe6:	4770      	bx	lr

08005fe8 <my_mem_init>:

//内存管理初始化
//memx:所属内存块
void my_mem_init(void)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	af00      	add	r7, sp, #0
	my_mem_set(malloc_cortol.memmap, 0, memtblsize * 2); //内存状态表数据清零
 8005fec:	4b0a      	ldr	r3, [pc, #40]	; (8006018 <my_mem_init+0x30>)
 8005fee:	68d8      	ldr	r0, [r3, #12]
 8005ff0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ff4:	005b      	lsls	r3, r3, #1
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	2100      	movs	r1, #0
 8005ffa:	f7ff ffdc 	bl	8005fb6 <my_mem_set>
	my_mem_set(malloc_cortol.membase, 0, memsize);	//内存池所有数据清零
 8005ffe:	4b06      	ldr	r3, [pc, #24]	; (8006018 <my_mem_init+0x30>)
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006006:	2100      	movs	r1, #0
 8006008:	4618      	mov	r0, r3
 800600a:	f7ff ffd4 	bl	8005fb6 <my_mem_set>
	malloc_cortol.memrdy = 1;								//内存管理初始化OK
 800600e:	4b02      	ldr	r3, [pc, #8]	; (8006018 <my_mem_init+0x30>)
 8006010:	2201      	movs	r2, #1
 8006012:	741a      	strb	r2, [r3, #16]
}
 8006014:	bf00      	nop
 8006016:	bd80      	pop	{r7, pc}
 8006018:	20000078 	.word	0x20000078

0800601c <my_mem_perused>:

//获取内存使用率
//memx:所属内存块
//返回值:使用率(0~100)
u8 my_mem_perused(void)
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
	u32 used = 0;
 8006022:	2300      	movs	r3, #0
 8006024:	607b      	str	r3, [r7, #4]
	u32 i;
	for (i = 0; i < memtblsize; i++)
 8006026:	2300      	movs	r3, #0
 8006028:	603b      	str	r3, [r7, #0]
 800602a:	e00d      	b.n	8006048 <my_mem_perused+0x2c>
	{
		if (malloc_cortol.memmap[i])
 800602c:	4b10      	ldr	r3, [pc, #64]	; (8006070 <my_mem_perused+0x54>)
 800602e:	68da      	ldr	r2, [r3, #12]
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	005b      	lsls	r3, r3, #1
 8006034:	4413      	add	r3, r2
 8006036:	881b      	ldrh	r3, [r3, #0]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d002      	beq.n	8006042 <my_mem_perused+0x26>
			used++;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	3301      	adds	r3, #1
 8006040:	607b      	str	r3, [r7, #4]
	for (i = 0; i < memtblsize; i++)
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	3301      	adds	r3, #1
 8006046:	603b      	str	r3, [r7, #0]
 8006048:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	4293      	cmp	r3, r2
 8006050:	d3ec      	bcc.n	800602c <my_mem_perused+0x10>
	}
	return (used * 100) / (memtblsize);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2264      	movs	r2, #100	; 0x64
 8006056:	fb02 f303 	mul.w	r3, r2, r3
 800605a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800605e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006062:	b2db      	uxtb	r3, r3
}
 8006064:	4618      	mov	r0, r3
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	bc80      	pop	{r7}
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	20000078 	.word	0x20000078

08006074 <my_mem_malloc>:
//内存分配(内部调用)
//memx:所属内存块
//size:要分配的内存大小(字节)
//返回值:0XFFFFFFFF,代表错误;其他,内存偏移地址
u32 my_mem_malloc(u32 size)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b086      	sub	sp, #24
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
	signed long offset = 0;
 800607c:	2300      	movs	r3, #0
 800607e:	617b      	str	r3, [r7, #20]
	u32 xmemb;	//需要的内存块数
	u32 kmemb = 0;	//连续空内存块数
 8006080:	2300      	movs	r3, #0
 8006082:	60fb      	str	r3, [r7, #12]
	u32 i;
	if (!malloc_cortol.memrdy)
 8006084:	4b2c      	ldr	r3, [pc, #176]	; (8006138 <my_mem_malloc+0xc4>)
 8006086:	7c1b      	ldrb	r3, [r3, #16]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d102      	bne.n	8006092 <my_mem_malloc+0x1e>
		malloc_cortol.init();	//未初始化,先执行初始化
 800608c:	4b2a      	ldr	r3, [pc, #168]	; (8006138 <my_mem_malloc+0xc4>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4798      	blx	r3
	if (size == 0)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d102      	bne.n	800609e <my_mem_malloc+0x2a>
		return 0XFFFFFFFF;	//不需要分配
 8006098:	f04f 33ff 	mov.w	r3, #4294967295
 800609c:	e048      	b.n	8006130 <my_mem_malloc+0xbc>
	xmemb = size / memblksize;  	//获取需要分配的连续内存块数
 800609e:	2220      	movs	r2, #32
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80060a6:	613b      	str	r3, [r7, #16]
	if (size % memblksize)
 80060a8:	2220      	movs	r2, #32
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80060b0:	fb02 f201 	mul.w	r2, r2, r1
 80060b4:	1a9b      	subs	r3, r3, r2
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d002      	beq.n	80060c0 <my_mem_malloc+0x4c>
		xmemb++;
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	3301      	adds	r3, #1
 80060be:	613b      	str	r3, [r7, #16]
	for (offset = memtblsize - 1; offset >= 0; offset--)  //搜索整个内存控制区
 80060c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80060c4:	3b01      	subs	r3, #1
 80060c6:	617b      	str	r3, [r7, #20]
 80060c8:	e02d      	b.n	8006126 <my_mem_malloc+0xb2>
	{
		if (!malloc_cortol.memmap[offset])
 80060ca:	4b1b      	ldr	r3, [pc, #108]	; (8006138 <my_mem_malloc+0xc4>)
 80060cc:	68da      	ldr	r2, [r3, #12]
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	005b      	lsls	r3, r3, #1
 80060d2:	4413      	add	r3, r2
 80060d4:	881b      	ldrh	r3, [r3, #0]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d103      	bne.n	80060e2 <my_mem_malloc+0x6e>
			kmemb++;  	//连续空内存块数增加
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	3301      	adds	r3, #1
 80060de:	60fb      	str	r3, [r7, #12]
 80060e0:	e001      	b.n	80060e6 <my_mem_malloc+0x72>
		else
			kmemb = 0;								//连续内存块清零
 80060e2:	2300      	movs	r3, #0
 80060e4:	60fb      	str	r3, [r7, #12]
		if (kmemb == xmemb)							//找到了连续nmemb个空内存块
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	429a      	cmp	r2, r3
 80060ec:	d118      	bne.n	8006120 <my_mem_malloc+0xac>
		{
			for (i = 0; i < xmemb; i++)  					//标注内存块非空
 80060ee:	2300      	movs	r3, #0
 80060f0:	60bb      	str	r3, [r7, #8]
 80060f2:	e00c      	b.n	800610e <my_mem_malloc+0x9a>
			{
				malloc_cortol.memmap[offset + i] = xmemb;
 80060f4:	4b10      	ldr	r3, [pc, #64]	; (8006138 <my_mem_malloc+0xc4>)
 80060f6:	68da      	ldr	r2, [r3, #12]
 80060f8:	6979      	ldr	r1, [r7, #20]
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	440b      	add	r3, r1
 80060fe:	005b      	lsls	r3, r3, #1
 8006100:	4413      	add	r3, r2
 8006102:	693a      	ldr	r2, [r7, #16]
 8006104:	b292      	uxth	r2, r2
 8006106:	801a      	strh	r2, [r3, #0]
			for (i = 0; i < xmemb; i++)  					//标注内存块非空
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	3301      	adds	r3, #1
 800610c:	60bb      	str	r3, [r7, #8]
 800610e:	68ba      	ldr	r2, [r7, #8]
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	429a      	cmp	r2, r3
 8006114:	d3ee      	bcc.n	80060f4 <my_mem_malloc+0x80>
			}
			return (offset * memblksize);  					//返回偏移地址
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	2220      	movs	r2, #32
 800611a:	fb02 f303 	mul.w	r3, r2, r3
 800611e:	e007      	b.n	8006130 <my_mem_malloc+0xbc>
	for (offset = memtblsize - 1; offset >= 0; offset--)  //搜索整个内存控制区
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	3b01      	subs	r3, #1
 8006124:	617b      	str	r3, [r7, #20]
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	2b00      	cmp	r3, #0
 800612a:	dace      	bge.n	80060ca <my_mem_malloc+0x56>
		}
	}
	return 0XFFFFFFFF;  					//未找到符合分配条件的内存块
 800612c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006130:	4618      	mov	r0, r3
 8006132:	3718      	adds	r7, #24
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	20000078 	.word	0x20000078

0800613c <my_mem_free>:
//释放内存(内部调用)
//memx:所属内存块
//offset:内存地址偏移
//返回值:0,释放成功;1,释放失败;
u8 my_mem_free(u32 offset)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b086      	sub	sp, #24
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
	int i;
	if (!malloc_cortol.memrdy)  					//未初始化,先执行初始化
 8006144:	4b19      	ldr	r3, [pc, #100]	; (80061ac <my_mem_free+0x70>)
 8006146:	7c1b      	ldrb	r3, [r3, #16]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d104      	bne.n	8006156 <my_mem_free+0x1a>
	{
		malloc_cortol.init();
 800614c:	4b17      	ldr	r3, [pc, #92]	; (80061ac <my_mem_free+0x70>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4798      	blx	r3
		return 1;  					//未初始化
 8006152:	2301      	movs	r3, #1
 8006154:	e026      	b.n	80061a4 <my_mem_free+0x68>
	}
	if (offset < memsize)  					//偏移在内存池内.
 8006156:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4293      	cmp	r3, r2
 800615e:	d220      	bcs.n	80061a2 <my_mem_free+0x66>
	{
		int index = offset / memblksize;			//偏移所在内存块号码
 8006160:	2220      	movs	r2, #32
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	fbb3 f3f2 	udiv	r3, r3, r2
 8006168:	613b      	str	r3, [r7, #16]
		int nmemb = malloc_cortol.memmap[index];	//内存块数量
 800616a:	4b10      	ldr	r3, [pc, #64]	; (80061ac <my_mem_free+0x70>)
 800616c:	68da      	ldr	r2, [r3, #12]
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	005b      	lsls	r3, r3, #1
 8006172:	4413      	add	r3, r2
 8006174:	881b      	ldrh	r3, [r3, #0]
 8006176:	60fb      	str	r3, [r7, #12]
		for (i = 0; i < nmemb; i++)  						//内存块清零
 8006178:	2300      	movs	r3, #0
 800617a:	617b      	str	r3, [r7, #20]
 800617c:	e00b      	b.n	8006196 <my_mem_free+0x5a>
		{
			malloc_cortol.memmap[index + i] = 0;
 800617e:	4b0b      	ldr	r3, [pc, #44]	; (80061ac <my_mem_free+0x70>)
 8006180:	68da      	ldr	r2, [r3, #12]
 8006182:	6939      	ldr	r1, [r7, #16]
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	440b      	add	r3, r1
 8006188:	005b      	lsls	r3, r3, #1
 800618a:	4413      	add	r3, r2
 800618c:	2200      	movs	r2, #0
 800618e:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < nmemb; i++)  						//内存块清零
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	3301      	adds	r3, #1
 8006194:	617b      	str	r3, [r7, #20]
 8006196:	697a      	ldr	r2, [r7, #20]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	429a      	cmp	r2, r3
 800619c:	dbef      	blt.n	800617e <my_mem_free+0x42>
		}
		return 0;
 800619e:	2300      	movs	r3, #0
 80061a0:	e000      	b.n	80061a4 <my_mem_free+0x68>
	}
	else
		return 2;  						//偏移超区了.
 80061a2:	2302      	movs	r3, #2
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3718      	adds	r7, #24
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	20000078 	.word	0x20000078

080061b0 <myfree>:

//释放内存(外部调用)
//memx:所属内存块
//ptr:内存首地址
void myfree(void *paddr)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
	u32 offset;
	if (paddr == NULL)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d008      	beq.n	80061d0 <myfree+0x20>
		return;  						//地址为0.
	offset = (u32) paddr - (u32) malloc_cortol.membase;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a05      	ldr	r2, [pc, #20]	; (80061d8 <myfree+0x28>)
 80061c2:	6892      	ldr	r2, [r2, #8]
 80061c4:	1a9b      	subs	r3, r3, r2
 80061c6:	60fb      	str	r3, [r7, #12]
	my_mem_free(offset);	//释放内存
 80061c8:	68f8      	ldr	r0, [r7, #12]
 80061ca:	f7ff ffb7 	bl	800613c <my_mem_free>
 80061ce:	e000      	b.n	80061d2 <myfree+0x22>
		return;  						//地址为0.
 80061d0:	bf00      	nop
}
 80061d2:	3710      	adds	r7, #16
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}
 80061d8:	20000078 	.word	0x20000078

080061dc <mymalloc>:
//分配内存(外部调用)
//memx:所属内存块
//size:内存大小(字节)
//返回值:分配到的内存首地址.
void *mymalloc(u32 size)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
	u32 offset;
	offset = my_mem_malloc(size);
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f7ff ff45 	bl	8006074 <my_mem_malloc>
 80061ea:	60f8      	str	r0, [r7, #12]
	if (offset == 0XFFFFFFFF)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061f2:	d101      	bne.n	80061f8 <mymalloc+0x1c>
		return NULL;
 80061f4:	2300      	movs	r3, #0
 80061f6:	e004      	b.n	8006202 <mymalloc+0x26>
	else
		return (void*) ((u32) malloc_cortol.membase + offset);
 80061f8:	4b04      	ldr	r3, [pc, #16]	; (800620c <mymalloc+0x30>)
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	461a      	mov	r2, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	4413      	add	r3, r2
}
 8006202:	4618      	mov	r0, r3
 8006204:	3710      	adds	r7, #16
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	20000078 	.word	0x20000078

08006210 <SysTick_Init>:
 * 初始化延迟函数
 * SYSTICK的时钟固定为AHB时钟的1/8
 * SYSCLK:系统时钟频率
 */
void SysTick_Init(uint8_t SYSCLK)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b082      	sub	sp, #8
 8006214:	af00      	add	r7, sp, #0
 8006216:	4603      	mov	r3, r0
 8006218:	71fb      	strb	r3, [r7, #7]
	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK_Div8);
 800621a:	f06f 0004 	mvn.w	r0, #4
 800621e:	f7fe fc33 	bl	8004a88 <SysTick_CLKSourceConfig>
	fac_us = SYSCLK / 8;
 8006222:	79fb      	ldrb	r3, [r7, #7]
 8006224:	08db      	lsrs	r3, r3, #3
 8006226:	b2da      	uxtb	r2, r3
 8006228:	4b08      	ldr	r3, [pc, #32]	; (800624c <SysTick_Init+0x3c>)
 800622a:	701a      	strb	r2, [r3, #0]
	fac_ms = (uint16_t) fac_us * 1000;
 800622c:	4b07      	ldr	r3, [pc, #28]	; (800624c <SysTick_Init+0x3c>)
 800622e:	781b      	ldrb	r3, [r3, #0]
 8006230:	b29b      	uxth	r3, r3
 8006232:	461a      	mov	r2, r3
 8006234:	0152      	lsls	r2, r2, #5
 8006236:	1ad2      	subs	r2, r2, r3
 8006238:	0092      	lsls	r2, r2, #2
 800623a:	4413      	add	r3, r2
 800623c:	00db      	lsls	r3, r3, #3
 800623e:	b29a      	uxth	r2, r3
 8006240:	4b03      	ldr	r3, [pc, #12]	; (8006250 <SysTick_Init+0x40>)
 8006242:	801a      	strh	r2, [r3, #0]
}
 8006244:	bf00      	nop
 8006246:	3708      	adds	r7, #8
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	2000125b 	.word	0x2000125b
 8006250:	2000125c 	.word	0x2000125c

08006254 <delay_ms>:
 * 不要大于0xffffff*8*1000/SYSCLK
 * 对72M条件下,nms<=1864ms
 * 输    出         : 无
 *******************************************************************************/
void delay_ms(uint16_t nms)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	4603      	mov	r3, r0
 800625c:	80fb      	strh	r3, [r7, #6]
	uint32_t temp;
	SysTick->LOAD = (uint32_t) nms * fac_ms;				//时间加载(SysTick->LOAD为24bit)
 800625e:	4a15      	ldr	r2, [pc, #84]	; (80062b4 <delay_ms+0x60>)
 8006260:	88fb      	ldrh	r3, [r7, #6]
 8006262:	4915      	ldr	r1, [pc, #84]	; (80062b8 <delay_ms+0x64>)
 8006264:	8809      	ldrh	r1, [r1, #0]
 8006266:	fb01 f303 	mul.w	r3, r1, r3
 800626a:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0x00;							//清空计数器
 800626c:	4b11      	ldr	r3, [pc, #68]	; (80062b4 <delay_ms+0x60>)
 800626e:	2200      	movs	r2, #0
 8006270:	609a      	str	r2, [r3, #8]
	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;	//开始倒数
 8006272:	4a10      	ldr	r2, [pc, #64]	; (80062b4 <delay_ms+0x60>)
 8006274:	4b0f      	ldr	r3, [pc, #60]	; (80062b4 <delay_ms+0x60>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f043 0301 	orr.w	r3, r3, #1
 800627c:	6013      	str	r3, [r2, #0]
	do
	{
		temp = SysTick->CTRL;
 800627e:	4b0d      	ldr	r3, [pc, #52]	; (80062b4 <delay_ms+0x60>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	60fb      	str	r3, [r7, #12]
	} while ((temp & 0x01) && !(temp & (1 << 16)));		//等待时间到达
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f003 0301 	and.w	r3, r3, #1
 800628a:	2b00      	cmp	r3, #0
 800628c:	d004      	beq.n	8006298 <delay_ms+0x44>
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006294:	2b00      	cmp	r3, #0
 8006296:	d0f2      	beq.n	800627e <delay_ms+0x2a>
	SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;	//关闭计数器
 8006298:	4a06      	ldr	r2, [pc, #24]	; (80062b4 <delay_ms+0x60>)
 800629a:	4b06      	ldr	r3, [pc, #24]	; (80062b4 <delay_ms+0x60>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f023 0301 	bic.w	r3, r3, #1
 80062a2:	6013      	str	r3, [r2, #0]
	SysTick->VAL = 0X00;       					//清空计数器
 80062a4:	4b03      	ldr	r3, [pc, #12]	; (80062b4 <delay_ms+0x60>)
 80062a6:	2200      	movs	r2, #0
 80062a8:	609a      	str	r2, [r3, #8]
}
 80062aa:	bf00      	nop
 80062ac:	3714      	adds	r7, #20
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bc80      	pop	{r7}
 80062b2:	4770      	bx	lr
 80062b4:	e000e010 	.word	0xe000e010
 80062b8:	2000125c 	.word	0x2000125c

080062bc <USART1_Init>:
 * 函数功能		   : USART1初始化函数
 * 输    入         : bound:波特率
 * 输    出         : 无
 *******************************************************************************/
void USART1_Init(u32 bound)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b088      	sub	sp, #32
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
	//GPIO端口设置
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80062c4:	2101      	movs	r1, #1
 80062c6:	2004      	movs	r0, #4
 80062c8:	f7ff f994 	bl	80055f4 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80062cc:	2101      	movs	r1, #1
 80062ce:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80062d2:	f7ff f98f 	bl	80055f4 <RCC_APB2PeriphClockCmd>

	/*  配置GPIO的模式和IO口 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9; //TX			   //串口输出PA9
 80062d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80062da:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80062dc:	2303      	movs	r3, #3
 80062de:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	    //复用推挽输出
 80062e0:	2318      	movs	r3, #24
 80062e2:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure); /* 初始化串口输入IO */
 80062e4:	f107 031c 	add.w	r3, r7, #28
 80062e8:	4619      	mov	r1, r3
 80062ea:	481f      	ldr	r0, [pc, #124]	; (8006368 <USART1_Init+0xac>)
 80062ec:	f7fe fea0 	bl	8005030 <GPIO_Init>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;	    //RX			 //串口输入PA10
 80062f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062f4:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;		  //模拟输入
 80062f6:	2304      	movs	r3, #4
 80062f8:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure); /* 初始化GPIO */
 80062fa:	f107 031c 	add.w	r3, r7, #28
 80062fe:	4619      	mov	r1, r3
 8006300:	4819      	ldr	r0, [pc, #100]	; (8006368 <USART1_Init+0xac>)
 8006302:	f7fe fe95 	bl	8005030 <GPIO_Init>

	//USART1 初始化设置
	USART_InitStructure.USART_BaudRate = bound;		  //波特率设置
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	60fb      	str	r3, [r7, #12]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;		 //字长为8位数据格式
 800630a:	2300      	movs	r3, #0
 800630c:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;		  //一个停止位
 800630e:	2300      	movs	r3, #0
 8006310:	827b      	strh	r3, [r7, #18]
	USART_InitStructure.USART_Parity = USART_Parity_No;		  //无奇偶校验位
 8006312:	2300      	movs	r3, #0
 8006314:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_HardwareFlowControl =
 8006316:	2300      	movs	r3, #0
 8006318:	833b      	strh	r3, [r7, #24]
	USART_HardwareFlowControl_None;		  //无硬件数据流控制
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;	//收发模式
 800631a:	230c      	movs	r3, #12
 800631c:	82fb      	strh	r3, [r7, #22]
	USART_Init(USART1, &USART_InitStructure); //初始化串口1
 800631e:	f107 030c 	add.w	r3, r7, #12
 8006322:	4619      	mov	r1, r3
 8006324:	4811      	ldr	r0, [pc, #68]	; (800636c <USART1_Init+0xb0>)
 8006326:	f7ff fc81 	bl	8005c2c <USART_Init>

	USART_Cmd(USART1, ENABLE);  //使能串口1
 800632a:	2101      	movs	r1, #1
 800632c:	480f      	ldr	r0, [pc, #60]	; (800636c <USART1_Init+0xb0>)
 800632e:	f7ff fd37 	bl	8005da0 <USART_Cmd>

	USART_ClearFlag(USART1, USART_FLAG_TC);
 8006332:	2140      	movs	r1, #64	; 0x40
 8006334:	480d      	ldr	r0, [pc, #52]	; (800636c <USART1_Init+0xb0>)
 8006336:	f7ff fdd4 	bl	8005ee2 <USART_ClearFlag>

	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);  //开启相关中断
 800633a:	2201      	movs	r2, #1
 800633c:	f240 5125 	movw	r1, #1317	; 0x525
 8006340:	480a      	ldr	r0, [pc, #40]	; (800636c <USART1_Init+0xb0>)
 8006342:	f7ff fd4c 	bl	8005dde <USART_ITConfig>

	//Usart1 NVIC 配置
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;  //串口1中断通道
 8006346:	2325      	movs	r3, #37	; 0x25
 8006348:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;  //抢占优先级3
 800634a:	2303      	movs	r3, #3
 800634c:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;		//子优先级3
 800634e:	2303      	movs	r3, #3
 8006350:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ通道使能
 8006352:	2301      	movs	r3, #1
 8006354:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);	//根据指定的参数初始化VIC寄存器、
 8006356:	f107 0308 	add.w	r3, r7, #8
 800635a:	4618      	mov	r0, r3
 800635c:	f7fe fb32 	bl	80049c4 <NVIC_Init>

}
 8006360:	bf00      	nop
 8006362:	3720      	adds	r7, #32
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}
 8006368:	40010800 	.word	0x40010800
 800636c:	40013800 	.word	0x40013800

08006370 <USART1_IRQHandler>:
 * 函数功能		   : USART1中断函数
 * 输    入         : 无
 * 输    出         : 无
 *******************************************************************************/
void USART1_IRQHandler(void)                	//串口1中断服务程序
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b082      	sub	sp, #8
 8006374:	af00      	add	r7, sp, #0
	u8 r;
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)  //接收中断
 8006376:	f240 5125 	movw	r1, #1317	; 0x525
 800637a:	4844      	ldr	r0, [pc, #272]	; (800648c <USART1_IRQHandler+0x11c>)
 800637c:	f7ff fdc1 	bl	8005f02 <USART_GetITStatus>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d079      	beq.n	800647a <USART1_IRQHandler+0x10a>
	{
		r = USART_ReceiveData(USART1);  //(USART1->DR);	//读取接收到的数据
 8006386:	4841      	ldr	r0, [pc, #260]	; (800648c <USART1_IRQHandler+0x11c>)
 8006388:	f7ff fd81 	bl	8005e8e <USART_ReceiveData>
 800638c:	4603      	mov	r3, r0
 800638e:	70fb      	strb	r3, [r7, #3]
		if (USART1_Record_Struct.InfBit.FramLength >= RX_BUF_MAX_LEN)
 8006390:	4b3f      	ldr	r3, [pc, #252]	; (8006490 <USART1_IRQHandler+0x120>)
 8006392:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 8006396:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800639a:	b29b      	uxth	r3, r3
 800639c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063a0:	db0f      	blt.n	80063c2 <USART1_IRQHandler+0x52>
		{
			printf("Cmd size over.\r\n");
 80063a2:	483c      	ldr	r0, [pc, #240]	; (8006494 <USART1_IRQHandler+0x124>)
 80063a4:	f000 fc20 	bl	8006be8 <puts>
			memset(USART1_Record_Struct.RX_BUF, 0, RX_BUF_MAX_LEN);
 80063a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80063ac:	2100      	movs	r1, #0
 80063ae:	4838      	ldr	r0, [pc, #224]	; (8006490 <USART1_IRQHandler+0x120>)
 80063b0:	f000 fb9a 	bl	8006ae8 <memset>
			USART1_Record_Struct.InfBit.FramLength = 0;
 80063b4:	4a36      	ldr	r2, [pc, #216]	; (8006490 <USART1_IRQHandler+0x120>)
 80063b6:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 80063ba:	f36f 030e 	bfc	r3, #0, #15
 80063be:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
		}
		if (USART1_Record_Struct.InfBit.FramFinishFlag == 0) //未接收满
 80063c2:	4b33      	ldr	r3, [pc, #204]	; (8006490 <USART1_IRQHandler+0x120>)
 80063c4:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 80063c8:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d113      	bne.n	80063fa <USART1_IRQHandler+0x8a>
		{
			USART1_Record_Struct.RX_BUF[USART1_Record_Struct.InfBit.FramLength++] =
 80063d2:	4b2f      	ldr	r3, [pc, #188]	; (8006490 <USART1_IRQHandler+0x120>)
 80063d4:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 80063d8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80063dc:	b299      	uxth	r1, r3
 80063de:	1c4b      	adds	r3, r1, #1
 80063e0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80063e4:	b298      	uxth	r0, r3
 80063e6:	4a2a      	ldr	r2, [pc, #168]	; (8006490 <USART1_IRQHandler+0x120>)
 80063e8:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 80063ec:	f360 030e 	bfi	r3, r0, #0, #15
 80063f0:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
 80063f4:	4a26      	ldr	r2, [pc, #152]	; (8006490 <USART1_IRQHandler+0x120>)
 80063f6:	78fb      	ldrb	r3, [r7, #3]
 80063f8:	5453      	strb	r3, [r2, r1]
					r;
		}
		if (r == '$')
 80063fa:	78fb      	ldrb	r3, [r7, #3]
 80063fc:	2b24      	cmp	r3, #36	; 0x24
 80063fe:	d109      	bne.n	8006414 <USART1_IRQHandler+0xa4>
		{
			localUpdate = 1;
 8006400:	4b25      	ldr	r3, [pc, #148]	; (8006498 <USART1_IRQHandler+0x128>)
 8006402:	2201      	movs	r2, #1
 8006404:	701a      	strb	r2, [r3, #0]
			USART1_Record_Struct.InfBit.FramLength = 0;
 8006406:	4a22      	ldr	r2, [pc, #136]	; (8006490 <USART1_IRQHandler+0x120>)
 8006408:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 800640c:	f36f 030e 	bfc	r3, #0, #15
 8006410:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
		}
		if (r == ']' && (bool) strchr(USART1_Record_Struct.RX_BUF, '['))
 8006414:	78fb      	ldrb	r3, [r7, #3]
 8006416:	2b5d      	cmp	r3, #93	; 0x5d
 8006418:	d12f      	bne.n	800647a <USART1_IRQHandler+0x10a>
 800641a:	215b      	movs	r1, #91	; 0x5b
 800641c:	481c      	ldr	r0, [pc, #112]	; (8006490 <USART1_IRQHandler+0x120>)
 800641e:	f000 fc43 	bl	8006ca8 <strchr>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d028      	beq.n	800647a <USART1_IRQHandler+0x10a>
		{
			char *res = USART1_Record_Struct.RX_BUF;
 8006428:	4b19      	ldr	r3, [pc, #100]	; (8006490 <USART1_IRQHandler+0x120>)
 800642a:	607b      	str	r3, [r7, #4]
			while (*res != '[')
 800642c:	e002      	b.n	8006434 <USART1_IRQHandler+0xc4>
			{
				res++;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	3301      	adds	r3, #1
 8006432:	607b      	str	r3, [r7, #4]
			while (*res != '[')
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	781b      	ldrb	r3, [r3, #0]
 8006438:	2b5b      	cmp	r3, #91	; 0x5b
 800643a:	d1f8      	bne.n	800642e <USART1_IRQHandler+0xbe>
			}
			res++;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	3301      	adds	r3, #1
 8006440:	607b      	str	r3, [r7, #4]

			memcpy(USART1_Record_Struct.DATA, strtok(res, "]"), 512);
 8006442:	4916      	ldr	r1, [pc, #88]	; (800649c <USART1_IRQHandler+0x12c>)
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	f000 fc6d 	bl	8006d24 <strtok>
 800644a:	4602      	mov	r2, r0
 800644c:	4b10      	ldr	r3, [pc, #64]	; (8006490 <USART1_IRQHandler+0x120>)
 800644e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006452:	4611      	mov	r1, r2
 8006454:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006458:	4618      	mov	r0, r3
 800645a:	f000 fb3a 	bl	8006ad2 <memcpy>

			USART1_Record_Struct.InfBit.FramLength = 0;
 800645e:	4a0c      	ldr	r2, [pc, #48]	; (8006490 <USART1_IRQHandler+0x120>)
 8006460:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 8006464:	f36f 030e 	bfc	r3, #0, #15
 8006468:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
			USART1_Record_Struct.InfBit.FramFinishFlag = 1;
 800646c:	4a08      	ldr	r2, [pc, #32]	; (8006490 <USART1_IRQHandler+0x120>)
 800646e:	f8b2 3808 	ldrh.w	r3, [r2, #2056]	; 0x808
 8006472:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006476:	f8a2 3808 	strh.w	r3, [r2, #2056]	; 0x808
		}
	}
	USART_ClearFlag(USART1, USART_FLAG_TC);
 800647a:	2140      	movs	r1, #64	; 0x40
 800647c:	4803      	ldr	r0, [pc, #12]	; (800648c <USART1_IRQHandler+0x11c>)
 800647e:	f7ff fd30 	bl	8005ee2 <USART_ClearFlag>
}
 8006482:	bf00      	nop
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
 800648a:	bf00      	nop
 800648c:	40013800 	.word	0x40013800
 8006490:	20001260 	.word	0x20001260
 8006494:	0800bf38 	.word	0x0800bf38
 8006498:	20001a6c 	.word	0x20001a6c
 800649c:	0800bf48 	.word	0x0800bf48

080064a0 <UT_split>:
 * 将str通过delims进行分割,所得的字符串填充在res中
 * @str 待转换的数据字符串
 * @delims 分隔符
 */
void UT_split(char str[], char *delims)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b084      	sub	sp, #16
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
	char *result = str;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	60fb      	str	r3, [r7, #12]
	u8 inx = 0;
 80064ae:	2300      	movs	r3, #0
 80064b0:	72fb      	strb	r3, [r7, #11]
	while (inx < 2)
 80064b2:	e009      	b.n	80064c8 <UT_split+0x28>
	{
		result++;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	3301      	adds	r3, #1
 80064b8:	60fb      	str	r3, [r7, #12]
		if (*result == ',')
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	781b      	ldrb	r3, [r3, #0]
 80064be:	2b2c      	cmp	r3, #44	; 0x2c
 80064c0:	d102      	bne.n	80064c8 <UT_split+0x28>
		{
			++inx;
 80064c2:	7afb      	ldrb	r3, [r7, #11]
 80064c4:	3301      	adds	r3, #1
 80064c6:	72fb      	strb	r3, [r7, #11]
	while (inx < 2)
 80064c8:	7afb      	ldrb	r3, [r7, #11]
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d9f2      	bls.n	80064b4 <UT_split+0x14>
		}
	}
	result++;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	3301      	adds	r3, #1
 80064d2:	60fb      	str	r3, [r7, #12]
	memcpy(USART1_Record_Struct.ServerData, result, 512);
 80064d4:	4b0f      	ldr	r3, [pc, #60]	; (8006514 <UT_split+0x74>)
 80064d6:	68fa      	ldr	r2, [r7, #12]
 80064d8:	f503 63c1 	add.w	r3, r3, #1544	; 0x608
 80064dc:	4611      	mov	r1, r2
 80064de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064e2:	4618      	mov	r0, r3
 80064e4:	f000 faf5 	bl	8006ad2 <memcpy>
	//printf("comd2=%s\r\n", F4G_Fram_Record_Struct.ServerData);
	result = strtok(str, delims);
 80064e8:	6839      	ldr	r1, [r7, #0]
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 fc1a 	bl	8006d24 <strtok>
 80064f0:	60f8      	str	r0, [r7, #12]
	USART1_Record_Struct.Server_Command[0] = result;
 80064f2:	4a08      	ldr	r2, [pc, #32]	; (8006514 <UT_split+0x74>)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
	result = strtok( NULL, delims);
 80064fa:	6839      	ldr	r1, [r7, #0]
 80064fc:	2000      	movs	r0, #0
 80064fe:	f000 fc11 	bl	8006d24 <strtok>
 8006502:	60f8      	str	r0, [r7, #12]
	USART1_Record_Struct.Server_Command[1] = result;
 8006504:	4a03      	ldr	r2, [pc, #12]	; (8006514 <UT_split+0x74>)
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
}
 800650c:	bf00      	nop
 800650e:	3710      	adds	r7, #16
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}
 8006514:	20001260 	.word	0x20001260

08006518 <NVIC_SystemReset>:
{
 8006518:	b480      	push	{r7}
 800651a:	af00      	add	r7, sp, #0
 800651c:	f3bf 8f4f 	dsb	sy
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
 8006520:	4905      	ldr	r1, [pc, #20]	; (8006538 <NVIC_SystemReset+0x20>)
                 (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8006522:	4b05      	ldr	r3, [pc, #20]	; (8006538 <NVIC_SystemReset+0x20>)
 8006524:	68db      	ldr	r3, [r3, #12]
 8006526:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800652a:	4b04      	ldr	r3, [pc, #16]	; (800653c <NVIC_SystemReset+0x24>)
 800652c:	4313      	orrs	r3, r2
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
 800652e:	60cb      	str	r3, [r1, #12]
 8006530:	f3bf 8f4f 	dsb	sy
  while(1);                                                    /* wait until reset */
 8006534:	e7fe      	b.n	8006534 <NVIC_SystemReset+0x1c>
 8006536:	bf00      	nop
 8006538:	e000ed00 	.word	0xe000ed00
 800653c:	05fa0004 	.word	0x05fa0004

08006540 <HSI_SetSysClock>:
#include "common.h"
#include "iap.h"
#include "tim4.h"

void HSI_SetSysClock(uint32_t pllmul)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
	__IO uint32_t HSIStartUpStatus = 0;
 8006548:	2300      	movs	r3, #0
 800654a:	60fb      	str	r3, [r7, #12]

	// 把 RCC 外设初始化成复位状态，这句是必须的
	RCC_DeInit();
 800654c:	f7fe feb8 	bl	80052c0 <RCC_DeInit>

	//使能 HSI
	RCC_HSICmd(ENABLE);
 8006550:	2001      	movs	r0, #1
 8006552:	f7fe fee3 	bl	800531c <RCC_HSICmd>

	// 等待 HSI 就绪
	HSIStartUpStatus = RCC->CR & RCC_CR_HSIRDY;
 8006556:	4b1a      	ldr	r3, [pc, #104]	; (80065c0 <HSI_SetSysClock+0x80>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 0302 	and.w	r3, r3, #2
 800655e:	60fb      	str	r3, [r7, #12]

	// 只有 HSI 就绪之后则继续往下执行
	if (HSIStartUpStatus == RCC_CR_HSIRDY)
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2b02      	cmp	r3, #2
 8006564:	d127      	bne.n	80065b6 <HSI_SetSysClock+0x76>
	{
		//-------------------------------------------------------------//

		// 使能 FLASH 预存取缓冲区
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8006566:	2010      	movs	r0, #16
 8006568:	f7fe fac6 	bl	8004af8 <FLASH_PrefetchBufferCmd>
		// 设置成 2 的时候，SYSCLK 低于 48M 也可以工作，如果设置成 0 或者 1 的时候，
		// 如果配置的 SYSCLK 超出了范围的话，则会进入硬件错误，程序就死了
		// 0：0 < SYSCLK <= 24M
		// 1：24< SYSCLK <= 48M
		// 2：48< SYSCLK <= 72M
		FLASH_SetLatency(FLASH_Latency_2);
 800656c:	2002      	movs	r0, #2
 800656e:	f7fe faa7 	bl	8004ac0 <FLASH_SetLatency>
		//------------------------------------------------------------//

		// AHB 预分频因子设置为 1 分频，HCLK = SYSCLK
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8006572:	2000      	movs	r0, #0
 8006574:	f7fe ff3a 	bl	80053ec <RCC_HCLKConfig>

		// APB2 预分频因子设置为 1 分频，PCLK2 = HCLK
		RCC_PCLK2Config(RCC_HCLK_Div1);
 8006578:	2000      	movs	r0, #0
 800657a:	f7fe ff6f 	bl	800545c <RCC_PCLK2Config>

		// APB1 预分频因子设置为 1 分频，PCLK1 = HCLK/2
		RCC_PCLK1Config(RCC_HCLK_Div2);
 800657e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8006582:	f7fe ff4f 	bl	8005424 <RCC_PCLK1Config>

		//-----------设置各种频率主要就是在这里设置-------------------//
		// 设置 PLL 时钟来源为 HSE，设置 PLL 倍频因子
		// PLLCLK = 4MHz * pllmul
		RCC_PLLConfig(RCC_PLLSource_HSI_Div2, pllmul);
 8006586:	6879      	ldr	r1, [r7, #4]
 8006588:	2000      	movs	r0, #0
 800658a:	f7fe fed7 	bl	800533c <RCC_PLLConfig>
		//-- -----------------------------------------------------//

		// 开启 PLL
		RCC_PLLCmd(ENABLE);
 800658e:	2001      	movs	r0, #1
 8006590:	f7fe fef2 	bl	8005378 <RCC_PLLCmd>

		// 等待 PLL 稳定
		while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8006594:	bf00      	nop
 8006596:	2039      	movs	r0, #57	; 0x39
 8006598:	f7ff f8a4 	bl	80056e4 <RCC_GetFlagStatus>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d0f9      	beq.n	8006596 <HSI_SetSysClock+0x56>
		{
		}

		// 当 PLL 稳定之后，把 PLL 时钟切换为系统时钟 SYSCLK
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 80065a2:	2002      	movs	r0, #2
 80065a4:	f7fe fef8 	bl	8005398 <RCC_SYSCLKConfig>

		// 读取时钟切换状态位，确保 PLLCLK 被选为系统时钟
		while (RCC_GetSYSCLKSource() != 0x08)
 80065a8:	bf00      	nop
 80065aa:	f7fe ff11 	bl	80053d0 <RCC_GetSYSCLKSource>
 80065ae:	4603      	mov	r3, r0
 80065b0:	2b08      	cmp	r3, #8
 80065b2:	d1fa      	bne.n	80065aa <HSI_SetSysClock+0x6a>
		// HSI 是内部的高速时钟，8MHZ
		while (1)
		{
		}
	}
}
 80065b4:	e000      	b.n	80065b8 <HSI_SetSysClock+0x78>
		while (1)
 80065b6:	e7fe      	b.n	80065b6 <HSI_SetSysClock+0x76>
}
 80065b8:	3710      	adds	r7, #16
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	40021000 	.word	0x40021000

080065c4 <main>:
 **  Abstract: main program
 **
 **===========================================================================
 */
int main(void)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	af00      	add	r7, sp, #0
//	SystemInit();
	HSI_SetSysClock(RCC_PLLMul_9);
 80065c8:	f44f 10e0 	mov.w	r0, #1835008	; 0x1c0000
 80065cc:	f7ff ffb8 	bl	8006540 <HSI_SetSysClock>
	SysTick_Init(36);
 80065d0:	2024      	movs	r0, #36	; 0x24
 80065d2:	f7ff fe1d 	bl	8006210 <SysTick_Init>
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);  //中断优先级分组 分2组S
 80065d6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80065da:	f7fe f9e1 	bl	80049a0 <NVIC_PriorityGroupConfig>
	my_mem_init(); //内存管理初始化
 80065de:	f7ff fd03 	bl	8005fe8 <my_mem_init>
	IAP_WriteFlag(INIT_FLAG_DATA);
 80065e2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80065e6:	f7fd fafd 	bl	8003be4 <IAP_WriteFlag>
	IAP_Init();
 80065ea:	f7fd fb29 	bl	8003c40 <IAP_Init>
	printf("Now In IAP\r\n");
 80065ee:	483a      	ldr	r0, [pc, #232]	; (80066d8 <main+0x114>)
 80065f0:	f000 fafa 	bl	8006be8 <puts>
	TIM4_Init(10, 36000 - 1); //10ms
 80065f4:	f648 419f 	movw	r1, #35999	; 0x8c9f
 80065f8:	200a      	movs	r0, #10
 80065fa:	f7fa fc5d 	bl	8000eb8 <TIM4_Init>

	//检查是否需要本地更新
	delay_ms(1000);
 80065fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006602:	f7ff fe27 	bl	8006254 <delay_ms>
	printf("{localUpdate?}\r\n");
 8006606:	4835      	ldr	r0, [pc, #212]	; (80066dc <main+0x118>)
 8006608:	f000 faee 	bl	8006be8 <puts>
	delay_ms(1000);
 800660c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006610:	f7ff fe20 	bl	8006254 <delay_ms>
	delay_ms(1000);
 8006614:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006618:	f7ff fe1c 	bl	8006254 <delay_ms>

	F4G_Init(115200);
 800661c:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8006620:	f7fa fe76 	bl	8001310 <F4G_Init>

	/* Infinite loop */
	while (1)
	{
		switch (IAP_ReadFlag())
 8006624:	f7fd faf4 	bl	8003c10 <IAP_ReadFlag>
 8006628:	4603      	mov	r3, r0
 800662a:	f64d 62de 	movw	r2, #57054	; 0xdede
 800662e:	4293      	cmp	r3, r2
 8006630:	d048      	beq.n	80066c4 <main+0x100>
 8006632:	f64d 62de 	movw	r2, #57054	; 0xdede
 8006636:	4293      	cmp	r3, r2
 8006638:	dc0c      	bgt.n	8006654 <main+0x90>
 800663a:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800663e:	4293      	cmp	r3, r2
 8006640:	d036      	beq.n	80066b0 <main+0xec>
 8006642:	f64d 52dd 	movw	r2, #56797	; 0xdddd
 8006646:	4293      	cmp	r3, r2
 8006648:	d02b      	beq.n	80066a2 <main+0xde>
 800664a:	f645 225a 	movw	r2, #23130	; 0x5a5a
 800664e:	4293      	cmp	r3, r2
 8006650:	d00d      	beq.n	800666e <main+0xaa>
		case GET_DeviceID_FLAG_DATA:		// read DeviceID
			Get_DeviceID();
			IAP_WriteFlag(INIT_FLAG_DATA);
			break;
		default:
			break;
 8006652:	e03f      	b.n	80066d4 <main+0x110>
		switch (IAP_ReadFlag())
 8006654:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8006658:	4293      	cmp	r3, r2
 800665a:	d015      	beq.n	8006688 <main+0xc4>
 800665c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006660:	4293      	cmp	r3, r2
 8006662:	d00e      	beq.n	8006682 <main+0xbe>
 8006664:	f64e 52ed 	movw	r2, #60909	; 0xeded
 8006668:	4293      	cmp	r3, r2
 800666a:	d028      	beq.n	80066be <main+0xfa>
			break;
 800666c:	e032      	b.n	80066d4 <main+0x110>
			if (IAP_RunApp())
 800666e:	f7fd fb01 	bl	8003c74 <IAP_RunApp>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d02c      	beq.n	80066d2 <main+0x10e>
				IAP_WriteFlag(UPDATE_FLAG_DATA);
 8006678:	f64e 60ee 	movw	r0, #61166	; 0xeeee
 800667c:	f7fd fab2 	bl	8003be4 <IAP_WriteFlag>
			break;
 8006680:	e027      	b.n	80066d2 <main+0x10e>
			IAP_Main_Menu();
 8006682:	f7fd fb43 	bl	8003d0c <IAP_Main_Menu>
			break;
 8006686:	e025      	b.n	80066d4 <main+0x110>
			if (IAP_Update())
 8006688:	f7fd fcba 	bl	8004000 <IAP_Update>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d002      	beq.n	8006698 <main+0xd4>
				NVIC_SystemReset();
 8006692:	f7ff ff41 	bl	8006518 <NVIC_SystemReset>
			break;
 8006696:	e01d      	b.n	80066d4 <main+0x110>
				IAP_WriteFlag(INIT_FLAG_DATA);
 8006698:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800669c:	f7fd faa2 	bl	8003be4 <IAP_WriteFlag>
			break;
 80066a0:	e018      	b.n	80066d4 <main+0x110>
			IAP_Upload();
 80066a2:	f7fe f8a7 	bl	80047f4 <IAP_Upload>
			IAP_WriteFlag(INIT_FLAG_DATA);
 80066a6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80066aa:	f7fd fa9b 	bl	8003be4 <IAP_WriteFlag>
			break;
 80066ae:	e011      	b.n	80066d4 <main+0x110>
			IAP_Erase();
 80066b0:	f7fe f8aa 	bl	8004808 <IAP_Erase>
			IAP_WriteFlag(INIT_FLAG_DATA);
 80066b4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80066b8:	f7fd fa94 	bl	8003be4 <IAP_WriteFlag>
			break;
 80066bc:	e00a      	b.n	80066d4 <main+0x110>
			Set_DeviceID();
 80066be:	f7fe f8c9 	bl	8004854 <Set_DeviceID>
			break;
 80066c2:	e007      	b.n	80066d4 <main+0x110>
			Get_DeviceID();
 80066c4:	f7fe f95e 	bl	8004984 <Get_DeviceID>
			IAP_WriteFlag(INIT_FLAG_DATA);
 80066c8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80066cc:	f7fd fa8a 	bl	8003be4 <IAP_WriteFlag>
			break;
 80066d0:	e000      	b.n	80066d4 <main+0x110>
			break;
 80066d2:	bf00      	nop
		switch (IAP_ReadFlag())
 80066d4:	e7a6      	b.n	8006624 <main+0x60>
 80066d6:	bf00      	nop
 80066d8:	0800bf4c 	.word	0x0800bf4c
 80066dc:	0800bf58 	.word	0x0800bf58

080066e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80066e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006718 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80066e4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80066e6:	e003      	b.n	80066f0 <LoopCopyDataInit>

080066e8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80066e8:	4b0c      	ldr	r3, [pc, #48]	; (800671c <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 80066ea:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80066ec:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80066ee:	3104      	adds	r1, #4

080066f0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80066f0:	480b      	ldr	r0, [pc, #44]	; (8006720 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 80066f2:	4b0c      	ldr	r3, [pc, #48]	; (8006724 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 80066f4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80066f6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80066f8:	d3f6      	bcc.n	80066e8 <CopyDataInit>
	ldr	r2, =_sbss
 80066fa:	4a0b      	ldr	r2, [pc, #44]	; (8006728 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 80066fc:	e002      	b.n	8006704 <LoopFillZerobss>

080066fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80066fe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006700:	f842 3b04 	str.w	r3, [r2], #4

08006704 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006704:	4b09      	ldr	r3, [pc, #36]	; (800672c <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8006706:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8006708:	d3f9      	bcc.n	80066fe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800670a:	f000 f8ed 	bl	80068e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800670e:	f000 f9ad 	bl	8006a6c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006712:	f7ff ff57 	bl	80065c4 <main>
	bx	lr
 8006716:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006718:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 800671c:	0800c278 	.word	0x0800c278
	ldr	r0, =_sdata
 8006720:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8006724:	200006fc 	.word	0x200006fc
	ldr	r2, =_sbss
 8006728:	20000700 	.word	0x20000700
	ldr	r3, = _ebss
 800672c:	2000aad0 	.word	0x2000aad0

08006730 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006730:	e7fe      	b.n	8006730 <ADC1_2_IRQHandler>

08006732 <NMI_Handler>:
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void)
{
 8006732:	b480      	push	{r7}
 8006734:	af00      	add	r7, sp, #0
}
 8006736:	bf00      	nop
 8006738:	46bd      	mov	sp, r7
 800673a:	bc80      	pop	{r7}
 800673c:	4770      	bx	lr
	...

08006740 <HardFault_Handler>:
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	printf("HardFault!\r\n");
 8006744:	4801      	ldr	r0, [pc, #4]	; (800674c <HardFault_Handler+0xc>)
 8006746:	f000 fa4f 	bl	8006be8 <puts>
	//NVIC_SystemReset();
	while (1)
 800674a:	e7fe      	b.n	800674a <HardFault_Handler+0xa>
 800674c:	0800bf68 	.word	0x0800bf68

08006750 <MemManage_Handler>:
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void)
{
 8006750:	b480      	push	{r7}
 8006752:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1)
 8006754:	e7fe      	b.n	8006754 <MemManage_Handler+0x4>

08006756 <BusFault_Handler>:
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void)
{
 8006756:	b480      	push	{r7}
 8006758:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1)
 800675a:	e7fe      	b.n	800675a <BusFault_Handler+0x4>

0800675c <UsageFault_Handler>:
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void)
{
 800675c:	b480      	push	{r7}
 800675e:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1)
 8006760:	e7fe      	b.n	8006760 <UsageFault_Handler+0x4>

08006762 <SVC_Handler>:
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void)
{
 8006762:	b480      	push	{r7}
 8006764:	af00      	add	r7, sp, #0
}
 8006766:	bf00      	nop
 8006768:	46bd      	mov	sp, r7
 800676a:	bc80      	pop	{r7}
 800676c:	4770      	bx	lr

0800676e <DebugMon_Handler>:
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void)
{
 800676e:	b480      	push	{r7}
 8006770:	af00      	add	r7, sp, #0
}
 8006772:	bf00      	nop
 8006774:	46bd      	mov	sp, r7
 8006776:	bc80      	pop	{r7}
 8006778:	4770      	bx	lr

0800677a <PendSV_Handler>:
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void)
{
 800677a:	b480      	push	{r7}
 800677c:	af00      	add	r7, sp, #0
}
 800677e:	bf00      	nop
 8006780:	46bd      	mov	sp, r7
 8006782:	bc80      	pop	{r7}
 8006784:	4770      	bx	lr

08006786 <SysTick_Handler>:
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void)
{
 8006786:	b480      	push	{r7}
 8006788:	af00      	add	r7, sp, #0
}
 800678a:	bf00      	nop
 800678c:	46bd      	mov	sp, r7
 800678e:	bc80      	pop	{r7}
 8006790:	4770      	bx	lr
	...

08006794 <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b082      	sub	sp, #8
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	USART_SendData(USART1, ch);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	b29b      	uxth	r3, r3
 80067a0:	4619      	mov	r1, r3
 80067a2:	4808      	ldr	r0, [pc, #32]	; (80067c4 <__io_putchar+0x30>)
 80067a4:	f7ff fb62 	bl	8005e6c <USART_SendData>
	while (USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET)
 80067a8:	bf00      	nop
 80067aa:	2180      	movs	r1, #128	; 0x80
 80067ac:	4805      	ldr	r0, [pc, #20]	; (80067c4 <__io_putchar+0x30>)
 80067ae:	f7ff fb7d 	bl	8005eac <USART_GetFlagStatus>
 80067b2:	4603      	mov	r3, r0
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d0f8      	beq.n	80067aa <__io_putchar+0x16>
		;
	return ch;
 80067b8:	687b      	ldr	r3, [r7, #4]
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3708      	adds	r7, #8
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	40013800 	.word	0x40013800

080067c8 <_write>:

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b086      	sub	sp, #24
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	/* return len; */
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80067d4:	2300      	movs	r3, #0
 80067d6:	617b      	str	r3, [r7, #20]
 80067d8:	e009      	b.n	80067ee <_write+0x26>
	{
		__io_putchar(*ptr++);
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	1c5a      	adds	r2, r3, #1
 80067de:	60ba      	str	r2, [r7, #8]
 80067e0:	781b      	ldrb	r3, [r3, #0]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7ff ffd6 	bl	8006794 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	3301      	adds	r3, #1
 80067ec:	617b      	str	r3, [r7, #20]
 80067ee:	697a      	ldr	r2, [r7, #20]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	dbf1      	blt.n	80067da <_write+0x12>
	}
	return len;
 80067f6:	687b      	ldr	r3, [r7, #4]
	//errno = ENOSYS;
	//return -1;
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3718      	adds	r7, #24
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <_sbrk>:
//===============自定义修改==================================
void * _sbrk(int32_t incr)
{
 8006800:	b480      	push	{r7}
 8006802:	b085      	sub	sp, #20
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
	extern char end; /* Set by linker.  */
	static char * heap_end;
	char * prev_heap_end;

	if (heap_end == 0)
 8006808:	4b0a      	ldr	r3, [pc, #40]	; (8006834 <_sbrk+0x34>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d102      	bne.n	8006816 <_sbrk+0x16>
	{
		heap_end = &end;
 8006810:	4b08      	ldr	r3, [pc, #32]	; (8006834 <_sbrk+0x34>)
 8006812:	4a09      	ldr	r2, [pc, #36]	; (8006838 <_sbrk+0x38>)
 8006814:	601a      	str	r2, [r3, #0]
	}

	prev_heap_end = heap_end;
 8006816:	4b07      	ldr	r3, [pc, #28]	; (8006834 <_sbrk+0x34>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	60fb      	str	r3, [r7, #12]
	heap_end += incr;
 800681c:	4b05      	ldr	r3, [pc, #20]	; (8006834 <_sbrk+0x34>)
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	4413      	add	r3, r2
 8006824:	4a03      	ldr	r2, [pc, #12]	; (8006834 <_sbrk+0x34>)
 8006826:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
 8006828:	68fb      	ldr	r3, [r7, #12]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3714      	adds	r7, #20
 800682e:	46bd      	mov	sp, r7
 8006830:	bc80      	pop	{r7}
 8006832:	4770      	bx	lr
 8006834:	20001a70 	.word	0x20001a70
 8006838:	2000aad0 	.word	0x2000aad0

0800683c <_close>:

int _close(int32_t file)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 8006844:	4b04      	ldr	r3, [pc, #16]	; (8006858 <_close+0x1c>)
 8006846:	2258      	movs	r2, #88	; 0x58
 8006848:	601a      	str	r2, [r3, #0]
	return -1;
 800684a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800684e:	4618      	mov	r0, r3
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	bc80      	pop	{r7}
 8006856:	4770      	bx	lr
 8006858:	2000aac0 	.word	0x2000aac0

0800685c <_fstat>:

int _fstat(int32_t file, struct stat *st)
{
 800685c:	b480      	push	{r7}
 800685e:	b083      	sub	sp, #12
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
 8006864:	6039      	str	r1, [r7, #0]
	errno = ENOSYS;
 8006866:	4b05      	ldr	r3, [pc, #20]	; (800687c <_fstat+0x20>)
 8006868:	2258      	movs	r2, #88	; 0x58
 800686a:	601a      	str	r2, [r3, #0]
	return -1;
 800686c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006870:	4618      	mov	r0, r3
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	bc80      	pop	{r7}
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop
 800687c:	2000aac0 	.word	0x2000aac0

08006880 <_isatty>:

int _isatty(int32_t file)
{
 8006880:	b480      	push	{r7}
 8006882:	b083      	sub	sp, #12
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
	errno = ENOSYS;
 8006888:	4b04      	ldr	r3, [pc, #16]	; (800689c <_isatty+0x1c>)
 800688a:	2258      	movs	r2, #88	; 0x58
 800688c:	601a      	str	r2, [r3, #0]
	return 0;
 800688e:	2300      	movs	r3, #0
}
 8006890:	4618      	mov	r0, r3
 8006892:	370c      	adds	r7, #12
 8006894:	46bd      	mov	sp, r7
 8006896:	bc80      	pop	{r7}
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	2000aac0 	.word	0x2000aac0

080068a0 <_lseek>:

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b085      	sub	sp, #20
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 80068ac:	4b04      	ldr	r3, [pc, #16]	; (80068c0 <_lseek+0x20>)
 80068ae:	2258      	movs	r2, #88	; 0x58
 80068b0:	601a      	str	r2, [r3, #0]
	return -1;
 80068b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3714      	adds	r7, #20
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bc80      	pop	{r7}
 80068be:	4770      	bx	lr
 80068c0:	2000aac0 	.word	0x2000aac0

080068c4 <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b085      	sub	sp, #20
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	607a      	str	r2, [r7, #4]
	errno = ENOSYS;
 80068d0:	4b04      	ldr	r3, [pc, #16]	; (80068e4 <_read+0x20>)
 80068d2:	2258      	movs	r2, #88	; 0x58
 80068d4:	601a      	str	r2, [r3, #0]
	return -1;
 80068d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3714      	adds	r7, #20
 80068de:	46bd      	mov	sp, r7
 80068e0:	bc80      	pop	{r7}
 80068e2:	4770      	bx	lr
 80068e4:	2000aac0 	.word	0x2000aac0

080068e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80068ec:	4a15      	ldr	r2, [pc, #84]	; (8006944 <SystemInit+0x5c>)
 80068ee:	4b15      	ldr	r3, [pc, #84]	; (8006944 <SystemInit+0x5c>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f043 0301 	orr.w	r3, r3, #1
 80068f6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80068f8:	4912      	ldr	r1, [pc, #72]	; (8006944 <SystemInit+0x5c>)
 80068fa:	4b12      	ldr	r3, [pc, #72]	; (8006944 <SystemInit+0x5c>)
 80068fc:	685a      	ldr	r2, [r3, #4]
 80068fe:	4b12      	ldr	r3, [pc, #72]	; (8006948 <SystemInit+0x60>)
 8006900:	4013      	ands	r3, r2
 8006902:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006904:	4a0f      	ldr	r2, [pc, #60]	; (8006944 <SystemInit+0x5c>)
 8006906:	4b0f      	ldr	r3, [pc, #60]	; (8006944 <SystemInit+0x5c>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800690e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006912:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006914:	4a0b      	ldr	r2, [pc, #44]	; (8006944 <SystemInit+0x5c>)
 8006916:	4b0b      	ldr	r3, [pc, #44]	; (8006944 <SystemInit+0x5c>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800691e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8006920:	4a08      	ldr	r2, [pc, #32]	; (8006944 <SystemInit+0x5c>)
 8006922:	4b08      	ldr	r3, [pc, #32]	; (8006944 <SystemInit+0x5c>)
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800692a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800692c:	4b05      	ldr	r3, [pc, #20]	; (8006944 <SystemInit+0x5c>)
 800692e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8006932:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8006934:	f000 f80c 	bl	8006950 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8006938:	4b04      	ldr	r3, [pc, #16]	; (800694c <SystemInit+0x64>)
 800693a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800693e:	609a      	str	r2, [r3, #8]
#endif 
}
 8006940:	bf00      	nop
 8006942:	bd80      	pop	{r7, pc}
 8006944:	40021000 	.word	0x40021000
 8006948:	f8ff0000 	.word	0xf8ff0000
 800694c:	e000ed00 	.word	0xe000ed00

08006950 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8006954:	f000 f802 	bl	800695c <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8006958:	bf00      	nop
 800695a:	bd80      	pop	{r7, pc}

0800695c <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8006962:	2300      	movs	r3, #0
 8006964:	607b      	str	r3, [r7, #4]
 8006966:	2300      	movs	r3, #0
 8006968:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800696a:	4a3a      	ldr	r2, [pc, #232]	; (8006a54 <SetSysClockTo72+0xf8>)
 800696c:	4b39      	ldr	r3, [pc, #228]	; (8006a54 <SetSysClockTo72+0xf8>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006974:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8006976:	4b37      	ldr	r3, [pc, #220]	; (8006a54 <SetSysClockTo72+0xf8>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800697e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	3301      	adds	r3, #1
 8006984:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d103      	bne.n	8006994 <SetSysClockTo72+0x38>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8006992:	d1f0      	bne.n	8006976 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8006994:	4b2f      	ldr	r3, [pc, #188]	; (8006a54 <SetSysClockTo72+0xf8>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800699c:	2b00      	cmp	r3, #0
 800699e:	d002      	beq.n	80069a6 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80069a0:	2301      	movs	r3, #1
 80069a2:	603b      	str	r3, [r7, #0]
 80069a4:	e001      	b.n	80069aa <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80069a6:	2300      	movs	r3, #0
 80069a8:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d14b      	bne.n	8006a48 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80069b0:	4a29      	ldr	r2, [pc, #164]	; (8006a58 <SetSysClockTo72+0xfc>)
 80069b2:	4b29      	ldr	r3, [pc, #164]	; (8006a58 <SetSysClockTo72+0xfc>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f043 0310 	orr.w	r3, r3, #16
 80069ba:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80069bc:	4a26      	ldr	r2, [pc, #152]	; (8006a58 <SetSysClockTo72+0xfc>)
 80069be:	4b26      	ldr	r3, [pc, #152]	; (8006a58 <SetSysClockTo72+0xfc>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f023 0303 	bic.w	r3, r3, #3
 80069c6:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80069c8:	4a23      	ldr	r2, [pc, #140]	; (8006a58 <SetSysClockTo72+0xfc>)
 80069ca:	4b23      	ldr	r3, [pc, #140]	; (8006a58 <SetSysClockTo72+0xfc>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f043 0302 	orr.w	r3, r3, #2
 80069d2:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80069d4:	4a1f      	ldr	r2, [pc, #124]	; (8006a54 <SetSysClockTo72+0xf8>)
 80069d6:	4b1f      	ldr	r3, [pc, #124]	; (8006a54 <SetSysClockTo72+0xf8>)
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80069dc:	4a1d      	ldr	r2, [pc, #116]	; (8006a54 <SetSysClockTo72+0xf8>)
 80069de:	4b1d      	ldr	r3, [pc, #116]	; (8006a54 <SetSysClockTo72+0xf8>)
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80069e4:	4a1b      	ldr	r2, [pc, #108]	; (8006a54 <SetSysClockTo72+0xf8>)
 80069e6:	4b1b      	ldr	r3, [pc, #108]	; (8006a54 <SetSysClockTo72+0xf8>)
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80069ee:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 80069f0:	4a18      	ldr	r2, [pc, #96]	; (8006a54 <SetSysClockTo72+0xf8>)
 80069f2:	4b18      	ldr	r3, [pc, #96]	; (8006a54 <SetSysClockTo72+0xf8>)
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80069fa:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80069fc:	4a15      	ldr	r2, [pc, #84]	; (8006a54 <SetSysClockTo72+0xf8>)
 80069fe:	4b15      	ldr	r3, [pc, #84]	; (8006a54 <SetSysClockTo72+0xf8>)
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8006a06:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8006a08:	4a12      	ldr	r2, [pc, #72]	; (8006a54 <SetSysClockTo72+0xf8>)
 8006a0a:	4b12      	ldr	r3, [pc, #72]	; (8006a54 <SetSysClockTo72+0xf8>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a12:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8006a14:	bf00      	nop
 8006a16:	4b0f      	ldr	r3, [pc, #60]	; (8006a54 <SetSysClockTo72+0xf8>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d0f9      	beq.n	8006a16 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8006a22:	4a0c      	ldr	r2, [pc, #48]	; (8006a54 <SetSysClockTo72+0xf8>)
 8006a24:	4b0b      	ldr	r3, [pc, #44]	; (8006a54 <SetSysClockTo72+0xf8>)
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	f023 0303 	bic.w	r3, r3, #3
 8006a2c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8006a2e:	4a09      	ldr	r2, [pc, #36]	; (8006a54 <SetSysClockTo72+0xf8>)
 8006a30:	4b08      	ldr	r3, [pc, #32]	; (8006a54 <SetSysClockTo72+0xf8>)
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f043 0302 	orr.w	r3, r3, #2
 8006a38:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8006a3a:	bf00      	nop
 8006a3c:	4b05      	ldr	r3, [pc, #20]	; (8006a54 <SetSysClockTo72+0xf8>)
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	f003 030c 	and.w	r3, r3, #12
 8006a44:	2b08      	cmp	r3, #8
 8006a46:	d1f9      	bne.n	8006a3c <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8006a48:	bf00      	nop
 8006a4a:	370c      	adds	r7, #12
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bc80      	pop	{r7}
 8006a50:	4770      	bx	lr
 8006a52:	bf00      	nop
 8006a54:	40021000 	.word	0x40021000
 8006a58:	40022000 	.word	0x40022000

08006a5c <atoi>:
 8006a5c:	220a      	movs	r2, #10
 8006a5e:	2100      	movs	r1, #0
 8006a60:	f000 ba36 	b.w	8006ed0 <strtol>

08006a64 <atol>:
 8006a64:	220a      	movs	r2, #10
 8006a66:	2100      	movs	r1, #0
 8006a68:	f000 ba32 	b.w	8006ed0 <strtol>

08006a6c <__libc_init_array>:
 8006a6c:	b570      	push	{r4, r5, r6, lr}
 8006a6e:	2500      	movs	r5, #0
 8006a70:	4e0c      	ldr	r6, [pc, #48]	; (8006aa4 <__libc_init_array+0x38>)
 8006a72:	4c0d      	ldr	r4, [pc, #52]	; (8006aa8 <__libc_init_array+0x3c>)
 8006a74:	1ba4      	subs	r4, r4, r6
 8006a76:	10a4      	asrs	r4, r4, #2
 8006a78:	42a5      	cmp	r5, r4
 8006a7a:	d109      	bne.n	8006a90 <__libc_init_array+0x24>
 8006a7c:	f004 ffba 	bl	800b9f4 <_init>
 8006a80:	2500      	movs	r5, #0
 8006a82:	4e0a      	ldr	r6, [pc, #40]	; (8006aac <__libc_init_array+0x40>)
 8006a84:	4c0a      	ldr	r4, [pc, #40]	; (8006ab0 <__libc_init_array+0x44>)
 8006a86:	1ba4      	subs	r4, r4, r6
 8006a88:	10a4      	asrs	r4, r4, #2
 8006a8a:	42a5      	cmp	r5, r4
 8006a8c:	d105      	bne.n	8006a9a <__libc_init_array+0x2e>
 8006a8e:	bd70      	pop	{r4, r5, r6, pc}
 8006a90:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006a94:	4798      	blx	r3
 8006a96:	3501      	adds	r5, #1
 8006a98:	e7ee      	b.n	8006a78 <__libc_init_array+0xc>
 8006a9a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006a9e:	4798      	blx	r3
 8006aa0:	3501      	adds	r5, #1
 8006aa2:	e7f2      	b.n	8006a8a <__libc_init_array+0x1e>
 8006aa4:	0800c270 	.word	0x0800c270
 8006aa8:	0800c270 	.word	0x0800c270
 8006aac:	0800c270 	.word	0x0800c270
 8006ab0:	0800c274 	.word	0x0800c274

08006ab4 <memcmp>:
 8006ab4:	b510      	push	{r4, lr}
 8006ab6:	3901      	subs	r1, #1
 8006ab8:	4402      	add	r2, r0
 8006aba:	4290      	cmp	r0, r2
 8006abc:	d101      	bne.n	8006ac2 <memcmp+0xe>
 8006abe:	2000      	movs	r0, #0
 8006ac0:	bd10      	pop	{r4, pc}
 8006ac2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006ac6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006aca:	42a3      	cmp	r3, r4
 8006acc:	d0f5      	beq.n	8006aba <memcmp+0x6>
 8006ace:	1b18      	subs	r0, r3, r4
 8006ad0:	bd10      	pop	{r4, pc}

08006ad2 <memcpy>:
 8006ad2:	b510      	push	{r4, lr}
 8006ad4:	1e43      	subs	r3, r0, #1
 8006ad6:	440a      	add	r2, r1
 8006ad8:	4291      	cmp	r1, r2
 8006ada:	d100      	bne.n	8006ade <memcpy+0xc>
 8006adc:	bd10      	pop	{r4, pc}
 8006ade:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ae2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ae6:	e7f7      	b.n	8006ad8 <memcpy+0x6>

08006ae8 <memset>:
 8006ae8:	4603      	mov	r3, r0
 8006aea:	4402      	add	r2, r0
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d100      	bne.n	8006af2 <memset+0xa>
 8006af0:	4770      	bx	lr
 8006af2:	f803 1b01 	strb.w	r1, [r3], #1
 8006af6:	e7f9      	b.n	8006aec <memset+0x4>

08006af8 <printf>:
 8006af8:	b40f      	push	{r0, r1, r2, r3}
 8006afa:	4b0a      	ldr	r3, [pc, #40]	; (8006b24 <printf+0x2c>)
 8006afc:	b513      	push	{r0, r1, r4, lr}
 8006afe:	681c      	ldr	r4, [r3, #0]
 8006b00:	b124      	cbz	r4, 8006b0c <printf+0x14>
 8006b02:	69a3      	ldr	r3, [r4, #24]
 8006b04:	b913      	cbnz	r3, 8006b0c <printf+0x14>
 8006b06:	4620      	mov	r0, r4
 8006b08:	f003 fa34 	bl	8009f74 <__sinit>
 8006b0c:	ab05      	add	r3, sp, #20
 8006b0e:	9a04      	ldr	r2, [sp, #16]
 8006b10:	68a1      	ldr	r1, [r4, #8]
 8006b12:	4620      	mov	r0, r4
 8006b14:	9301      	str	r3, [sp, #4]
 8006b16:	f001 f9c1 	bl	8007e9c <_vfprintf_r>
 8006b1a:	b002      	add	sp, #8
 8006b1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b20:	b004      	add	sp, #16
 8006b22:	4770      	bx	lr
 8006b24:	2000008c 	.word	0x2000008c

08006b28 <_puts_r>:
 8006b28:	b530      	push	{r4, r5, lr}
 8006b2a:	4605      	mov	r5, r0
 8006b2c:	b089      	sub	sp, #36	; 0x24
 8006b2e:	4608      	mov	r0, r1
 8006b30:	460c      	mov	r4, r1
 8006b32:	f7f9 fb79 	bl	8000228 <strlen>
 8006b36:	4b28      	ldr	r3, [pc, #160]	; (8006bd8 <_puts_r+0xb0>)
 8006b38:	9005      	str	r0, [sp, #20]
 8006b3a:	9306      	str	r3, [sp, #24]
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	4418      	add	r0, r3
 8006b40:	9307      	str	r3, [sp, #28]
 8006b42:	ab04      	add	r3, sp, #16
 8006b44:	9301      	str	r3, [sp, #4]
 8006b46:	2302      	movs	r3, #2
 8006b48:	9404      	str	r4, [sp, #16]
 8006b4a:	9003      	str	r0, [sp, #12]
 8006b4c:	9302      	str	r3, [sp, #8]
 8006b4e:	b125      	cbz	r5, 8006b5a <_puts_r+0x32>
 8006b50:	69ab      	ldr	r3, [r5, #24]
 8006b52:	b913      	cbnz	r3, 8006b5a <_puts_r+0x32>
 8006b54:	4628      	mov	r0, r5
 8006b56:	f003 fa0d 	bl	8009f74 <__sinit>
 8006b5a:	69ab      	ldr	r3, [r5, #24]
 8006b5c:	68ac      	ldr	r4, [r5, #8]
 8006b5e:	b913      	cbnz	r3, 8006b66 <_puts_r+0x3e>
 8006b60:	4628      	mov	r0, r5
 8006b62:	f003 fa07 	bl	8009f74 <__sinit>
 8006b66:	4b1d      	ldr	r3, [pc, #116]	; (8006bdc <_puts_r+0xb4>)
 8006b68:	429c      	cmp	r4, r3
 8006b6a:	d12a      	bne.n	8006bc2 <_puts_r+0x9a>
 8006b6c:	686c      	ldr	r4, [r5, #4]
 8006b6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b70:	07db      	lsls	r3, r3, #31
 8006b72:	d405      	bmi.n	8006b80 <_puts_r+0x58>
 8006b74:	89a3      	ldrh	r3, [r4, #12]
 8006b76:	0598      	lsls	r0, r3, #22
 8006b78:	d402      	bmi.n	8006b80 <_puts_r+0x58>
 8006b7a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b7c:	f003 fd1c 	bl	800a5b8 <__retarget_lock_acquire_recursive>
 8006b80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b84:	0499      	lsls	r1, r3, #18
 8006b86:	d406      	bmi.n	8006b96 <_puts_r+0x6e>
 8006b88:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006b8c:	81a3      	strh	r3, [r4, #12]
 8006b8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b94:	6663      	str	r3, [r4, #100]	; 0x64
 8006b96:	4628      	mov	r0, r5
 8006b98:	aa01      	add	r2, sp, #4
 8006b9a:	4621      	mov	r1, r4
 8006b9c:	f003 fb7e 	bl	800a29c <__sfvwrite_r>
 8006ba0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ba2:	2800      	cmp	r0, #0
 8006ba4:	bf14      	ite	ne
 8006ba6:	f04f 35ff 	movne.w	r5, #4294967295
 8006baa:	250a      	moveq	r5, #10
 8006bac:	07da      	lsls	r2, r3, #31
 8006bae:	d405      	bmi.n	8006bbc <_puts_r+0x94>
 8006bb0:	89a3      	ldrh	r3, [r4, #12]
 8006bb2:	059b      	lsls	r3, r3, #22
 8006bb4:	d402      	bmi.n	8006bbc <_puts_r+0x94>
 8006bb6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bb8:	f003 fcff 	bl	800a5ba <__retarget_lock_release_recursive>
 8006bbc:	4628      	mov	r0, r5
 8006bbe:	b009      	add	sp, #36	; 0x24
 8006bc0:	bd30      	pop	{r4, r5, pc}
 8006bc2:	4b07      	ldr	r3, [pc, #28]	; (8006be0 <_puts_r+0xb8>)
 8006bc4:	429c      	cmp	r4, r3
 8006bc6:	d101      	bne.n	8006bcc <_puts_r+0xa4>
 8006bc8:	68ac      	ldr	r4, [r5, #8]
 8006bca:	e7d0      	b.n	8006b6e <_puts_r+0x46>
 8006bcc:	4b05      	ldr	r3, [pc, #20]	; (8006be4 <_puts_r+0xbc>)
 8006bce:	429c      	cmp	r4, r3
 8006bd0:	bf08      	it	eq
 8006bd2:	68ec      	ldreq	r4, [r5, #12]
 8006bd4:	e7cb      	b.n	8006b6e <_puts_r+0x46>
 8006bd6:	bf00      	nop
 8006bd8:	0800bf74 	.word	0x0800bf74
 8006bdc:	0800c018 	.word	0x0800c018
 8006be0:	0800c038 	.word	0x0800c038
 8006be4:	0800bff8 	.word	0x0800bff8

08006be8 <puts>:
 8006be8:	4b02      	ldr	r3, [pc, #8]	; (8006bf4 <puts+0xc>)
 8006bea:	4601      	mov	r1, r0
 8006bec:	6818      	ldr	r0, [r3, #0]
 8006bee:	f7ff bf9b 	b.w	8006b28 <_puts_r>
 8006bf2:	bf00      	nop
 8006bf4:	2000008c 	.word	0x2000008c

08006bf8 <snprintf>:
 8006bf8:	b40c      	push	{r2, r3}
 8006bfa:	b530      	push	{r4, r5, lr}
 8006bfc:	4b17      	ldr	r3, [pc, #92]	; (8006c5c <snprintf+0x64>)
 8006bfe:	1e0c      	subs	r4, r1, #0
 8006c00:	b09d      	sub	sp, #116	; 0x74
 8006c02:	681d      	ldr	r5, [r3, #0]
 8006c04:	da08      	bge.n	8006c18 <snprintf+0x20>
 8006c06:	238b      	movs	r3, #139	; 0x8b
 8006c08:	f04f 30ff 	mov.w	r0, #4294967295
 8006c0c:	602b      	str	r3, [r5, #0]
 8006c0e:	b01d      	add	sp, #116	; 0x74
 8006c10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c14:	b002      	add	sp, #8
 8006c16:	4770      	bx	lr
 8006c18:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006c1c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006c20:	bf0c      	ite	eq
 8006c22:	4623      	moveq	r3, r4
 8006c24:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006c28:	9304      	str	r3, [sp, #16]
 8006c2a:	9307      	str	r3, [sp, #28]
 8006c2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006c30:	9002      	str	r0, [sp, #8]
 8006c32:	9006      	str	r0, [sp, #24]
 8006c34:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006c38:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006c3a:	ab21      	add	r3, sp, #132	; 0x84
 8006c3c:	a902      	add	r1, sp, #8
 8006c3e:	4628      	mov	r0, r5
 8006c40:	9301      	str	r3, [sp, #4]
 8006c42:	f000 f95b 	bl	8006efc <_svfprintf_r>
 8006c46:	1c43      	adds	r3, r0, #1
 8006c48:	bfbc      	itt	lt
 8006c4a:	238b      	movlt	r3, #139	; 0x8b
 8006c4c:	602b      	strlt	r3, [r5, #0]
 8006c4e:	2c00      	cmp	r4, #0
 8006c50:	d0dd      	beq.n	8006c0e <snprintf+0x16>
 8006c52:	2200      	movs	r2, #0
 8006c54:	9b02      	ldr	r3, [sp, #8]
 8006c56:	701a      	strb	r2, [r3, #0]
 8006c58:	e7d9      	b.n	8006c0e <snprintf+0x16>
 8006c5a:	bf00      	nop
 8006c5c:	2000008c 	.word	0x2000008c

08006c60 <sprintf>:
 8006c60:	b40e      	push	{r1, r2, r3}
 8006c62:	f44f 7102 	mov.w	r1, #520	; 0x208
 8006c66:	b500      	push	{lr}
 8006c68:	b09c      	sub	sp, #112	; 0x70
 8006c6a:	f8ad 1014 	strh.w	r1, [sp, #20]
 8006c6e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006c72:	9104      	str	r1, [sp, #16]
 8006c74:	9107      	str	r1, [sp, #28]
 8006c76:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006c7a:	ab1d      	add	r3, sp, #116	; 0x74
 8006c7c:	9002      	str	r0, [sp, #8]
 8006c7e:	9006      	str	r0, [sp, #24]
 8006c80:	4808      	ldr	r0, [pc, #32]	; (8006ca4 <sprintf+0x44>)
 8006c82:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c86:	f8ad 1016 	strh.w	r1, [sp, #22]
 8006c8a:	6800      	ldr	r0, [r0, #0]
 8006c8c:	a902      	add	r1, sp, #8
 8006c8e:	9301      	str	r3, [sp, #4]
 8006c90:	f000 f934 	bl	8006efc <_svfprintf_r>
 8006c94:	2200      	movs	r2, #0
 8006c96:	9b02      	ldr	r3, [sp, #8]
 8006c98:	701a      	strb	r2, [r3, #0]
 8006c9a:	b01c      	add	sp, #112	; 0x70
 8006c9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ca0:	b003      	add	sp, #12
 8006ca2:	4770      	bx	lr
 8006ca4:	2000008c 	.word	0x2000008c

08006ca8 <strchr>:
 8006ca8:	b2c9      	uxtb	r1, r1
 8006caa:	4603      	mov	r3, r0
 8006cac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cb0:	b11a      	cbz	r2, 8006cba <strchr+0x12>
 8006cb2:	4291      	cmp	r1, r2
 8006cb4:	d1f9      	bne.n	8006caa <strchr+0x2>
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	4770      	bx	lr
 8006cba:	2900      	cmp	r1, #0
 8006cbc:	bf0c      	ite	eq
 8006cbe:	4618      	moveq	r0, r3
 8006cc0:	2000      	movne	r0, #0
 8006cc2:	4770      	bx	lr

08006cc4 <strncat>:
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	b530      	push	{r4, r5, lr}
 8006cc8:	781c      	ldrb	r4, [r3, #0]
 8006cca:	1c5d      	adds	r5, r3, #1
 8006ccc:	b944      	cbnz	r4, 8006ce0 <strncat+0x1c>
 8006cce:	f112 32ff 	adds.w	r2, r2, #4294967295
 8006cd2:	d304      	bcc.n	8006cde <strncat+0x1a>
 8006cd4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cd8:	f803 4b01 	strb.w	r4, [r3], #1
 8006cdc:	b914      	cbnz	r4, 8006ce4 <strncat+0x20>
 8006cde:	bd30      	pop	{r4, r5, pc}
 8006ce0:	462b      	mov	r3, r5
 8006ce2:	e7f1      	b.n	8006cc8 <strncat+0x4>
 8006ce4:	2a00      	cmp	r2, #0
 8006ce6:	d1f2      	bne.n	8006cce <strncat+0xa>
 8006ce8:	701a      	strb	r2, [r3, #0]
 8006cea:	e7f0      	b.n	8006cce <strncat+0xa>

08006cec <strstr>:
 8006cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cee:	7803      	ldrb	r3, [r0, #0]
 8006cf0:	b133      	cbz	r3, 8006d00 <strstr+0x14>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	1c5e      	adds	r6, r3, #1
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	b933      	cbnz	r3, 8006d0a <strstr+0x1e>
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d00:	780b      	ldrb	r3, [r1, #0]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	bf18      	it	ne
 8006d06:	2000      	movne	r0, #0
 8006d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d0a:	1e4d      	subs	r5, r1, #1
 8006d0c:	1e44      	subs	r4, r0, #1
 8006d0e:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8006d12:	2a00      	cmp	r2, #0
 8006d14:	d0f3      	beq.n	8006cfe <strstr+0x12>
 8006d16:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8006d1a:	4633      	mov	r3, r6
 8006d1c:	4297      	cmp	r7, r2
 8006d1e:	d0f6      	beq.n	8006d0e <strstr+0x22>
 8006d20:	e7e8      	b.n	8006cf4 <strstr+0x8>
	...

08006d24 <strtok>:
 8006d24:	4b14      	ldr	r3, [pc, #80]	; (8006d78 <strtok+0x54>)
 8006d26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d2a:	681d      	ldr	r5, [r3, #0]
 8006d2c:	4606      	mov	r6, r0
 8006d2e:	f8d5 40e8 	ldr.w	r4, [r5, #232]	; 0xe8
 8006d32:	460f      	mov	r7, r1
 8006d34:	b9bc      	cbnz	r4, 8006d66 <strtok+0x42>
 8006d36:	2050      	movs	r0, #80	; 0x50
 8006d38:	f003 fcac 	bl	800a694 <malloc>
 8006d3c:	f8c5 00e8 	str.w	r0, [r5, #232]	; 0xe8
 8006d40:	6004      	str	r4, [r0, #0]
 8006d42:	6044      	str	r4, [r0, #4]
 8006d44:	6084      	str	r4, [r0, #8]
 8006d46:	60c4      	str	r4, [r0, #12]
 8006d48:	6104      	str	r4, [r0, #16]
 8006d4a:	6144      	str	r4, [r0, #20]
 8006d4c:	6184      	str	r4, [r0, #24]
 8006d4e:	6284      	str	r4, [r0, #40]	; 0x28
 8006d50:	62c4      	str	r4, [r0, #44]	; 0x2c
 8006d52:	6304      	str	r4, [r0, #48]	; 0x30
 8006d54:	6344      	str	r4, [r0, #52]	; 0x34
 8006d56:	6384      	str	r4, [r0, #56]	; 0x38
 8006d58:	63c4      	str	r4, [r0, #60]	; 0x3c
 8006d5a:	6404      	str	r4, [r0, #64]	; 0x40
 8006d5c:	6444      	str	r4, [r0, #68]	; 0x44
 8006d5e:	6484      	str	r4, [r0, #72]	; 0x48
 8006d60:	64c4      	str	r4, [r0, #76]	; 0x4c
 8006d62:	7704      	strb	r4, [r0, #28]
 8006d64:	6244      	str	r4, [r0, #36]	; 0x24
 8006d66:	f8d5 20e8 	ldr.w	r2, [r5, #232]	; 0xe8
 8006d6a:	4639      	mov	r1, r7
 8006d6c:	4630      	mov	r0, r6
 8006d6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d72:	2301      	movs	r3, #1
 8006d74:	f000 b802 	b.w	8006d7c <__strtok_r>
 8006d78:	2000008c 	.word	0x2000008c

08006d7c <__strtok_r>:
 8006d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d7e:	b918      	cbnz	r0, 8006d88 <__strtok_r+0xc>
 8006d80:	6810      	ldr	r0, [r2, #0]
 8006d82:	b908      	cbnz	r0, 8006d88 <__strtok_r+0xc>
 8006d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d86:	4620      	mov	r0, r4
 8006d88:	4604      	mov	r4, r0
 8006d8a:	460f      	mov	r7, r1
 8006d8c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006d90:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006d94:	b91e      	cbnz	r6, 8006d9e <__strtok_r+0x22>
 8006d96:	b965      	cbnz	r5, 8006db2 <__strtok_r+0x36>
 8006d98:	6015      	str	r5, [r2, #0]
 8006d9a:	4628      	mov	r0, r5
 8006d9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d9e:	42b5      	cmp	r5, r6
 8006da0:	d1f6      	bne.n	8006d90 <__strtok_r+0x14>
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d1ef      	bne.n	8006d86 <__strtok_r+0xa>
 8006da6:	6014      	str	r4, [r2, #0]
 8006da8:	7003      	strb	r3, [r0, #0]
 8006daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dac:	461c      	mov	r4, r3
 8006dae:	e00c      	b.n	8006dca <__strtok_r+0x4e>
 8006db0:	b915      	cbnz	r5, 8006db8 <__strtok_r+0x3c>
 8006db2:	460e      	mov	r6, r1
 8006db4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006db8:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006dbc:	42ab      	cmp	r3, r5
 8006dbe:	d1f7      	bne.n	8006db0 <__strtok_r+0x34>
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d0f3      	beq.n	8006dac <__strtok_r+0x30>
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006dca:	6014      	str	r4, [r2, #0]
 8006dcc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006dce <_strtol_l.isra.0>:
 8006dce:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dd2:	4680      	mov	r8, r0
 8006dd4:	4689      	mov	r9, r1
 8006dd6:	4692      	mov	sl, r2
 8006dd8:	461f      	mov	r7, r3
 8006dda:	468b      	mov	fp, r1
 8006ddc:	465d      	mov	r5, fp
 8006dde:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006de0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006de4:	f003 fbd4 	bl	800a590 <__locale_ctype_ptr_l>
 8006de8:	4420      	add	r0, r4
 8006dea:	7846      	ldrb	r6, [r0, #1]
 8006dec:	f016 0608 	ands.w	r6, r6, #8
 8006df0:	d10b      	bne.n	8006e0a <_strtol_l.isra.0+0x3c>
 8006df2:	2c2d      	cmp	r4, #45	; 0x2d
 8006df4:	d10b      	bne.n	8006e0e <_strtol_l.isra.0+0x40>
 8006df6:	2601      	movs	r6, #1
 8006df8:	782c      	ldrb	r4, [r5, #0]
 8006dfa:	f10b 0502 	add.w	r5, fp, #2
 8006dfe:	b167      	cbz	r7, 8006e1a <_strtol_l.isra.0+0x4c>
 8006e00:	2f10      	cmp	r7, #16
 8006e02:	d114      	bne.n	8006e2e <_strtol_l.isra.0+0x60>
 8006e04:	2c30      	cmp	r4, #48	; 0x30
 8006e06:	d00a      	beq.n	8006e1e <_strtol_l.isra.0+0x50>
 8006e08:	e011      	b.n	8006e2e <_strtol_l.isra.0+0x60>
 8006e0a:	46ab      	mov	fp, r5
 8006e0c:	e7e6      	b.n	8006ddc <_strtol_l.isra.0+0xe>
 8006e0e:	2c2b      	cmp	r4, #43	; 0x2b
 8006e10:	bf04      	itt	eq
 8006e12:	782c      	ldrbeq	r4, [r5, #0]
 8006e14:	f10b 0502 	addeq.w	r5, fp, #2
 8006e18:	e7f1      	b.n	8006dfe <_strtol_l.isra.0+0x30>
 8006e1a:	2c30      	cmp	r4, #48	; 0x30
 8006e1c:	d127      	bne.n	8006e6e <_strtol_l.isra.0+0xa0>
 8006e1e:	782b      	ldrb	r3, [r5, #0]
 8006e20:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006e24:	2b58      	cmp	r3, #88	; 0x58
 8006e26:	d14b      	bne.n	8006ec0 <_strtol_l.isra.0+0xf2>
 8006e28:	2710      	movs	r7, #16
 8006e2a:	786c      	ldrb	r4, [r5, #1]
 8006e2c:	3502      	adds	r5, #2
 8006e2e:	2e00      	cmp	r6, #0
 8006e30:	bf0c      	ite	eq
 8006e32:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8006e36:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	fbb1 fef7 	udiv	lr, r1, r7
 8006e40:	4610      	mov	r0, r2
 8006e42:	fb07 1c1e 	mls	ip, r7, lr, r1
 8006e46:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8006e4a:	2b09      	cmp	r3, #9
 8006e4c:	d811      	bhi.n	8006e72 <_strtol_l.isra.0+0xa4>
 8006e4e:	461c      	mov	r4, r3
 8006e50:	42a7      	cmp	r7, r4
 8006e52:	dd1d      	ble.n	8006e90 <_strtol_l.isra.0+0xc2>
 8006e54:	1c53      	adds	r3, r2, #1
 8006e56:	d007      	beq.n	8006e68 <_strtol_l.isra.0+0x9a>
 8006e58:	4586      	cmp	lr, r0
 8006e5a:	d316      	bcc.n	8006e8a <_strtol_l.isra.0+0xbc>
 8006e5c:	d101      	bne.n	8006e62 <_strtol_l.isra.0+0x94>
 8006e5e:	45a4      	cmp	ip, r4
 8006e60:	db13      	blt.n	8006e8a <_strtol_l.isra.0+0xbc>
 8006e62:	2201      	movs	r2, #1
 8006e64:	fb00 4007 	mla	r0, r0, r7, r4
 8006e68:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e6c:	e7eb      	b.n	8006e46 <_strtol_l.isra.0+0x78>
 8006e6e:	270a      	movs	r7, #10
 8006e70:	e7dd      	b.n	8006e2e <_strtol_l.isra.0+0x60>
 8006e72:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006e76:	2b19      	cmp	r3, #25
 8006e78:	d801      	bhi.n	8006e7e <_strtol_l.isra.0+0xb0>
 8006e7a:	3c37      	subs	r4, #55	; 0x37
 8006e7c:	e7e8      	b.n	8006e50 <_strtol_l.isra.0+0x82>
 8006e7e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8006e82:	2b19      	cmp	r3, #25
 8006e84:	d804      	bhi.n	8006e90 <_strtol_l.isra.0+0xc2>
 8006e86:	3c57      	subs	r4, #87	; 0x57
 8006e88:	e7e2      	b.n	8006e50 <_strtol_l.isra.0+0x82>
 8006e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8006e8e:	e7eb      	b.n	8006e68 <_strtol_l.isra.0+0x9a>
 8006e90:	1c53      	adds	r3, r2, #1
 8006e92:	d108      	bne.n	8006ea6 <_strtol_l.isra.0+0xd8>
 8006e94:	2322      	movs	r3, #34	; 0x22
 8006e96:	4608      	mov	r0, r1
 8006e98:	f8c8 3000 	str.w	r3, [r8]
 8006e9c:	f1ba 0f00 	cmp.w	sl, #0
 8006ea0:	d107      	bne.n	8006eb2 <_strtol_l.isra.0+0xe4>
 8006ea2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ea6:	b106      	cbz	r6, 8006eaa <_strtol_l.isra.0+0xdc>
 8006ea8:	4240      	negs	r0, r0
 8006eaa:	f1ba 0f00 	cmp.w	sl, #0
 8006eae:	d00c      	beq.n	8006eca <_strtol_l.isra.0+0xfc>
 8006eb0:	b122      	cbz	r2, 8006ebc <_strtol_l.isra.0+0xee>
 8006eb2:	3d01      	subs	r5, #1
 8006eb4:	f8ca 5000 	str.w	r5, [sl]
 8006eb8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ebc:	464d      	mov	r5, r9
 8006ebe:	e7f9      	b.n	8006eb4 <_strtol_l.isra.0+0xe6>
 8006ec0:	2430      	movs	r4, #48	; 0x30
 8006ec2:	2f00      	cmp	r7, #0
 8006ec4:	d1b3      	bne.n	8006e2e <_strtol_l.isra.0+0x60>
 8006ec6:	2708      	movs	r7, #8
 8006ec8:	e7b1      	b.n	8006e2e <_strtol_l.isra.0+0x60>
 8006eca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08006ed0 <strtol>:
 8006ed0:	4b08      	ldr	r3, [pc, #32]	; (8006ef4 <strtol+0x24>)
 8006ed2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ed4:	681c      	ldr	r4, [r3, #0]
 8006ed6:	4d08      	ldr	r5, [pc, #32]	; (8006ef8 <strtol+0x28>)
 8006ed8:	6a23      	ldr	r3, [r4, #32]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	bf08      	it	eq
 8006ede:	462b      	moveq	r3, r5
 8006ee0:	9300      	str	r3, [sp, #0]
 8006ee2:	4613      	mov	r3, r2
 8006ee4:	460a      	mov	r2, r1
 8006ee6:	4601      	mov	r1, r0
 8006ee8:	4620      	mov	r0, r4
 8006eea:	f7ff ff70 	bl	8006dce <_strtol_l.isra.0>
 8006eee:	b003      	add	sp, #12
 8006ef0:	bd30      	pop	{r4, r5, pc}
 8006ef2:	bf00      	nop
 8006ef4:	2000008c 	.word	0x2000008c
 8006ef8:	20000180 	.word	0x20000180

08006efc <_svfprintf_r>:
 8006efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f00:	b0bf      	sub	sp, #252	; 0xfc
 8006f02:	4689      	mov	r9, r1
 8006f04:	4615      	mov	r5, r2
 8006f06:	461f      	mov	r7, r3
 8006f08:	4682      	mov	sl, r0
 8006f0a:	f003 fb45 	bl	800a598 <_localeconv_r>
 8006f0e:	6803      	ldr	r3, [r0, #0]
 8006f10:	4618      	mov	r0, r3
 8006f12:	9311      	str	r3, [sp, #68]	; 0x44
 8006f14:	f7f9 f988 	bl	8000228 <strlen>
 8006f18:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8006f1c:	900a      	str	r0, [sp, #40]	; 0x28
 8006f1e:	061b      	lsls	r3, r3, #24
 8006f20:	d518      	bpl.n	8006f54 <_svfprintf_r+0x58>
 8006f22:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006f26:	b9ab      	cbnz	r3, 8006f54 <_svfprintf_r+0x58>
 8006f28:	2140      	movs	r1, #64	; 0x40
 8006f2a:	4650      	mov	r0, sl
 8006f2c:	f003 fbba 	bl	800a6a4 <_malloc_r>
 8006f30:	f8c9 0000 	str.w	r0, [r9]
 8006f34:	f8c9 0010 	str.w	r0, [r9, #16]
 8006f38:	b948      	cbnz	r0, 8006f4e <_svfprintf_r+0x52>
 8006f3a:	230c      	movs	r3, #12
 8006f3c:	f8ca 3000 	str.w	r3, [sl]
 8006f40:	f04f 33ff 	mov.w	r3, #4294967295
 8006f44:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f46:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006f48:	b03f      	add	sp, #252	; 0xfc
 8006f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f4e:	2340      	movs	r3, #64	; 0x40
 8006f50:	f8c9 3014 	str.w	r3, [r9, #20]
 8006f54:	2300      	movs	r3, #0
 8006f56:	ac2e      	add	r4, sp, #184	; 0xb8
 8006f58:	9421      	str	r4, [sp, #132]	; 0x84
 8006f5a:	9323      	str	r3, [sp, #140]	; 0x8c
 8006f5c:	9322      	str	r3, [sp, #136]	; 0x88
 8006f5e:	9509      	str	r5, [sp, #36]	; 0x24
 8006f60:	9307      	str	r3, [sp, #28]
 8006f62:	930d      	str	r3, [sp, #52]	; 0x34
 8006f64:	930e      	str	r3, [sp, #56]	; 0x38
 8006f66:	9315      	str	r3, [sp, #84]	; 0x54
 8006f68:	9314      	str	r3, [sp, #80]	; 0x50
 8006f6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f6c:	9312      	str	r3, [sp, #72]	; 0x48
 8006f6e:	9313      	str	r3, [sp, #76]	; 0x4c
 8006f70:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006f72:	462b      	mov	r3, r5
 8006f74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f78:	b112      	cbz	r2, 8006f80 <_svfprintf_r+0x84>
 8006f7a:	2a25      	cmp	r2, #37	; 0x25
 8006f7c:	f040 8083 	bne.w	8007086 <_svfprintf_r+0x18a>
 8006f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f82:	1aee      	subs	r6, r5, r3
 8006f84:	d00d      	beq.n	8006fa2 <_svfprintf_r+0xa6>
 8006f86:	e884 0048 	stmia.w	r4, {r3, r6}
 8006f8a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006f8c:	4433      	add	r3, r6
 8006f8e:	9323      	str	r3, [sp, #140]	; 0x8c
 8006f90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f92:	3301      	adds	r3, #1
 8006f94:	2b07      	cmp	r3, #7
 8006f96:	9322      	str	r3, [sp, #136]	; 0x88
 8006f98:	dc77      	bgt.n	800708a <_svfprintf_r+0x18e>
 8006f9a:	3408      	adds	r4, #8
 8006f9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f9e:	4433      	add	r3, r6
 8006fa0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006fa2:	782b      	ldrb	r3, [r5, #0]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	f000 8725 	beq.w	8007df4 <_svfprintf_r+0xef8>
 8006faa:	2300      	movs	r3, #0
 8006fac:	1c69      	adds	r1, r5, #1
 8006fae:	461a      	mov	r2, r3
 8006fb0:	f04f 3bff 	mov.w	fp, #4294967295
 8006fb4:	461d      	mov	r5, r3
 8006fb6:	200a      	movs	r0, #10
 8006fb8:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8006fbc:	930c      	str	r3, [sp, #48]	; 0x30
 8006fbe:	1c4e      	adds	r6, r1, #1
 8006fc0:	7809      	ldrb	r1, [r1, #0]
 8006fc2:	9609      	str	r6, [sp, #36]	; 0x24
 8006fc4:	9106      	str	r1, [sp, #24]
 8006fc6:	9906      	ldr	r1, [sp, #24]
 8006fc8:	3920      	subs	r1, #32
 8006fca:	2958      	cmp	r1, #88	; 0x58
 8006fcc:	f200 8414 	bhi.w	80077f8 <_svfprintf_r+0x8fc>
 8006fd0:	e8df f011 	tbh	[pc, r1, lsl #1]
 8006fd4:	041200a5 	.word	0x041200a5
 8006fd8:	00aa0412 	.word	0x00aa0412
 8006fdc:	04120412 	.word	0x04120412
 8006fe0:	04120412 	.word	0x04120412
 8006fe4:	04120412 	.word	0x04120412
 8006fe8:	006500ad 	.word	0x006500ad
 8006fec:	00b50412 	.word	0x00b50412
 8006ff0:	041200b8 	.word	0x041200b8
 8006ff4:	00d800d5 	.word	0x00d800d5
 8006ff8:	00d800d8 	.word	0x00d800d8
 8006ffc:	00d800d8 	.word	0x00d800d8
 8007000:	00d800d8 	.word	0x00d800d8
 8007004:	00d800d8 	.word	0x00d800d8
 8007008:	04120412 	.word	0x04120412
 800700c:	04120412 	.word	0x04120412
 8007010:	04120412 	.word	0x04120412
 8007014:	04120412 	.word	0x04120412
 8007018:	04120412 	.word	0x04120412
 800701c:	0122010c 	.word	0x0122010c
 8007020:	01220412 	.word	0x01220412
 8007024:	04120412 	.word	0x04120412
 8007028:	04120412 	.word	0x04120412
 800702c:	041200eb 	.word	0x041200eb
 8007030:	033c0412 	.word	0x033c0412
 8007034:	04120412 	.word	0x04120412
 8007038:	04120412 	.word	0x04120412
 800703c:	03a40412 	.word	0x03a40412
 8007040:	04120412 	.word	0x04120412
 8007044:	04120085 	.word	0x04120085
 8007048:	04120412 	.word	0x04120412
 800704c:	04120412 	.word	0x04120412
 8007050:	04120412 	.word	0x04120412
 8007054:	04120412 	.word	0x04120412
 8007058:	00fe0412 	.word	0x00fe0412
 800705c:	0122006b 	.word	0x0122006b
 8007060:	01220122 	.word	0x01220122
 8007064:	006b00ee 	.word	0x006b00ee
 8007068:	04120412 	.word	0x04120412
 800706c:	041200f1 	.word	0x041200f1
 8007070:	033e031e 	.word	0x033e031e
 8007074:	00f80372 	.word	0x00f80372
 8007078:	03830412 	.word	0x03830412
 800707c:	03a60412 	.word	0x03a60412
 8007080:	04120412 	.word	0x04120412
 8007084:	03be      	.short	0x03be
 8007086:	461d      	mov	r5, r3
 8007088:	e773      	b.n	8006f72 <_svfprintf_r+0x76>
 800708a:	aa21      	add	r2, sp, #132	; 0x84
 800708c:	4649      	mov	r1, r9
 800708e:	4650      	mov	r0, sl
 8007090:	f004 fa01 	bl	800b496 <__ssprint_r>
 8007094:	2800      	cmp	r0, #0
 8007096:	f040 868e 	bne.w	8007db6 <_svfprintf_r+0xeba>
 800709a:	ac2e      	add	r4, sp, #184	; 0xb8
 800709c:	e77e      	b.n	8006f9c <_svfprintf_r+0xa0>
 800709e:	2301      	movs	r3, #1
 80070a0:	222b      	movs	r2, #43	; 0x2b
 80070a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070a4:	e78b      	b.n	8006fbe <_svfprintf_r+0xc2>
 80070a6:	460f      	mov	r7, r1
 80070a8:	e7fb      	b.n	80070a2 <_svfprintf_r+0x1a6>
 80070aa:	b10b      	cbz	r3, 80070b0 <_svfprintf_r+0x1b4>
 80070ac:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80070b0:	06ae      	lsls	r6, r5, #26
 80070b2:	f140 80a1 	bpl.w	80071f8 <_svfprintf_r+0x2fc>
 80070b6:	3707      	adds	r7, #7
 80070b8:	f027 0707 	bic.w	r7, r7, #7
 80070bc:	f107 0308 	add.w	r3, r7, #8
 80070c0:	9308      	str	r3, [sp, #32]
 80070c2:	e9d7 6700 	ldrd	r6, r7, [r7]
 80070c6:	2e00      	cmp	r6, #0
 80070c8:	f177 0300 	sbcs.w	r3, r7, #0
 80070cc:	da05      	bge.n	80070da <_svfprintf_r+0x1de>
 80070ce:	232d      	movs	r3, #45	; 0x2d
 80070d0:	4276      	negs	r6, r6
 80070d2:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80070d6:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80070da:	2301      	movs	r3, #1
 80070dc:	e2c7      	b.n	800766e <_svfprintf_r+0x772>
 80070de:	b10b      	cbz	r3, 80070e4 <_svfprintf_r+0x1e8>
 80070e0:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80070e4:	4ba0      	ldr	r3, [pc, #640]	; (8007368 <_svfprintf_r+0x46c>)
 80070e6:	9315      	str	r3, [sp, #84]	; 0x54
 80070e8:	06ab      	lsls	r3, r5, #26
 80070ea:	f140 8336 	bpl.w	800775a <_svfprintf_r+0x85e>
 80070ee:	3707      	adds	r7, #7
 80070f0:	f027 0707 	bic.w	r7, r7, #7
 80070f4:	f107 0308 	add.w	r3, r7, #8
 80070f8:	9308      	str	r3, [sp, #32]
 80070fa:	e9d7 6700 	ldrd	r6, r7, [r7]
 80070fe:	07e8      	lsls	r0, r5, #31
 8007100:	d50b      	bpl.n	800711a <_svfprintf_r+0x21e>
 8007102:	ea56 0307 	orrs.w	r3, r6, r7
 8007106:	d008      	beq.n	800711a <_svfprintf_r+0x21e>
 8007108:	2330      	movs	r3, #48	; 0x30
 800710a:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800710e:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8007112:	f045 0502 	orr.w	r5, r5, #2
 8007116:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 800711a:	2302      	movs	r3, #2
 800711c:	e2a4      	b.n	8007668 <_svfprintf_r+0x76c>
 800711e:	2a00      	cmp	r2, #0
 8007120:	d1bf      	bne.n	80070a2 <_svfprintf_r+0x1a6>
 8007122:	2301      	movs	r3, #1
 8007124:	2220      	movs	r2, #32
 8007126:	e7bc      	b.n	80070a2 <_svfprintf_r+0x1a6>
 8007128:	f045 0501 	orr.w	r5, r5, #1
 800712c:	e7b9      	b.n	80070a2 <_svfprintf_r+0x1a6>
 800712e:	683e      	ldr	r6, [r7, #0]
 8007130:	1d39      	adds	r1, r7, #4
 8007132:	2e00      	cmp	r6, #0
 8007134:	960c      	str	r6, [sp, #48]	; 0x30
 8007136:	dab6      	bge.n	80070a6 <_svfprintf_r+0x1aa>
 8007138:	460f      	mov	r7, r1
 800713a:	4276      	negs	r6, r6
 800713c:	960c      	str	r6, [sp, #48]	; 0x30
 800713e:	f045 0504 	orr.w	r5, r5, #4
 8007142:	e7ae      	b.n	80070a2 <_svfprintf_r+0x1a6>
 8007144:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007146:	1c4e      	adds	r6, r1, #1
 8007148:	7809      	ldrb	r1, [r1, #0]
 800714a:	292a      	cmp	r1, #42	; 0x2a
 800714c:	9106      	str	r1, [sp, #24]
 800714e:	d010      	beq.n	8007172 <_svfprintf_r+0x276>
 8007150:	f04f 0b00 	mov.w	fp, #0
 8007154:	9609      	str	r6, [sp, #36]	; 0x24
 8007156:	9906      	ldr	r1, [sp, #24]
 8007158:	3930      	subs	r1, #48	; 0x30
 800715a:	2909      	cmp	r1, #9
 800715c:	f63f af33 	bhi.w	8006fc6 <_svfprintf_r+0xca>
 8007160:	fb00 1b0b 	mla	fp, r0, fp, r1
 8007164:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007166:	460e      	mov	r6, r1
 8007168:	f816 1b01 	ldrb.w	r1, [r6], #1
 800716c:	9106      	str	r1, [sp, #24]
 800716e:	9609      	str	r6, [sp, #36]	; 0x24
 8007170:	e7f1      	b.n	8007156 <_svfprintf_r+0x25a>
 8007172:	6839      	ldr	r1, [r7, #0]
 8007174:	9609      	str	r6, [sp, #36]	; 0x24
 8007176:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 800717a:	3704      	adds	r7, #4
 800717c:	e791      	b.n	80070a2 <_svfprintf_r+0x1a6>
 800717e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8007182:	e78e      	b.n	80070a2 <_svfprintf_r+0x1a6>
 8007184:	2100      	movs	r1, #0
 8007186:	910c      	str	r1, [sp, #48]	; 0x30
 8007188:	9906      	ldr	r1, [sp, #24]
 800718a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800718c:	3930      	subs	r1, #48	; 0x30
 800718e:	fb00 1106 	mla	r1, r0, r6, r1
 8007192:	910c      	str	r1, [sp, #48]	; 0x30
 8007194:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007196:	460e      	mov	r6, r1
 8007198:	f816 1b01 	ldrb.w	r1, [r6], #1
 800719c:	9106      	str	r1, [sp, #24]
 800719e:	9906      	ldr	r1, [sp, #24]
 80071a0:	9609      	str	r6, [sp, #36]	; 0x24
 80071a2:	3930      	subs	r1, #48	; 0x30
 80071a4:	2909      	cmp	r1, #9
 80071a6:	d9ef      	bls.n	8007188 <_svfprintf_r+0x28c>
 80071a8:	e70d      	b.n	8006fc6 <_svfprintf_r+0xca>
 80071aa:	f045 0508 	orr.w	r5, r5, #8
 80071ae:	e778      	b.n	80070a2 <_svfprintf_r+0x1a6>
 80071b0:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80071b4:	e775      	b.n	80070a2 <_svfprintf_r+0x1a6>
 80071b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071b8:	7809      	ldrb	r1, [r1, #0]
 80071ba:	296c      	cmp	r1, #108	; 0x6c
 80071bc:	d105      	bne.n	80071ca <_svfprintf_r+0x2ce>
 80071be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071c0:	3101      	adds	r1, #1
 80071c2:	9109      	str	r1, [sp, #36]	; 0x24
 80071c4:	f045 0520 	orr.w	r5, r5, #32
 80071c8:	e76b      	b.n	80070a2 <_svfprintf_r+0x1a6>
 80071ca:	f045 0510 	orr.w	r5, r5, #16
 80071ce:	e768      	b.n	80070a2 <_svfprintf_r+0x1a6>
 80071d0:	2600      	movs	r6, #0
 80071d2:	1d3b      	adds	r3, r7, #4
 80071d4:	9308      	str	r3, [sp, #32]
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80071dc:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80071e0:	f04f 0b01 	mov.w	fp, #1
 80071e4:	4637      	mov	r7, r6
 80071e6:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 80071ea:	e11c      	b.n	8007426 <_svfprintf_r+0x52a>
 80071ec:	b10b      	cbz	r3, 80071f2 <_svfprintf_r+0x2f6>
 80071ee:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80071f2:	f045 0510 	orr.w	r5, r5, #16
 80071f6:	e75b      	b.n	80070b0 <_svfprintf_r+0x1b4>
 80071f8:	f015 0f10 	tst.w	r5, #16
 80071fc:	f107 0304 	add.w	r3, r7, #4
 8007200:	d003      	beq.n	800720a <_svfprintf_r+0x30e>
 8007202:	683e      	ldr	r6, [r7, #0]
 8007204:	9308      	str	r3, [sp, #32]
 8007206:	17f7      	asrs	r7, r6, #31
 8007208:	e75d      	b.n	80070c6 <_svfprintf_r+0x1ca>
 800720a:	683e      	ldr	r6, [r7, #0]
 800720c:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007210:	9308      	str	r3, [sp, #32]
 8007212:	bf18      	it	ne
 8007214:	b236      	sxthne	r6, r6
 8007216:	e7f6      	b.n	8007206 <_svfprintf_r+0x30a>
 8007218:	b10b      	cbz	r3, 800721e <_svfprintf_r+0x322>
 800721a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800721e:	3707      	adds	r7, #7
 8007220:	f027 0707 	bic.w	r7, r7, #7
 8007224:	f107 0308 	add.w	r3, r7, #8
 8007228:	9308      	str	r3, [sp, #32]
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	f04f 32ff 	mov.w	r2, #4294967295
 8007230:	930d      	str	r3, [sp, #52]	; 0x34
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007236:	930e      	str	r3, [sp, #56]	; 0x38
 8007238:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800723a:	4638      	mov	r0, r7
 800723c:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8007240:	4631      	mov	r1, r6
 8007242:	4b4a      	ldr	r3, [pc, #296]	; (800736c <_svfprintf_r+0x470>)
 8007244:	f7f9 fc4a 	bl	8000adc <__aeabi_dcmpun>
 8007248:	2800      	cmp	r0, #0
 800724a:	f040 85dc 	bne.w	8007e06 <_svfprintf_r+0xf0a>
 800724e:	f04f 32ff 	mov.w	r2, #4294967295
 8007252:	4b46      	ldr	r3, [pc, #280]	; (800736c <_svfprintf_r+0x470>)
 8007254:	4638      	mov	r0, r7
 8007256:	4631      	mov	r1, r6
 8007258:	f7f9 fc22 	bl	8000aa0 <__aeabi_dcmple>
 800725c:	2800      	cmp	r0, #0
 800725e:	f040 85d2 	bne.w	8007e06 <_svfprintf_r+0xf0a>
 8007262:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007264:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007266:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007268:	990e      	ldr	r1, [sp, #56]	; 0x38
 800726a:	f7f9 fc0f 	bl	8000a8c <__aeabi_dcmplt>
 800726e:	b110      	cbz	r0, 8007276 <_svfprintf_r+0x37a>
 8007270:	232d      	movs	r3, #45	; 0x2d
 8007272:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8007276:	4b3e      	ldr	r3, [pc, #248]	; (8007370 <_svfprintf_r+0x474>)
 8007278:	4a3e      	ldr	r2, [pc, #248]	; (8007374 <_svfprintf_r+0x478>)
 800727a:	9906      	ldr	r1, [sp, #24]
 800727c:	f04f 0b03 	mov.w	fp, #3
 8007280:	2947      	cmp	r1, #71	; 0x47
 8007282:	bfcc      	ite	gt
 8007284:	4690      	movgt	r8, r2
 8007286:	4698      	movle	r8, r3
 8007288:	2600      	movs	r6, #0
 800728a:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800728e:	4637      	mov	r7, r6
 8007290:	e0c9      	b.n	8007426 <_svfprintf_r+0x52a>
 8007292:	f1bb 3fff 	cmp.w	fp, #4294967295
 8007296:	d026      	beq.n	80072e6 <_svfprintf_r+0x3ea>
 8007298:	9b06      	ldr	r3, [sp, #24]
 800729a:	f023 0320 	bic.w	r3, r3, #32
 800729e:	2b47      	cmp	r3, #71	; 0x47
 80072a0:	d104      	bne.n	80072ac <_svfprintf_r+0x3b0>
 80072a2:	f1bb 0f00 	cmp.w	fp, #0
 80072a6:	bf08      	it	eq
 80072a8:	f04f 0b01 	moveq.w	fp, #1
 80072ac:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80072b0:	9317      	str	r3, [sp, #92]	; 0x5c
 80072b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072b4:	1e1f      	subs	r7, r3, #0
 80072b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072b8:	bfa8      	it	ge
 80072ba:	9710      	strge	r7, [sp, #64]	; 0x40
 80072bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80072be:	bfbd      	ittte	lt
 80072c0:	463b      	movlt	r3, r7
 80072c2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80072c6:	9310      	strlt	r3, [sp, #64]	; 0x40
 80072c8:	2300      	movge	r3, #0
 80072ca:	bfb8      	it	lt
 80072cc:	232d      	movlt	r3, #45	; 0x2d
 80072ce:	9316      	str	r3, [sp, #88]	; 0x58
 80072d0:	9b06      	ldr	r3, [sp, #24]
 80072d2:	f023 0720 	bic.w	r7, r3, #32
 80072d6:	2f46      	cmp	r7, #70	; 0x46
 80072d8:	d008      	beq.n	80072ec <_svfprintf_r+0x3f0>
 80072da:	2f45      	cmp	r7, #69	; 0x45
 80072dc:	d142      	bne.n	8007364 <_svfprintf_r+0x468>
 80072de:	f10b 0601 	add.w	r6, fp, #1
 80072e2:	2302      	movs	r3, #2
 80072e4:	e004      	b.n	80072f0 <_svfprintf_r+0x3f4>
 80072e6:	f04f 0b06 	mov.w	fp, #6
 80072ea:	e7df      	b.n	80072ac <_svfprintf_r+0x3b0>
 80072ec:	465e      	mov	r6, fp
 80072ee:	2303      	movs	r3, #3
 80072f0:	aa1f      	add	r2, sp, #124	; 0x7c
 80072f2:	9204      	str	r2, [sp, #16]
 80072f4:	aa1c      	add	r2, sp, #112	; 0x70
 80072f6:	9203      	str	r2, [sp, #12]
 80072f8:	aa1b      	add	r2, sp, #108	; 0x6c
 80072fa:	9202      	str	r2, [sp, #8]
 80072fc:	e88d 0048 	stmia.w	sp, {r3, r6}
 8007300:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007302:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007304:	4650      	mov	r0, sl
 8007306:	f001 ff3b 	bl	8009180 <_dtoa_r>
 800730a:	2f47      	cmp	r7, #71	; 0x47
 800730c:	4680      	mov	r8, r0
 800730e:	d102      	bne.n	8007316 <_svfprintf_r+0x41a>
 8007310:	07e8      	lsls	r0, r5, #31
 8007312:	f140 8585 	bpl.w	8007e20 <_svfprintf_r+0xf24>
 8007316:	eb08 0306 	add.w	r3, r8, r6
 800731a:	2f46      	cmp	r7, #70	; 0x46
 800731c:	9307      	str	r3, [sp, #28]
 800731e:	d111      	bne.n	8007344 <_svfprintf_r+0x448>
 8007320:	f898 3000 	ldrb.w	r3, [r8]
 8007324:	2b30      	cmp	r3, #48	; 0x30
 8007326:	d109      	bne.n	800733c <_svfprintf_r+0x440>
 8007328:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800732a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800732c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800732e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007330:	f7f9 fba2 	bl	8000a78 <__aeabi_dcmpeq>
 8007334:	b910      	cbnz	r0, 800733c <_svfprintf_r+0x440>
 8007336:	f1c6 0601 	rsb	r6, r6, #1
 800733a:	961b      	str	r6, [sp, #108]	; 0x6c
 800733c:	9a07      	ldr	r2, [sp, #28]
 800733e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007340:	441a      	add	r2, r3
 8007342:	9207      	str	r2, [sp, #28]
 8007344:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007346:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007348:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800734a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800734c:	f7f9 fb94 	bl	8000a78 <__aeabi_dcmpeq>
 8007350:	b990      	cbnz	r0, 8007378 <_svfprintf_r+0x47c>
 8007352:	2230      	movs	r2, #48	; 0x30
 8007354:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007356:	9907      	ldr	r1, [sp, #28]
 8007358:	4299      	cmp	r1, r3
 800735a:	d90f      	bls.n	800737c <_svfprintf_r+0x480>
 800735c:	1c59      	adds	r1, r3, #1
 800735e:	911f      	str	r1, [sp, #124]	; 0x7c
 8007360:	701a      	strb	r2, [r3, #0]
 8007362:	e7f7      	b.n	8007354 <_svfprintf_r+0x458>
 8007364:	465e      	mov	r6, fp
 8007366:	e7bc      	b.n	80072e2 <_svfprintf_r+0x3e6>
 8007368:	0800bf86 	.word	0x0800bf86
 800736c:	7fefffff 	.word	0x7fefffff
 8007370:	0800bf76 	.word	0x0800bf76
 8007374:	0800bf7a 	.word	0x0800bf7a
 8007378:	9b07      	ldr	r3, [sp, #28]
 800737a:	931f      	str	r3, [sp, #124]	; 0x7c
 800737c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800737e:	2f47      	cmp	r7, #71	; 0x47
 8007380:	eba3 0308 	sub.w	r3, r3, r8
 8007384:	9307      	str	r3, [sp, #28]
 8007386:	f040 8100 	bne.w	800758a <_svfprintf_r+0x68e>
 800738a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800738c:	1cd9      	adds	r1, r3, #3
 800738e:	db02      	blt.n	8007396 <_svfprintf_r+0x49a>
 8007390:	459b      	cmp	fp, r3
 8007392:	f280 8126 	bge.w	80075e2 <_svfprintf_r+0x6e6>
 8007396:	9b06      	ldr	r3, [sp, #24]
 8007398:	3b02      	subs	r3, #2
 800739a:	9306      	str	r3, [sp, #24]
 800739c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800739e:	f89d 1018 	ldrb.w	r1, [sp, #24]
 80073a2:	1e53      	subs	r3, r2, #1
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	bfa8      	it	ge
 80073a8:	222b      	movge	r2, #43	; 0x2b
 80073aa:	931b      	str	r3, [sp, #108]	; 0x6c
 80073ac:	bfbc      	itt	lt
 80073ae:	f1c2 0301 	rsblt	r3, r2, #1
 80073b2:	222d      	movlt	r2, #45	; 0x2d
 80073b4:	2b09      	cmp	r3, #9
 80073b6:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 80073ba:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 80073be:	f340 8100 	ble.w	80075c2 <_svfprintf_r+0x6c6>
 80073c2:	260a      	movs	r6, #10
 80073c4:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 80073c8:	fb93 f0f6 	sdiv	r0, r3, r6
 80073cc:	fb06 3310 	mls	r3, r6, r0, r3
 80073d0:	2809      	cmp	r0, #9
 80073d2:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80073d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80073da:	f102 31ff 	add.w	r1, r2, #4294967295
 80073de:	4603      	mov	r3, r0
 80073e0:	f300 80e8 	bgt.w	80075b4 <_svfprintf_r+0x6b8>
 80073e4:	3330      	adds	r3, #48	; 0x30
 80073e6:	f801 3c01 	strb.w	r3, [r1, #-1]
 80073ea:	3a02      	subs	r2, #2
 80073ec:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 80073f0:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 80073f4:	4282      	cmp	r2, r0
 80073f6:	4619      	mov	r1, r3
 80073f8:	f0c0 80de 	bcc.w	80075b8 <_svfprintf_r+0x6bc>
 80073fc:	9a07      	ldr	r2, [sp, #28]
 80073fe:	ab1d      	add	r3, sp, #116	; 0x74
 8007400:	1acb      	subs	r3, r1, r3
 8007402:	2a01      	cmp	r2, #1
 8007404:	9314      	str	r3, [sp, #80]	; 0x50
 8007406:	eb03 0b02 	add.w	fp, r3, r2
 800740a:	dc02      	bgt.n	8007412 <_svfprintf_r+0x516>
 800740c:	f015 0701 	ands.w	r7, r5, #1
 8007410:	d002      	beq.n	8007418 <_svfprintf_r+0x51c>
 8007412:	2700      	movs	r7, #0
 8007414:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007416:	449b      	add	fp, r3
 8007418:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800741a:	b113      	cbz	r3, 8007422 <_svfprintf_r+0x526>
 800741c:	232d      	movs	r3, #45	; 0x2d
 800741e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8007422:	2600      	movs	r6, #0
 8007424:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8007426:	455e      	cmp	r6, fp
 8007428:	4633      	mov	r3, r6
 800742a:	bfb8      	it	lt
 800742c:	465b      	movlt	r3, fp
 800742e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007430:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8007434:	b113      	cbz	r3, 800743c <_svfprintf_r+0x540>
 8007436:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007438:	3301      	adds	r3, #1
 800743a:	930f      	str	r3, [sp, #60]	; 0x3c
 800743c:	f015 0302 	ands.w	r3, r5, #2
 8007440:	9316      	str	r3, [sp, #88]	; 0x58
 8007442:	bf1e      	ittt	ne
 8007444:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 8007446:	3302      	addne	r3, #2
 8007448:	930f      	strne	r3, [sp, #60]	; 0x3c
 800744a:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800744e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007450:	d118      	bne.n	8007484 <_svfprintf_r+0x588>
 8007452:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007454:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007456:	1a9b      	subs	r3, r3, r2
 8007458:	2b00      	cmp	r3, #0
 800745a:	9310      	str	r3, [sp, #64]	; 0x40
 800745c:	dd12      	ble.n	8007484 <_svfprintf_r+0x588>
 800745e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007460:	2b10      	cmp	r3, #16
 8007462:	4bab      	ldr	r3, [pc, #684]	; (8007710 <_svfprintf_r+0x814>)
 8007464:	6023      	str	r3, [r4, #0]
 8007466:	f300 81d9 	bgt.w	800781c <_svfprintf_r+0x920>
 800746a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800746c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800746e:	6063      	str	r3, [r4, #4]
 8007470:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007472:	4413      	add	r3, r2
 8007474:	9323      	str	r3, [sp, #140]	; 0x8c
 8007476:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007478:	3301      	adds	r3, #1
 800747a:	2b07      	cmp	r3, #7
 800747c:	9322      	str	r3, [sp, #136]	; 0x88
 800747e:	f300 81e6 	bgt.w	800784e <_svfprintf_r+0x952>
 8007482:	3408      	adds	r4, #8
 8007484:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8007488:	b173      	cbz	r3, 80074a8 <_svfprintf_r+0x5ac>
 800748a:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 800748e:	6023      	str	r3, [r4, #0]
 8007490:	2301      	movs	r3, #1
 8007492:	6063      	str	r3, [r4, #4]
 8007494:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007496:	3301      	adds	r3, #1
 8007498:	9323      	str	r3, [sp, #140]	; 0x8c
 800749a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800749c:	3301      	adds	r3, #1
 800749e:	2b07      	cmp	r3, #7
 80074a0:	9322      	str	r3, [sp, #136]	; 0x88
 80074a2:	f300 81de 	bgt.w	8007862 <_svfprintf_r+0x966>
 80074a6:	3408      	adds	r4, #8
 80074a8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80074aa:	b16b      	cbz	r3, 80074c8 <_svfprintf_r+0x5cc>
 80074ac:	ab1a      	add	r3, sp, #104	; 0x68
 80074ae:	6023      	str	r3, [r4, #0]
 80074b0:	2302      	movs	r3, #2
 80074b2:	6063      	str	r3, [r4, #4]
 80074b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80074b6:	3302      	adds	r3, #2
 80074b8:	9323      	str	r3, [sp, #140]	; 0x8c
 80074ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074bc:	3301      	adds	r3, #1
 80074be:	2b07      	cmp	r3, #7
 80074c0:	9322      	str	r3, [sp, #136]	; 0x88
 80074c2:	f300 81d8 	bgt.w	8007876 <_svfprintf_r+0x97a>
 80074c6:	3408      	adds	r4, #8
 80074c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80074ca:	2b80      	cmp	r3, #128	; 0x80
 80074cc:	d118      	bne.n	8007500 <_svfprintf_r+0x604>
 80074ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80074d2:	1a9b      	subs	r3, r3, r2
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	9310      	str	r3, [sp, #64]	; 0x40
 80074d8:	dd12      	ble.n	8007500 <_svfprintf_r+0x604>
 80074da:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80074dc:	2b10      	cmp	r3, #16
 80074de:	4b8d      	ldr	r3, [pc, #564]	; (8007714 <_svfprintf_r+0x818>)
 80074e0:	6023      	str	r3, [r4, #0]
 80074e2:	f300 81d2 	bgt.w	800788a <_svfprintf_r+0x98e>
 80074e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80074e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80074ea:	6063      	str	r3, [r4, #4]
 80074ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80074ee:	4413      	add	r3, r2
 80074f0:	9323      	str	r3, [sp, #140]	; 0x8c
 80074f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074f4:	3301      	adds	r3, #1
 80074f6:	2b07      	cmp	r3, #7
 80074f8:	9322      	str	r3, [sp, #136]	; 0x88
 80074fa:	f300 81df 	bgt.w	80078bc <_svfprintf_r+0x9c0>
 80074fe:	3408      	adds	r4, #8
 8007500:	eba6 060b 	sub.w	r6, r6, fp
 8007504:	2e00      	cmp	r6, #0
 8007506:	dd0f      	ble.n	8007528 <_svfprintf_r+0x62c>
 8007508:	4b82      	ldr	r3, [pc, #520]	; (8007714 <_svfprintf_r+0x818>)
 800750a:	2e10      	cmp	r6, #16
 800750c:	6023      	str	r3, [r4, #0]
 800750e:	f300 81df 	bgt.w	80078d0 <_svfprintf_r+0x9d4>
 8007512:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007514:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8007516:	3301      	adds	r3, #1
 8007518:	6066      	str	r6, [r4, #4]
 800751a:	2b07      	cmp	r3, #7
 800751c:	4406      	add	r6, r0
 800751e:	9623      	str	r6, [sp, #140]	; 0x8c
 8007520:	9322      	str	r3, [sp, #136]	; 0x88
 8007522:	f300 81ec 	bgt.w	80078fe <_svfprintf_r+0xa02>
 8007526:	3408      	adds	r4, #8
 8007528:	05eb      	lsls	r3, r5, #23
 800752a:	f100 81f2 	bmi.w	8007912 <_svfprintf_r+0xa16>
 800752e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007530:	e884 0900 	stmia.w	r4, {r8, fp}
 8007534:	445b      	add	r3, fp
 8007536:	9323      	str	r3, [sp, #140]	; 0x8c
 8007538:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800753a:	3301      	adds	r3, #1
 800753c:	2b07      	cmp	r3, #7
 800753e:	9322      	str	r3, [sp, #136]	; 0x88
 8007540:	f340 8419 	ble.w	8007d76 <_svfprintf_r+0xe7a>
 8007544:	aa21      	add	r2, sp, #132	; 0x84
 8007546:	4649      	mov	r1, r9
 8007548:	4650      	mov	r0, sl
 800754a:	f003 ffa4 	bl	800b496 <__ssprint_r>
 800754e:	2800      	cmp	r0, #0
 8007550:	f040 8431 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007554:	ac2e      	add	r4, sp, #184	; 0xb8
 8007556:	076b      	lsls	r3, r5, #29
 8007558:	f100 8410 	bmi.w	8007d7c <_svfprintf_r+0xe80>
 800755c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800755e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007560:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007562:	428a      	cmp	r2, r1
 8007564:	bfac      	ite	ge
 8007566:	189b      	addge	r3, r3, r2
 8007568:	185b      	addlt	r3, r3, r1
 800756a:	930b      	str	r3, [sp, #44]	; 0x2c
 800756c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800756e:	b13b      	cbz	r3, 8007580 <_svfprintf_r+0x684>
 8007570:	aa21      	add	r2, sp, #132	; 0x84
 8007572:	4649      	mov	r1, r9
 8007574:	4650      	mov	r0, sl
 8007576:	f003 ff8e 	bl	800b496 <__ssprint_r>
 800757a:	2800      	cmp	r0, #0
 800757c:	f040 841b 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007580:	2300      	movs	r3, #0
 8007582:	9f08      	ldr	r7, [sp, #32]
 8007584:	9322      	str	r3, [sp, #136]	; 0x88
 8007586:	ac2e      	add	r4, sp, #184	; 0xb8
 8007588:	e4f2      	b.n	8006f70 <_svfprintf_r+0x74>
 800758a:	9b06      	ldr	r3, [sp, #24]
 800758c:	2b65      	cmp	r3, #101	; 0x65
 800758e:	f77f af05 	ble.w	800739c <_svfprintf_r+0x4a0>
 8007592:	9b06      	ldr	r3, [sp, #24]
 8007594:	2b66      	cmp	r3, #102	; 0x66
 8007596:	d124      	bne.n	80075e2 <_svfprintf_r+0x6e6>
 8007598:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800759a:	2b00      	cmp	r3, #0
 800759c:	dd19      	ble.n	80075d2 <_svfprintf_r+0x6d6>
 800759e:	f1bb 0f00 	cmp.w	fp, #0
 80075a2:	d101      	bne.n	80075a8 <_svfprintf_r+0x6ac>
 80075a4:	07ea      	lsls	r2, r5, #31
 80075a6:	d502      	bpl.n	80075ae <_svfprintf_r+0x6b2>
 80075a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075aa:	4413      	add	r3, r2
 80075ac:	445b      	add	r3, fp
 80075ae:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 80075b0:	469b      	mov	fp, r3
 80075b2:	e731      	b.n	8007418 <_svfprintf_r+0x51c>
 80075b4:	460a      	mov	r2, r1
 80075b6:	e707      	b.n	80073c8 <_svfprintf_r+0x4cc>
 80075b8:	f812 1b01 	ldrb.w	r1, [r2], #1
 80075bc:	f803 1b01 	strb.w	r1, [r3], #1
 80075c0:	e718      	b.n	80073f4 <_svfprintf_r+0x4f8>
 80075c2:	2230      	movs	r2, #48	; 0x30
 80075c4:	4413      	add	r3, r2
 80075c6:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 80075ca:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 80075ce:	a91e      	add	r1, sp, #120	; 0x78
 80075d0:	e714      	b.n	80073fc <_svfprintf_r+0x500>
 80075d2:	f1bb 0f00 	cmp.w	fp, #0
 80075d6:	d101      	bne.n	80075dc <_svfprintf_r+0x6e0>
 80075d8:	07eb      	lsls	r3, r5, #31
 80075da:	d515      	bpl.n	8007608 <_svfprintf_r+0x70c>
 80075dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075de:	3301      	adds	r3, #1
 80075e0:	e7e4      	b.n	80075ac <_svfprintf_r+0x6b0>
 80075e2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80075e4:	9b07      	ldr	r3, [sp, #28]
 80075e6:	429a      	cmp	r2, r3
 80075e8:	db06      	blt.n	80075f8 <_svfprintf_r+0x6fc>
 80075ea:	07ef      	lsls	r7, r5, #31
 80075ec:	d50e      	bpl.n	800760c <_svfprintf_r+0x710>
 80075ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075f0:	4413      	add	r3, r2
 80075f2:	2267      	movs	r2, #103	; 0x67
 80075f4:	9206      	str	r2, [sp, #24]
 80075f6:	e7da      	b.n	80075ae <_svfprintf_r+0x6b2>
 80075f8:	9b07      	ldr	r3, [sp, #28]
 80075fa:	990a      	ldr	r1, [sp, #40]	; 0x28
 80075fc:	2a00      	cmp	r2, #0
 80075fe:	440b      	add	r3, r1
 8007600:	dcf7      	bgt.n	80075f2 <_svfprintf_r+0x6f6>
 8007602:	f1c2 0201 	rsb	r2, r2, #1
 8007606:	e7f3      	b.n	80075f0 <_svfprintf_r+0x6f4>
 8007608:	2301      	movs	r3, #1
 800760a:	e7d0      	b.n	80075ae <_svfprintf_r+0x6b2>
 800760c:	4613      	mov	r3, r2
 800760e:	e7f0      	b.n	80075f2 <_svfprintf_r+0x6f6>
 8007610:	b10b      	cbz	r3, 8007616 <_svfprintf_r+0x71a>
 8007612:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8007616:	f015 0f20 	tst.w	r5, #32
 800761a:	f107 0304 	add.w	r3, r7, #4
 800761e:	d008      	beq.n	8007632 <_svfprintf_r+0x736>
 8007620:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007622:	683a      	ldr	r2, [r7, #0]
 8007624:	17ce      	asrs	r6, r1, #31
 8007626:	4608      	mov	r0, r1
 8007628:	4631      	mov	r1, r6
 800762a:	e9c2 0100 	strd	r0, r1, [r2]
 800762e:	461f      	mov	r7, r3
 8007630:	e49e      	b.n	8006f70 <_svfprintf_r+0x74>
 8007632:	06ee      	lsls	r6, r5, #27
 8007634:	d503      	bpl.n	800763e <_svfprintf_r+0x742>
 8007636:	683a      	ldr	r2, [r7, #0]
 8007638:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800763a:	6011      	str	r1, [r2, #0]
 800763c:	e7f7      	b.n	800762e <_svfprintf_r+0x732>
 800763e:	0668      	lsls	r0, r5, #25
 8007640:	d5f9      	bpl.n	8007636 <_svfprintf_r+0x73a>
 8007642:	683a      	ldr	r2, [r7, #0]
 8007644:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8007648:	8011      	strh	r1, [r2, #0]
 800764a:	e7f0      	b.n	800762e <_svfprintf_r+0x732>
 800764c:	f045 0510 	orr.w	r5, r5, #16
 8007650:	f015 0320 	ands.w	r3, r5, #32
 8007654:	d022      	beq.n	800769c <_svfprintf_r+0x7a0>
 8007656:	3707      	adds	r7, #7
 8007658:	f027 0707 	bic.w	r7, r7, #7
 800765c:	f107 0308 	add.w	r3, r7, #8
 8007660:	9308      	str	r3, [sp, #32]
 8007662:	e9d7 6700 	ldrd	r6, r7, [r7]
 8007666:	2300      	movs	r3, #0
 8007668:	2200      	movs	r2, #0
 800766a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800766e:	f1bb 3fff 	cmp.w	fp, #4294967295
 8007672:	f000 83db 	beq.w	8007e2c <_svfprintf_r+0xf30>
 8007676:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800767a:	920f      	str	r2, [sp, #60]	; 0x3c
 800767c:	ea56 0207 	orrs.w	r2, r6, r7
 8007680:	f040 83d9 	bne.w	8007e36 <_svfprintf_r+0xf3a>
 8007684:	f1bb 0f00 	cmp.w	fp, #0
 8007688:	f000 80aa 	beq.w	80077e0 <_svfprintf_r+0x8e4>
 800768c:	2b01      	cmp	r3, #1
 800768e:	d076      	beq.n	800777e <_svfprintf_r+0x882>
 8007690:	2b02      	cmp	r3, #2
 8007692:	f000 8091 	beq.w	80077b8 <_svfprintf_r+0x8bc>
 8007696:	2600      	movs	r6, #0
 8007698:	2700      	movs	r7, #0
 800769a:	e3d2      	b.n	8007e42 <_svfprintf_r+0xf46>
 800769c:	1d3a      	adds	r2, r7, #4
 800769e:	f015 0110 	ands.w	r1, r5, #16
 80076a2:	9208      	str	r2, [sp, #32]
 80076a4:	d002      	beq.n	80076ac <_svfprintf_r+0x7b0>
 80076a6:	683e      	ldr	r6, [r7, #0]
 80076a8:	2700      	movs	r7, #0
 80076aa:	e7dd      	b.n	8007668 <_svfprintf_r+0x76c>
 80076ac:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 80076b0:	d0f9      	beq.n	80076a6 <_svfprintf_r+0x7aa>
 80076b2:	883e      	ldrh	r6, [r7, #0]
 80076b4:	2700      	movs	r7, #0
 80076b6:	e7d6      	b.n	8007666 <_svfprintf_r+0x76a>
 80076b8:	1d3b      	adds	r3, r7, #4
 80076ba:	9308      	str	r3, [sp, #32]
 80076bc:	2330      	movs	r3, #48	; 0x30
 80076be:	2278      	movs	r2, #120	; 0x78
 80076c0:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80076c4:	4b14      	ldr	r3, [pc, #80]	; (8007718 <_svfprintf_r+0x81c>)
 80076c6:	683e      	ldr	r6, [r7, #0]
 80076c8:	9315      	str	r3, [sp, #84]	; 0x54
 80076ca:	2700      	movs	r7, #0
 80076cc:	f045 0502 	orr.w	r5, r5, #2
 80076d0:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 80076d4:	2302      	movs	r3, #2
 80076d6:	9206      	str	r2, [sp, #24]
 80076d8:	e7c6      	b.n	8007668 <_svfprintf_r+0x76c>
 80076da:	2600      	movs	r6, #0
 80076dc:	1d3b      	adds	r3, r7, #4
 80076de:	f1bb 3fff 	cmp.w	fp, #4294967295
 80076e2:	9308      	str	r3, [sp, #32]
 80076e4:	f8d7 8000 	ldr.w	r8, [r7]
 80076e8:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80076ec:	d00a      	beq.n	8007704 <_svfprintf_r+0x808>
 80076ee:	465a      	mov	r2, fp
 80076f0:	4631      	mov	r1, r6
 80076f2:	4640      	mov	r0, r8
 80076f4:	f003 f9f4 	bl	800aae0 <memchr>
 80076f8:	2800      	cmp	r0, #0
 80076fa:	f000 808d 	beq.w	8007818 <_svfprintf_r+0x91c>
 80076fe:	eba0 0b08 	sub.w	fp, r0, r8
 8007702:	e5c4      	b.n	800728e <_svfprintf_r+0x392>
 8007704:	4640      	mov	r0, r8
 8007706:	f7f8 fd8f 	bl	8000228 <strlen>
 800770a:	4683      	mov	fp, r0
 800770c:	e5bf      	b.n	800728e <_svfprintf_r+0x392>
 800770e:	bf00      	nop
 8007710:	0800bfaa 	.word	0x0800bfaa
 8007714:	0800bfba 	.word	0x0800bfba
 8007718:	0800bf97 	.word	0x0800bf97
 800771c:	f045 0510 	orr.w	r5, r5, #16
 8007720:	06a9      	lsls	r1, r5, #26
 8007722:	d509      	bpl.n	8007738 <_svfprintf_r+0x83c>
 8007724:	3707      	adds	r7, #7
 8007726:	f027 0707 	bic.w	r7, r7, #7
 800772a:	f107 0308 	add.w	r3, r7, #8
 800772e:	9308      	str	r3, [sp, #32]
 8007730:	e9d7 6700 	ldrd	r6, r7, [r7]
 8007734:	2301      	movs	r3, #1
 8007736:	e797      	b.n	8007668 <_svfprintf_r+0x76c>
 8007738:	1d3b      	adds	r3, r7, #4
 800773a:	f015 0f10 	tst.w	r5, #16
 800773e:	9308      	str	r3, [sp, #32]
 8007740:	d001      	beq.n	8007746 <_svfprintf_r+0x84a>
 8007742:	683e      	ldr	r6, [r7, #0]
 8007744:	e002      	b.n	800774c <_svfprintf_r+0x850>
 8007746:	066a      	lsls	r2, r5, #25
 8007748:	d5fb      	bpl.n	8007742 <_svfprintf_r+0x846>
 800774a:	883e      	ldrh	r6, [r7, #0]
 800774c:	2700      	movs	r7, #0
 800774e:	e7f1      	b.n	8007734 <_svfprintf_r+0x838>
 8007750:	b10b      	cbz	r3, 8007756 <_svfprintf_r+0x85a>
 8007752:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8007756:	4ba3      	ldr	r3, [pc, #652]	; (80079e4 <_svfprintf_r+0xae8>)
 8007758:	e4c5      	b.n	80070e6 <_svfprintf_r+0x1ea>
 800775a:	1d3b      	adds	r3, r7, #4
 800775c:	f015 0f10 	tst.w	r5, #16
 8007760:	9308      	str	r3, [sp, #32]
 8007762:	d001      	beq.n	8007768 <_svfprintf_r+0x86c>
 8007764:	683e      	ldr	r6, [r7, #0]
 8007766:	e002      	b.n	800776e <_svfprintf_r+0x872>
 8007768:	066e      	lsls	r6, r5, #25
 800776a:	d5fb      	bpl.n	8007764 <_svfprintf_r+0x868>
 800776c:	883e      	ldrh	r6, [r7, #0]
 800776e:	2700      	movs	r7, #0
 8007770:	e4c5      	b.n	80070fe <_svfprintf_r+0x202>
 8007772:	4643      	mov	r3, r8
 8007774:	e366      	b.n	8007e44 <_svfprintf_r+0xf48>
 8007776:	2f00      	cmp	r7, #0
 8007778:	bf08      	it	eq
 800777a:	2e0a      	cmpeq	r6, #10
 800777c:	d205      	bcs.n	800778a <_svfprintf_r+0x88e>
 800777e:	3630      	adds	r6, #48	; 0x30
 8007780:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8007784:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8007788:	e377      	b.n	8007e7a <_svfprintf_r+0xf7e>
 800778a:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800778e:	4630      	mov	r0, r6
 8007790:	4639      	mov	r1, r7
 8007792:	220a      	movs	r2, #10
 8007794:	2300      	movs	r3, #0
 8007796:	f7f9 f9df 	bl	8000b58 <__aeabi_uldivmod>
 800779a:	3230      	adds	r2, #48	; 0x30
 800779c:	f808 2d01 	strb.w	r2, [r8, #-1]!
 80077a0:	2300      	movs	r3, #0
 80077a2:	4630      	mov	r0, r6
 80077a4:	4639      	mov	r1, r7
 80077a6:	220a      	movs	r2, #10
 80077a8:	f7f9 f9d6 	bl	8000b58 <__aeabi_uldivmod>
 80077ac:	4606      	mov	r6, r0
 80077ae:	460f      	mov	r7, r1
 80077b0:	ea56 0307 	orrs.w	r3, r6, r7
 80077b4:	d1eb      	bne.n	800778e <_svfprintf_r+0x892>
 80077b6:	e360      	b.n	8007e7a <_svfprintf_r+0xf7e>
 80077b8:	2600      	movs	r6, #0
 80077ba:	2700      	movs	r7, #0
 80077bc:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80077c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80077c2:	f006 030f 	and.w	r3, r6, #15
 80077c6:	5cd3      	ldrb	r3, [r2, r3]
 80077c8:	093a      	lsrs	r2, r7, #4
 80077ca:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80077ce:	0933      	lsrs	r3, r6, #4
 80077d0:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80077d4:	461e      	mov	r6, r3
 80077d6:	4617      	mov	r7, r2
 80077d8:	ea56 0307 	orrs.w	r3, r6, r7
 80077dc:	d1f0      	bne.n	80077c0 <_svfprintf_r+0x8c4>
 80077de:	e34c      	b.n	8007e7a <_svfprintf_r+0xf7e>
 80077e0:	b93b      	cbnz	r3, 80077f2 <_svfprintf_r+0x8f6>
 80077e2:	07ea      	lsls	r2, r5, #31
 80077e4:	d505      	bpl.n	80077f2 <_svfprintf_r+0x8f6>
 80077e6:	2330      	movs	r3, #48	; 0x30
 80077e8:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 80077ec:	f808 3d41 	strb.w	r3, [r8, #-65]!
 80077f0:	e343      	b.n	8007e7a <_svfprintf_r+0xf7e>
 80077f2:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80077f6:	e340      	b.n	8007e7a <_svfprintf_r+0xf7e>
 80077f8:	b10b      	cbz	r3, 80077fe <_svfprintf_r+0x902>
 80077fa:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80077fe:	9b06      	ldr	r3, [sp, #24]
 8007800:	2b00      	cmp	r3, #0
 8007802:	f000 82f7 	beq.w	8007df4 <_svfprintf_r+0xef8>
 8007806:	2600      	movs	r6, #0
 8007808:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800780c:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8007810:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8007814:	9708      	str	r7, [sp, #32]
 8007816:	e4e3      	b.n	80071e0 <_svfprintf_r+0x2e4>
 8007818:	4606      	mov	r6, r0
 800781a:	e538      	b.n	800728e <_svfprintf_r+0x392>
 800781c:	2310      	movs	r3, #16
 800781e:	6063      	str	r3, [r4, #4]
 8007820:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007822:	3310      	adds	r3, #16
 8007824:	9323      	str	r3, [sp, #140]	; 0x8c
 8007826:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007828:	3301      	adds	r3, #1
 800782a:	2b07      	cmp	r3, #7
 800782c:	9322      	str	r3, [sp, #136]	; 0x88
 800782e:	dc04      	bgt.n	800783a <_svfprintf_r+0x93e>
 8007830:	3408      	adds	r4, #8
 8007832:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007834:	3b10      	subs	r3, #16
 8007836:	9310      	str	r3, [sp, #64]	; 0x40
 8007838:	e611      	b.n	800745e <_svfprintf_r+0x562>
 800783a:	aa21      	add	r2, sp, #132	; 0x84
 800783c:	4649      	mov	r1, r9
 800783e:	4650      	mov	r0, sl
 8007840:	f003 fe29 	bl	800b496 <__ssprint_r>
 8007844:	2800      	cmp	r0, #0
 8007846:	f040 82b6 	bne.w	8007db6 <_svfprintf_r+0xeba>
 800784a:	ac2e      	add	r4, sp, #184	; 0xb8
 800784c:	e7f1      	b.n	8007832 <_svfprintf_r+0x936>
 800784e:	aa21      	add	r2, sp, #132	; 0x84
 8007850:	4649      	mov	r1, r9
 8007852:	4650      	mov	r0, sl
 8007854:	f003 fe1f 	bl	800b496 <__ssprint_r>
 8007858:	2800      	cmp	r0, #0
 800785a:	f040 82ac 	bne.w	8007db6 <_svfprintf_r+0xeba>
 800785e:	ac2e      	add	r4, sp, #184	; 0xb8
 8007860:	e610      	b.n	8007484 <_svfprintf_r+0x588>
 8007862:	aa21      	add	r2, sp, #132	; 0x84
 8007864:	4649      	mov	r1, r9
 8007866:	4650      	mov	r0, sl
 8007868:	f003 fe15 	bl	800b496 <__ssprint_r>
 800786c:	2800      	cmp	r0, #0
 800786e:	f040 82a2 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007872:	ac2e      	add	r4, sp, #184	; 0xb8
 8007874:	e618      	b.n	80074a8 <_svfprintf_r+0x5ac>
 8007876:	aa21      	add	r2, sp, #132	; 0x84
 8007878:	4649      	mov	r1, r9
 800787a:	4650      	mov	r0, sl
 800787c:	f003 fe0b 	bl	800b496 <__ssprint_r>
 8007880:	2800      	cmp	r0, #0
 8007882:	f040 8298 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007886:	ac2e      	add	r4, sp, #184	; 0xb8
 8007888:	e61e      	b.n	80074c8 <_svfprintf_r+0x5cc>
 800788a:	2310      	movs	r3, #16
 800788c:	6063      	str	r3, [r4, #4]
 800788e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007890:	3310      	adds	r3, #16
 8007892:	9323      	str	r3, [sp, #140]	; 0x8c
 8007894:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007896:	3301      	adds	r3, #1
 8007898:	2b07      	cmp	r3, #7
 800789a:	9322      	str	r3, [sp, #136]	; 0x88
 800789c:	dc04      	bgt.n	80078a8 <_svfprintf_r+0x9ac>
 800789e:	3408      	adds	r4, #8
 80078a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80078a2:	3b10      	subs	r3, #16
 80078a4:	9310      	str	r3, [sp, #64]	; 0x40
 80078a6:	e618      	b.n	80074da <_svfprintf_r+0x5de>
 80078a8:	aa21      	add	r2, sp, #132	; 0x84
 80078aa:	4649      	mov	r1, r9
 80078ac:	4650      	mov	r0, sl
 80078ae:	f003 fdf2 	bl	800b496 <__ssprint_r>
 80078b2:	2800      	cmp	r0, #0
 80078b4:	f040 827f 	bne.w	8007db6 <_svfprintf_r+0xeba>
 80078b8:	ac2e      	add	r4, sp, #184	; 0xb8
 80078ba:	e7f1      	b.n	80078a0 <_svfprintf_r+0x9a4>
 80078bc:	aa21      	add	r2, sp, #132	; 0x84
 80078be:	4649      	mov	r1, r9
 80078c0:	4650      	mov	r0, sl
 80078c2:	f003 fde8 	bl	800b496 <__ssprint_r>
 80078c6:	2800      	cmp	r0, #0
 80078c8:	f040 8275 	bne.w	8007db6 <_svfprintf_r+0xeba>
 80078cc:	ac2e      	add	r4, sp, #184	; 0xb8
 80078ce:	e617      	b.n	8007500 <_svfprintf_r+0x604>
 80078d0:	2310      	movs	r3, #16
 80078d2:	6063      	str	r3, [r4, #4]
 80078d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078d6:	3310      	adds	r3, #16
 80078d8:	9323      	str	r3, [sp, #140]	; 0x8c
 80078da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078dc:	3301      	adds	r3, #1
 80078de:	2b07      	cmp	r3, #7
 80078e0:	9322      	str	r3, [sp, #136]	; 0x88
 80078e2:	dc02      	bgt.n	80078ea <_svfprintf_r+0x9ee>
 80078e4:	3408      	adds	r4, #8
 80078e6:	3e10      	subs	r6, #16
 80078e8:	e60e      	b.n	8007508 <_svfprintf_r+0x60c>
 80078ea:	aa21      	add	r2, sp, #132	; 0x84
 80078ec:	4649      	mov	r1, r9
 80078ee:	4650      	mov	r0, sl
 80078f0:	f003 fdd1 	bl	800b496 <__ssprint_r>
 80078f4:	2800      	cmp	r0, #0
 80078f6:	f040 825e 	bne.w	8007db6 <_svfprintf_r+0xeba>
 80078fa:	ac2e      	add	r4, sp, #184	; 0xb8
 80078fc:	e7f3      	b.n	80078e6 <_svfprintf_r+0x9ea>
 80078fe:	aa21      	add	r2, sp, #132	; 0x84
 8007900:	4649      	mov	r1, r9
 8007902:	4650      	mov	r0, sl
 8007904:	f003 fdc7 	bl	800b496 <__ssprint_r>
 8007908:	2800      	cmp	r0, #0
 800790a:	f040 8254 	bne.w	8007db6 <_svfprintf_r+0xeba>
 800790e:	ac2e      	add	r4, sp, #184	; 0xb8
 8007910:	e60a      	b.n	8007528 <_svfprintf_r+0x62c>
 8007912:	9b06      	ldr	r3, [sp, #24]
 8007914:	2b65      	cmp	r3, #101	; 0x65
 8007916:	f340 81a9 	ble.w	8007c6c <_svfprintf_r+0xd70>
 800791a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800791c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800791e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007920:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007922:	f7f9 f8a9 	bl	8000a78 <__aeabi_dcmpeq>
 8007926:	2800      	cmp	r0, #0
 8007928:	d062      	beq.n	80079f0 <_svfprintf_r+0xaf4>
 800792a:	4b2f      	ldr	r3, [pc, #188]	; (80079e8 <_svfprintf_r+0xaec>)
 800792c:	6023      	str	r3, [r4, #0]
 800792e:	2301      	movs	r3, #1
 8007930:	6063      	str	r3, [r4, #4]
 8007932:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007934:	3301      	adds	r3, #1
 8007936:	9323      	str	r3, [sp, #140]	; 0x8c
 8007938:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800793a:	3301      	adds	r3, #1
 800793c:	2b07      	cmp	r3, #7
 800793e:	9322      	str	r3, [sp, #136]	; 0x88
 8007940:	dc25      	bgt.n	800798e <_svfprintf_r+0xa92>
 8007942:	3408      	adds	r4, #8
 8007944:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007946:	9a07      	ldr	r2, [sp, #28]
 8007948:	4293      	cmp	r3, r2
 800794a:	db02      	blt.n	8007952 <_svfprintf_r+0xa56>
 800794c:	07ee      	lsls	r6, r5, #31
 800794e:	f57f ae02 	bpl.w	8007556 <_svfprintf_r+0x65a>
 8007952:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007954:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007956:	6023      	str	r3, [r4, #0]
 8007958:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800795a:	6063      	str	r3, [r4, #4]
 800795c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800795e:	4413      	add	r3, r2
 8007960:	9323      	str	r3, [sp, #140]	; 0x8c
 8007962:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007964:	3301      	adds	r3, #1
 8007966:	2b07      	cmp	r3, #7
 8007968:	9322      	str	r3, [sp, #136]	; 0x88
 800796a:	dc1a      	bgt.n	80079a2 <_svfprintf_r+0xaa6>
 800796c:	3408      	adds	r4, #8
 800796e:	9b07      	ldr	r3, [sp, #28]
 8007970:	1e5e      	subs	r6, r3, #1
 8007972:	2e00      	cmp	r6, #0
 8007974:	f77f adef 	ble.w	8007556 <_svfprintf_r+0x65a>
 8007978:	f04f 0810 	mov.w	r8, #16
 800797c:	4f1b      	ldr	r7, [pc, #108]	; (80079ec <_svfprintf_r+0xaf0>)
 800797e:	2e10      	cmp	r6, #16
 8007980:	6027      	str	r7, [r4, #0]
 8007982:	dc18      	bgt.n	80079b6 <_svfprintf_r+0xaba>
 8007984:	6066      	str	r6, [r4, #4]
 8007986:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007988:	441e      	add	r6, r3
 800798a:	9623      	str	r6, [sp, #140]	; 0x8c
 800798c:	e5d4      	b.n	8007538 <_svfprintf_r+0x63c>
 800798e:	aa21      	add	r2, sp, #132	; 0x84
 8007990:	4649      	mov	r1, r9
 8007992:	4650      	mov	r0, sl
 8007994:	f003 fd7f 	bl	800b496 <__ssprint_r>
 8007998:	2800      	cmp	r0, #0
 800799a:	f040 820c 	bne.w	8007db6 <_svfprintf_r+0xeba>
 800799e:	ac2e      	add	r4, sp, #184	; 0xb8
 80079a0:	e7d0      	b.n	8007944 <_svfprintf_r+0xa48>
 80079a2:	aa21      	add	r2, sp, #132	; 0x84
 80079a4:	4649      	mov	r1, r9
 80079a6:	4650      	mov	r0, sl
 80079a8:	f003 fd75 	bl	800b496 <__ssprint_r>
 80079ac:	2800      	cmp	r0, #0
 80079ae:	f040 8202 	bne.w	8007db6 <_svfprintf_r+0xeba>
 80079b2:	ac2e      	add	r4, sp, #184	; 0xb8
 80079b4:	e7db      	b.n	800796e <_svfprintf_r+0xa72>
 80079b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80079b8:	f8c4 8004 	str.w	r8, [r4, #4]
 80079bc:	3310      	adds	r3, #16
 80079be:	9323      	str	r3, [sp, #140]	; 0x8c
 80079c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079c2:	3301      	adds	r3, #1
 80079c4:	2b07      	cmp	r3, #7
 80079c6:	9322      	str	r3, [sp, #136]	; 0x88
 80079c8:	dc02      	bgt.n	80079d0 <_svfprintf_r+0xad4>
 80079ca:	3408      	adds	r4, #8
 80079cc:	3e10      	subs	r6, #16
 80079ce:	e7d6      	b.n	800797e <_svfprintf_r+0xa82>
 80079d0:	aa21      	add	r2, sp, #132	; 0x84
 80079d2:	4649      	mov	r1, r9
 80079d4:	4650      	mov	r0, sl
 80079d6:	f003 fd5e 	bl	800b496 <__ssprint_r>
 80079da:	2800      	cmp	r0, #0
 80079dc:	f040 81eb 	bne.w	8007db6 <_svfprintf_r+0xeba>
 80079e0:	ac2e      	add	r4, sp, #184	; 0xb8
 80079e2:	e7f3      	b.n	80079cc <_svfprintf_r+0xad0>
 80079e4:	0800bf97 	.word	0x0800bf97
 80079e8:	0800bfa8 	.word	0x0800bfa8
 80079ec:	0800bfba 	.word	0x0800bfba
 80079f0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	dc7a      	bgt.n	8007aec <_svfprintf_r+0xbf0>
 80079f6:	4b9b      	ldr	r3, [pc, #620]	; (8007c64 <_svfprintf_r+0xd68>)
 80079f8:	6023      	str	r3, [r4, #0]
 80079fa:	2301      	movs	r3, #1
 80079fc:	6063      	str	r3, [r4, #4]
 80079fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a00:	3301      	adds	r3, #1
 8007a02:	9323      	str	r3, [sp, #140]	; 0x8c
 8007a04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a06:	3301      	adds	r3, #1
 8007a08:	2b07      	cmp	r3, #7
 8007a0a:	9322      	str	r3, [sp, #136]	; 0x88
 8007a0c:	dc44      	bgt.n	8007a98 <_svfprintf_r+0xb9c>
 8007a0e:	3408      	adds	r4, #8
 8007a10:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a12:	b923      	cbnz	r3, 8007a1e <_svfprintf_r+0xb22>
 8007a14:	9b07      	ldr	r3, [sp, #28]
 8007a16:	b913      	cbnz	r3, 8007a1e <_svfprintf_r+0xb22>
 8007a18:	07e8      	lsls	r0, r5, #31
 8007a1a:	f57f ad9c 	bpl.w	8007556 <_svfprintf_r+0x65a>
 8007a1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a22:	6023      	str	r3, [r4, #0]
 8007a24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a26:	6063      	str	r3, [r4, #4]
 8007a28:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a2a:	4413      	add	r3, r2
 8007a2c:	9323      	str	r3, [sp, #140]	; 0x8c
 8007a2e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a30:	3301      	adds	r3, #1
 8007a32:	2b07      	cmp	r3, #7
 8007a34:	9322      	str	r3, [sp, #136]	; 0x88
 8007a36:	dc39      	bgt.n	8007aac <_svfprintf_r+0xbb0>
 8007a38:	f104 0308 	add.w	r3, r4, #8
 8007a3c:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8007a3e:	2e00      	cmp	r6, #0
 8007a40:	da19      	bge.n	8007a76 <_svfprintf_r+0xb7a>
 8007a42:	2410      	movs	r4, #16
 8007a44:	4f88      	ldr	r7, [pc, #544]	; (8007c68 <_svfprintf_r+0xd6c>)
 8007a46:	4276      	negs	r6, r6
 8007a48:	2e10      	cmp	r6, #16
 8007a4a:	601f      	str	r7, [r3, #0]
 8007a4c:	dc38      	bgt.n	8007ac0 <_svfprintf_r+0xbc4>
 8007a4e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007a50:	605e      	str	r6, [r3, #4]
 8007a52:	4416      	add	r6, r2
 8007a54:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007a56:	9623      	str	r6, [sp, #140]	; 0x8c
 8007a58:	3201      	adds	r2, #1
 8007a5a:	2a07      	cmp	r2, #7
 8007a5c:	f103 0308 	add.w	r3, r3, #8
 8007a60:	9222      	str	r2, [sp, #136]	; 0x88
 8007a62:	dd08      	ble.n	8007a76 <_svfprintf_r+0xb7a>
 8007a64:	aa21      	add	r2, sp, #132	; 0x84
 8007a66:	4649      	mov	r1, r9
 8007a68:	4650      	mov	r0, sl
 8007a6a:	f003 fd14 	bl	800b496 <__ssprint_r>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	f040 81a1 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007a74:	ab2e      	add	r3, sp, #184	; 0xb8
 8007a76:	9a07      	ldr	r2, [sp, #28]
 8007a78:	9907      	ldr	r1, [sp, #28]
 8007a7a:	605a      	str	r2, [r3, #4]
 8007a7c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007a7e:	f8c3 8000 	str.w	r8, [r3]
 8007a82:	440a      	add	r2, r1
 8007a84:	9223      	str	r2, [sp, #140]	; 0x8c
 8007a86:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007a88:	3201      	adds	r2, #1
 8007a8a:	2a07      	cmp	r2, #7
 8007a8c:	9222      	str	r2, [sp, #136]	; 0x88
 8007a8e:	f73f ad59 	bgt.w	8007544 <_svfprintf_r+0x648>
 8007a92:	f103 0408 	add.w	r4, r3, #8
 8007a96:	e55e      	b.n	8007556 <_svfprintf_r+0x65a>
 8007a98:	aa21      	add	r2, sp, #132	; 0x84
 8007a9a:	4649      	mov	r1, r9
 8007a9c:	4650      	mov	r0, sl
 8007a9e:	f003 fcfa 	bl	800b496 <__ssprint_r>
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	f040 8187 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007aa8:	ac2e      	add	r4, sp, #184	; 0xb8
 8007aaa:	e7b1      	b.n	8007a10 <_svfprintf_r+0xb14>
 8007aac:	aa21      	add	r2, sp, #132	; 0x84
 8007aae:	4649      	mov	r1, r9
 8007ab0:	4650      	mov	r0, sl
 8007ab2:	f003 fcf0 	bl	800b496 <__ssprint_r>
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	f040 817d 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007abc:	ab2e      	add	r3, sp, #184	; 0xb8
 8007abe:	e7bd      	b.n	8007a3c <_svfprintf_r+0xb40>
 8007ac0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007ac2:	605c      	str	r4, [r3, #4]
 8007ac4:	3210      	adds	r2, #16
 8007ac6:	9223      	str	r2, [sp, #140]	; 0x8c
 8007ac8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007aca:	3201      	adds	r2, #1
 8007acc:	2a07      	cmp	r2, #7
 8007ace:	9222      	str	r2, [sp, #136]	; 0x88
 8007ad0:	dc02      	bgt.n	8007ad8 <_svfprintf_r+0xbdc>
 8007ad2:	3308      	adds	r3, #8
 8007ad4:	3e10      	subs	r6, #16
 8007ad6:	e7b7      	b.n	8007a48 <_svfprintf_r+0xb4c>
 8007ad8:	aa21      	add	r2, sp, #132	; 0x84
 8007ada:	4649      	mov	r1, r9
 8007adc:	4650      	mov	r0, sl
 8007ade:	f003 fcda 	bl	800b496 <__ssprint_r>
 8007ae2:	2800      	cmp	r0, #0
 8007ae4:	f040 8167 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007ae8:	ab2e      	add	r3, sp, #184	; 0xb8
 8007aea:	e7f3      	b.n	8007ad4 <_svfprintf_r+0xbd8>
 8007aec:	9b07      	ldr	r3, [sp, #28]
 8007aee:	42bb      	cmp	r3, r7
 8007af0:	bfa8      	it	ge
 8007af2:	463b      	movge	r3, r7
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	461e      	mov	r6, r3
 8007af8:	dd0b      	ble.n	8007b12 <_svfprintf_r+0xc16>
 8007afa:	6063      	str	r3, [r4, #4]
 8007afc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007afe:	f8c4 8000 	str.w	r8, [r4]
 8007b02:	4433      	add	r3, r6
 8007b04:	9323      	str	r3, [sp, #140]	; 0x8c
 8007b06:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b08:	3301      	adds	r3, #1
 8007b0a:	2b07      	cmp	r3, #7
 8007b0c:	9322      	str	r3, [sp, #136]	; 0x88
 8007b0e:	dc5f      	bgt.n	8007bd0 <_svfprintf_r+0xcd4>
 8007b10:	3408      	adds	r4, #8
 8007b12:	2e00      	cmp	r6, #0
 8007b14:	bfb4      	ite	lt
 8007b16:	463e      	movlt	r6, r7
 8007b18:	1bbe      	subge	r6, r7, r6
 8007b1a:	2e00      	cmp	r6, #0
 8007b1c:	dd0f      	ble.n	8007b3e <_svfprintf_r+0xc42>
 8007b1e:	f8df b148 	ldr.w	fp, [pc, #328]	; 8007c68 <_svfprintf_r+0xd6c>
 8007b22:	2e10      	cmp	r6, #16
 8007b24:	f8c4 b000 	str.w	fp, [r4]
 8007b28:	dc5c      	bgt.n	8007be4 <_svfprintf_r+0xce8>
 8007b2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b2c:	6066      	str	r6, [r4, #4]
 8007b2e:	441e      	add	r6, r3
 8007b30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b32:	9623      	str	r6, [sp, #140]	; 0x8c
 8007b34:	3301      	adds	r3, #1
 8007b36:	2b07      	cmp	r3, #7
 8007b38:	9322      	str	r3, [sp, #136]	; 0x88
 8007b3a:	dc6a      	bgt.n	8007c12 <_svfprintf_r+0xd16>
 8007b3c:	3408      	adds	r4, #8
 8007b3e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b40:	9a07      	ldr	r2, [sp, #28]
 8007b42:	4293      	cmp	r3, r2
 8007b44:	db01      	blt.n	8007b4a <_svfprintf_r+0xc4e>
 8007b46:	07e9      	lsls	r1, r5, #31
 8007b48:	d50d      	bpl.n	8007b66 <_svfprintf_r+0xc6a>
 8007b4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007b4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b4e:	6023      	str	r3, [r4, #0]
 8007b50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b52:	6063      	str	r3, [r4, #4]
 8007b54:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b56:	4413      	add	r3, r2
 8007b58:	9323      	str	r3, [sp, #140]	; 0x8c
 8007b5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b5c:	3301      	adds	r3, #1
 8007b5e:	2b07      	cmp	r3, #7
 8007b60:	9322      	str	r3, [sp, #136]	; 0x88
 8007b62:	dc60      	bgt.n	8007c26 <_svfprintf_r+0xd2a>
 8007b64:	3408      	adds	r4, #8
 8007b66:	9b07      	ldr	r3, [sp, #28]
 8007b68:	9a07      	ldr	r2, [sp, #28]
 8007b6a:	1bde      	subs	r6, r3, r7
 8007b6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b6e:	1ad3      	subs	r3, r2, r3
 8007b70:	429e      	cmp	r6, r3
 8007b72:	bfa8      	it	ge
 8007b74:	461e      	movge	r6, r3
 8007b76:	2e00      	cmp	r6, #0
 8007b78:	dd0b      	ble.n	8007b92 <_svfprintf_r+0xc96>
 8007b7a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b7c:	4447      	add	r7, r8
 8007b7e:	4433      	add	r3, r6
 8007b80:	9323      	str	r3, [sp, #140]	; 0x8c
 8007b82:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b84:	6027      	str	r7, [r4, #0]
 8007b86:	3301      	adds	r3, #1
 8007b88:	2b07      	cmp	r3, #7
 8007b8a:	6066      	str	r6, [r4, #4]
 8007b8c:	9322      	str	r3, [sp, #136]	; 0x88
 8007b8e:	dc54      	bgt.n	8007c3a <_svfprintf_r+0xd3e>
 8007b90:	3408      	adds	r4, #8
 8007b92:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b94:	9a07      	ldr	r2, [sp, #28]
 8007b96:	2e00      	cmp	r6, #0
 8007b98:	eba2 0303 	sub.w	r3, r2, r3
 8007b9c:	bfb4      	ite	lt
 8007b9e:	461e      	movlt	r6, r3
 8007ba0:	1b9e      	subge	r6, r3, r6
 8007ba2:	2e00      	cmp	r6, #0
 8007ba4:	f77f acd7 	ble.w	8007556 <_svfprintf_r+0x65a>
 8007ba8:	f04f 0810 	mov.w	r8, #16
 8007bac:	4f2e      	ldr	r7, [pc, #184]	; (8007c68 <_svfprintf_r+0xd6c>)
 8007bae:	2e10      	cmp	r6, #16
 8007bb0:	6027      	str	r7, [r4, #0]
 8007bb2:	f77f aee7 	ble.w	8007984 <_svfprintf_r+0xa88>
 8007bb6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007bb8:	f8c4 8004 	str.w	r8, [r4, #4]
 8007bbc:	3310      	adds	r3, #16
 8007bbe:	9323      	str	r3, [sp, #140]	; 0x8c
 8007bc0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	2b07      	cmp	r3, #7
 8007bc6:	9322      	str	r3, [sp, #136]	; 0x88
 8007bc8:	dc41      	bgt.n	8007c4e <_svfprintf_r+0xd52>
 8007bca:	3408      	adds	r4, #8
 8007bcc:	3e10      	subs	r6, #16
 8007bce:	e7ee      	b.n	8007bae <_svfprintf_r+0xcb2>
 8007bd0:	aa21      	add	r2, sp, #132	; 0x84
 8007bd2:	4649      	mov	r1, r9
 8007bd4:	4650      	mov	r0, sl
 8007bd6:	f003 fc5e 	bl	800b496 <__ssprint_r>
 8007bda:	2800      	cmp	r0, #0
 8007bdc:	f040 80eb 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007be0:	ac2e      	add	r4, sp, #184	; 0xb8
 8007be2:	e796      	b.n	8007b12 <_svfprintf_r+0xc16>
 8007be4:	2310      	movs	r3, #16
 8007be6:	6063      	str	r3, [r4, #4]
 8007be8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007bea:	3310      	adds	r3, #16
 8007bec:	9323      	str	r3, [sp, #140]	; 0x8c
 8007bee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	2b07      	cmp	r3, #7
 8007bf4:	9322      	str	r3, [sp, #136]	; 0x88
 8007bf6:	dc02      	bgt.n	8007bfe <_svfprintf_r+0xd02>
 8007bf8:	3408      	adds	r4, #8
 8007bfa:	3e10      	subs	r6, #16
 8007bfc:	e791      	b.n	8007b22 <_svfprintf_r+0xc26>
 8007bfe:	aa21      	add	r2, sp, #132	; 0x84
 8007c00:	4649      	mov	r1, r9
 8007c02:	4650      	mov	r0, sl
 8007c04:	f003 fc47 	bl	800b496 <__ssprint_r>
 8007c08:	2800      	cmp	r0, #0
 8007c0a:	f040 80d4 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007c0e:	ac2e      	add	r4, sp, #184	; 0xb8
 8007c10:	e7f3      	b.n	8007bfa <_svfprintf_r+0xcfe>
 8007c12:	aa21      	add	r2, sp, #132	; 0x84
 8007c14:	4649      	mov	r1, r9
 8007c16:	4650      	mov	r0, sl
 8007c18:	f003 fc3d 	bl	800b496 <__ssprint_r>
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	f040 80ca 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007c22:	ac2e      	add	r4, sp, #184	; 0xb8
 8007c24:	e78b      	b.n	8007b3e <_svfprintf_r+0xc42>
 8007c26:	aa21      	add	r2, sp, #132	; 0x84
 8007c28:	4649      	mov	r1, r9
 8007c2a:	4650      	mov	r0, sl
 8007c2c:	f003 fc33 	bl	800b496 <__ssprint_r>
 8007c30:	2800      	cmp	r0, #0
 8007c32:	f040 80c0 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007c36:	ac2e      	add	r4, sp, #184	; 0xb8
 8007c38:	e795      	b.n	8007b66 <_svfprintf_r+0xc6a>
 8007c3a:	aa21      	add	r2, sp, #132	; 0x84
 8007c3c:	4649      	mov	r1, r9
 8007c3e:	4650      	mov	r0, sl
 8007c40:	f003 fc29 	bl	800b496 <__ssprint_r>
 8007c44:	2800      	cmp	r0, #0
 8007c46:	f040 80b6 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007c4a:	ac2e      	add	r4, sp, #184	; 0xb8
 8007c4c:	e7a1      	b.n	8007b92 <_svfprintf_r+0xc96>
 8007c4e:	aa21      	add	r2, sp, #132	; 0x84
 8007c50:	4649      	mov	r1, r9
 8007c52:	4650      	mov	r0, sl
 8007c54:	f003 fc1f 	bl	800b496 <__ssprint_r>
 8007c58:	2800      	cmp	r0, #0
 8007c5a:	f040 80ac 	bne.w	8007db6 <_svfprintf_r+0xeba>
 8007c5e:	ac2e      	add	r4, sp, #184	; 0xb8
 8007c60:	e7b4      	b.n	8007bcc <_svfprintf_r+0xcd0>
 8007c62:	bf00      	nop
 8007c64:	0800bfa8 	.word	0x0800bfa8
 8007c68:	0800bfba 	.word	0x0800bfba
 8007c6c:	9b07      	ldr	r3, [sp, #28]
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	dc01      	bgt.n	8007c76 <_svfprintf_r+0xd7a>
 8007c72:	07ea      	lsls	r2, r5, #31
 8007c74:	d576      	bpl.n	8007d64 <_svfprintf_r+0xe68>
 8007c76:	2301      	movs	r3, #1
 8007c78:	6063      	str	r3, [r4, #4]
 8007c7a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007c7c:	f8c4 8000 	str.w	r8, [r4]
 8007c80:	3301      	adds	r3, #1
 8007c82:	9323      	str	r3, [sp, #140]	; 0x8c
 8007c84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c86:	3301      	adds	r3, #1
 8007c88:	2b07      	cmp	r3, #7
 8007c8a:	9322      	str	r3, [sp, #136]	; 0x88
 8007c8c:	dc36      	bgt.n	8007cfc <_svfprintf_r+0xe00>
 8007c8e:	3408      	adds	r4, #8
 8007c90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c94:	6023      	str	r3, [r4, #0]
 8007c96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c98:	6063      	str	r3, [r4, #4]
 8007c9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007c9c:	4413      	add	r3, r2
 8007c9e:	9323      	str	r3, [sp, #140]	; 0x8c
 8007ca0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ca2:	3301      	adds	r3, #1
 8007ca4:	2b07      	cmp	r3, #7
 8007ca6:	9322      	str	r3, [sp, #136]	; 0x88
 8007ca8:	dc31      	bgt.n	8007d0e <_svfprintf_r+0xe12>
 8007caa:	3408      	adds	r4, #8
 8007cac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007cae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007cb0:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007cb2:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007cb4:	f7f8 fee0 	bl	8000a78 <__aeabi_dcmpeq>
 8007cb8:	9b07      	ldr	r3, [sp, #28]
 8007cba:	1e5e      	subs	r6, r3, #1
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	d12f      	bne.n	8007d20 <_svfprintf_r+0xe24>
 8007cc0:	f108 0301 	add.w	r3, r8, #1
 8007cc4:	e884 0048 	stmia.w	r4, {r3, r6}
 8007cc8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007cca:	9a07      	ldr	r2, [sp, #28]
 8007ccc:	3b01      	subs	r3, #1
 8007cce:	4413      	add	r3, r2
 8007cd0:	9323      	str	r3, [sp, #140]	; 0x8c
 8007cd2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	2b07      	cmp	r3, #7
 8007cd8:	9322      	str	r3, [sp, #136]	; 0x88
 8007cda:	dd4a      	ble.n	8007d72 <_svfprintf_r+0xe76>
 8007cdc:	aa21      	add	r2, sp, #132	; 0x84
 8007cde:	4649      	mov	r1, r9
 8007ce0:	4650      	mov	r0, sl
 8007ce2:	f003 fbd8 	bl	800b496 <__ssprint_r>
 8007ce6:	2800      	cmp	r0, #0
 8007ce8:	d165      	bne.n	8007db6 <_svfprintf_r+0xeba>
 8007cea:	ac2e      	add	r4, sp, #184	; 0xb8
 8007cec:	ab1d      	add	r3, sp, #116	; 0x74
 8007cee:	6023      	str	r3, [r4, #0]
 8007cf0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007cf2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007cf4:	6063      	str	r3, [r4, #4]
 8007cf6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007cf8:	4413      	add	r3, r2
 8007cfa:	e41c      	b.n	8007536 <_svfprintf_r+0x63a>
 8007cfc:	aa21      	add	r2, sp, #132	; 0x84
 8007cfe:	4649      	mov	r1, r9
 8007d00:	4650      	mov	r0, sl
 8007d02:	f003 fbc8 	bl	800b496 <__ssprint_r>
 8007d06:	2800      	cmp	r0, #0
 8007d08:	d155      	bne.n	8007db6 <_svfprintf_r+0xeba>
 8007d0a:	ac2e      	add	r4, sp, #184	; 0xb8
 8007d0c:	e7c0      	b.n	8007c90 <_svfprintf_r+0xd94>
 8007d0e:	aa21      	add	r2, sp, #132	; 0x84
 8007d10:	4649      	mov	r1, r9
 8007d12:	4650      	mov	r0, sl
 8007d14:	f003 fbbf 	bl	800b496 <__ssprint_r>
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	d14c      	bne.n	8007db6 <_svfprintf_r+0xeba>
 8007d1c:	ac2e      	add	r4, sp, #184	; 0xb8
 8007d1e:	e7c5      	b.n	8007cac <_svfprintf_r+0xdb0>
 8007d20:	2e00      	cmp	r6, #0
 8007d22:	dde3      	ble.n	8007cec <_svfprintf_r+0xdf0>
 8007d24:	f04f 0810 	mov.w	r8, #16
 8007d28:	4f58      	ldr	r7, [pc, #352]	; (8007e8c <_svfprintf_r+0xf90>)
 8007d2a:	2e10      	cmp	r6, #16
 8007d2c:	6027      	str	r7, [r4, #0]
 8007d2e:	dc04      	bgt.n	8007d3a <_svfprintf_r+0xe3e>
 8007d30:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007d32:	6066      	str	r6, [r4, #4]
 8007d34:	441e      	add	r6, r3
 8007d36:	9623      	str	r6, [sp, #140]	; 0x8c
 8007d38:	e7cb      	b.n	8007cd2 <_svfprintf_r+0xdd6>
 8007d3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007d3c:	f8c4 8004 	str.w	r8, [r4, #4]
 8007d40:	3310      	adds	r3, #16
 8007d42:	9323      	str	r3, [sp, #140]	; 0x8c
 8007d44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d46:	3301      	adds	r3, #1
 8007d48:	2b07      	cmp	r3, #7
 8007d4a:	9322      	str	r3, [sp, #136]	; 0x88
 8007d4c:	dc02      	bgt.n	8007d54 <_svfprintf_r+0xe58>
 8007d4e:	3408      	adds	r4, #8
 8007d50:	3e10      	subs	r6, #16
 8007d52:	e7ea      	b.n	8007d2a <_svfprintf_r+0xe2e>
 8007d54:	aa21      	add	r2, sp, #132	; 0x84
 8007d56:	4649      	mov	r1, r9
 8007d58:	4650      	mov	r0, sl
 8007d5a:	f003 fb9c 	bl	800b496 <__ssprint_r>
 8007d5e:	bb50      	cbnz	r0, 8007db6 <_svfprintf_r+0xeba>
 8007d60:	ac2e      	add	r4, sp, #184	; 0xb8
 8007d62:	e7f5      	b.n	8007d50 <_svfprintf_r+0xe54>
 8007d64:	2301      	movs	r3, #1
 8007d66:	6063      	str	r3, [r4, #4]
 8007d68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007d6a:	f8c4 8000 	str.w	r8, [r4]
 8007d6e:	3301      	adds	r3, #1
 8007d70:	e7ae      	b.n	8007cd0 <_svfprintf_r+0xdd4>
 8007d72:	3408      	adds	r4, #8
 8007d74:	e7ba      	b.n	8007cec <_svfprintf_r+0xdf0>
 8007d76:	3408      	adds	r4, #8
 8007d78:	f7ff bbed 	b.w	8007556 <_svfprintf_r+0x65a>
 8007d7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d80:	1a9d      	subs	r5, r3, r2
 8007d82:	2d00      	cmp	r5, #0
 8007d84:	f77f abea 	ble.w	800755c <_svfprintf_r+0x660>
 8007d88:	2610      	movs	r6, #16
 8007d8a:	4b41      	ldr	r3, [pc, #260]	; (8007e90 <_svfprintf_r+0xf94>)
 8007d8c:	2d10      	cmp	r5, #16
 8007d8e:	6023      	str	r3, [r4, #0]
 8007d90:	dc1b      	bgt.n	8007dca <_svfprintf_r+0xece>
 8007d92:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007d94:	6065      	str	r5, [r4, #4]
 8007d96:	441d      	add	r5, r3
 8007d98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d9a:	9523      	str	r5, [sp, #140]	; 0x8c
 8007d9c:	3301      	adds	r3, #1
 8007d9e:	2b07      	cmp	r3, #7
 8007da0:	9322      	str	r3, [sp, #136]	; 0x88
 8007da2:	f77f abdb 	ble.w	800755c <_svfprintf_r+0x660>
 8007da6:	aa21      	add	r2, sp, #132	; 0x84
 8007da8:	4649      	mov	r1, r9
 8007daa:	4650      	mov	r0, sl
 8007dac:	f003 fb73 	bl	800b496 <__ssprint_r>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	f43f abd3 	beq.w	800755c <_svfprintf_r+0x660>
 8007db6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007dba:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007dbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dc0:	bf18      	it	ne
 8007dc2:	f04f 33ff 	movne.w	r3, #4294967295
 8007dc6:	f7ff b8bd 	b.w	8006f44 <_svfprintf_r+0x48>
 8007dca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007dcc:	6066      	str	r6, [r4, #4]
 8007dce:	3310      	adds	r3, #16
 8007dd0:	9323      	str	r3, [sp, #140]	; 0x8c
 8007dd2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007dd4:	3301      	adds	r3, #1
 8007dd6:	2b07      	cmp	r3, #7
 8007dd8:	9322      	str	r3, [sp, #136]	; 0x88
 8007dda:	dc02      	bgt.n	8007de2 <_svfprintf_r+0xee6>
 8007ddc:	3408      	adds	r4, #8
 8007dde:	3d10      	subs	r5, #16
 8007de0:	e7d3      	b.n	8007d8a <_svfprintf_r+0xe8e>
 8007de2:	aa21      	add	r2, sp, #132	; 0x84
 8007de4:	4649      	mov	r1, r9
 8007de6:	4650      	mov	r0, sl
 8007de8:	f003 fb55 	bl	800b496 <__ssprint_r>
 8007dec:	2800      	cmp	r0, #0
 8007dee:	d1e2      	bne.n	8007db6 <_svfprintf_r+0xeba>
 8007df0:	ac2e      	add	r4, sp, #184	; 0xb8
 8007df2:	e7f4      	b.n	8007dde <_svfprintf_r+0xee2>
 8007df4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d0dd      	beq.n	8007db6 <_svfprintf_r+0xeba>
 8007dfa:	aa21      	add	r2, sp, #132	; 0x84
 8007dfc:	4649      	mov	r1, r9
 8007dfe:	4650      	mov	r0, sl
 8007e00:	f003 fb49 	bl	800b496 <__ssprint_r>
 8007e04:	e7d7      	b.n	8007db6 <_svfprintf_r+0xeba>
 8007e06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007e08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e0a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007e0c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007e0e:	f7f8 fe65 	bl	8000adc <__aeabi_dcmpun>
 8007e12:	2800      	cmp	r0, #0
 8007e14:	f43f aa3d 	beq.w	8007292 <_svfprintf_r+0x396>
 8007e18:	4b1e      	ldr	r3, [pc, #120]	; (8007e94 <_svfprintf_r+0xf98>)
 8007e1a:	4a1f      	ldr	r2, [pc, #124]	; (8007e98 <_svfprintf_r+0xf9c>)
 8007e1c:	f7ff ba2d 	b.w	800727a <_svfprintf_r+0x37e>
 8007e20:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007e22:	eba3 0308 	sub.w	r3, r3, r8
 8007e26:	9307      	str	r3, [sp, #28]
 8007e28:	f7ff baaf 	b.w	800738a <_svfprintf_r+0x48e>
 8007e2c:	ea56 0207 	orrs.w	r2, r6, r7
 8007e30:	950f      	str	r5, [sp, #60]	; 0x3c
 8007e32:	f43f ac2b 	beq.w	800768c <_svfprintf_r+0x790>
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	f43f ac9d 	beq.w	8007776 <_svfprintf_r+0x87a>
 8007e3c:	2b02      	cmp	r3, #2
 8007e3e:	f43f acbd 	beq.w	80077bc <_svfprintf_r+0x8c0>
 8007e42:	ab2e      	add	r3, sp, #184	; 0xb8
 8007e44:	08f1      	lsrs	r1, r6, #3
 8007e46:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8007e4a:	08f8      	lsrs	r0, r7, #3
 8007e4c:	f006 0207 	and.w	r2, r6, #7
 8007e50:	4607      	mov	r7, r0
 8007e52:	460e      	mov	r6, r1
 8007e54:	3230      	adds	r2, #48	; 0x30
 8007e56:	ea56 0107 	orrs.w	r1, r6, r7
 8007e5a:	f103 38ff 	add.w	r8, r3, #4294967295
 8007e5e:	f803 2c01 	strb.w	r2, [r3, #-1]
 8007e62:	f47f ac86 	bne.w	8007772 <_svfprintf_r+0x876>
 8007e66:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007e68:	07c9      	lsls	r1, r1, #31
 8007e6a:	d506      	bpl.n	8007e7a <_svfprintf_r+0xf7e>
 8007e6c:	2a30      	cmp	r2, #48	; 0x30
 8007e6e:	d004      	beq.n	8007e7a <_svfprintf_r+0xf7e>
 8007e70:	2230      	movs	r2, #48	; 0x30
 8007e72:	f808 2c01 	strb.w	r2, [r8, #-1]
 8007e76:	f1a3 0802 	sub.w	r8, r3, #2
 8007e7a:	ab2e      	add	r3, sp, #184	; 0xb8
 8007e7c:	465e      	mov	r6, fp
 8007e7e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007e80:	eba3 0b08 	sub.w	fp, r3, r8
 8007e84:	2700      	movs	r7, #0
 8007e86:	f7ff bace 	b.w	8007426 <_svfprintf_r+0x52a>
 8007e8a:	bf00      	nop
 8007e8c:	0800bfba 	.word	0x0800bfba
 8007e90:	0800bfaa 	.word	0x0800bfaa
 8007e94:	0800bf7e 	.word	0x0800bf7e
 8007e98:	0800bf82 	.word	0x0800bf82

08007e9c <_vfprintf_r>:
 8007e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ea0:	b0bf      	sub	sp, #252	; 0xfc
 8007ea2:	460d      	mov	r5, r1
 8007ea4:	4616      	mov	r6, r2
 8007ea6:	461c      	mov	r4, r3
 8007ea8:	461f      	mov	r7, r3
 8007eaa:	4681      	mov	r9, r0
 8007eac:	f002 fb74 	bl	800a598 <_localeconv_r>
 8007eb0:	6803      	ldr	r3, [r0, #0]
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	9311      	str	r3, [sp, #68]	; 0x44
 8007eb6:	f7f8 f9b7 	bl	8000228 <strlen>
 8007eba:	900b      	str	r0, [sp, #44]	; 0x2c
 8007ebc:	f1b9 0f00 	cmp.w	r9, #0
 8007ec0:	d005      	beq.n	8007ece <_vfprintf_r+0x32>
 8007ec2:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8007ec6:	b913      	cbnz	r3, 8007ece <_vfprintf_r+0x32>
 8007ec8:	4648      	mov	r0, r9
 8007eca:	f002 f853 	bl	8009f74 <__sinit>
 8007ece:	4b8f      	ldr	r3, [pc, #572]	; (800810c <_vfprintf_r+0x270>)
 8007ed0:	429d      	cmp	r5, r3
 8007ed2:	d12c      	bne.n	8007f2e <_vfprintf_r+0x92>
 8007ed4:	f8d9 5004 	ldr.w	r5, [r9, #4]
 8007ed8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007eda:	07d8      	lsls	r0, r3, #31
 8007edc:	d405      	bmi.n	8007eea <_vfprintf_r+0x4e>
 8007ede:	89ab      	ldrh	r3, [r5, #12]
 8007ee0:	0599      	lsls	r1, r3, #22
 8007ee2:	d402      	bmi.n	8007eea <_vfprintf_r+0x4e>
 8007ee4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ee6:	f002 fb67 	bl	800a5b8 <__retarget_lock_acquire_recursive>
 8007eea:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 8007eee:	049a      	lsls	r2, r3, #18
 8007ef0:	d406      	bmi.n	8007f00 <_vfprintf_r+0x64>
 8007ef2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007ef6:	81ab      	strh	r3, [r5, #12]
 8007ef8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007efa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007efe:	666b      	str	r3, [r5, #100]	; 0x64
 8007f00:	89ab      	ldrh	r3, [r5, #12]
 8007f02:	071b      	lsls	r3, r3, #28
 8007f04:	d501      	bpl.n	8007f0a <_vfprintf_r+0x6e>
 8007f06:	692b      	ldr	r3, [r5, #16]
 8007f08:	b9eb      	cbnz	r3, 8007f46 <_vfprintf_r+0xaa>
 8007f0a:	4629      	mov	r1, r5
 8007f0c:	4648      	mov	r0, r9
 8007f0e:	f001 f83b 	bl	8008f88 <__swsetup_r>
 8007f12:	b1c0      	cbz	r0, 8007f46 <_vfprintf_r+0xaa>
 8007f14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f16:	07d8      	lsls	r0, r3, #31
 8007f18:	d405      	bmi.n	8007f26 <_vfprintf_r+0x8a>
 8007f1a:	89ab      	ldrh	r3, [r5, #12]
 8007f1c:	0599      	lsls	r1, r3, #22
 8007f1e:	d402      	bmi.n	8007f26 <_vfprintf_r+0x8a>
 8007f20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f22:	f002 fb4a 	bl	800a5ba <__retarget_lock_release_recursive>
 8007f26:	f04f 33ff 	mov.w	r3, #4294967295
 8007f2a:	930c      	str	r3, [sp, #48]	; 0x30
 8007f2c:	e023      	b.n	8007f76 <_vfprintf_r+0xda>
 8007f2e:	4b78      	ldr	r3, [pc, #480]	; (8008110 <_vfprintf_r+0x274>)
 8007f30:	429d      	cmp	r5, r3
 8007f32:	d102      	bne.n	8007f3a <_vfprintf_r+0x9e>
 8007f34:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8007f38:	e7ce      	b.n	8007ed8 <_vfprintf_r+0x3c>
 8007f3a:	4b76      	ldr	r3, [pc, #472]	; (8008114 <_vfprintf_r+0x278>)
 8007f3c:	429d      	cmp	r5, r3
 8007f3e:	bf08      	it	eq
 8007f40:	f8d9 500c 	ldreq.w	r5, [r9, #12]
 8007f44:	e7c8      	b.n	8007ed8 <_vfprintf_r+0x3c>
 8007f46:	89ab      	ldrh	r3, [r5, #12]
 8007f48:	f003 021a 	and.w	r2, r3, #26
 8007f4c:	2a0a      	cmp	r2, #10
 8007f4e:	d116      	bne.n	8007f7e <_vfprintf_r+0xe2>
 8007f50:	f9b5 200e 	ldrsh.w	r2, [r5, #14]
 8007f54:	2a00      	cmp	r2, #0
 8007f56:	db12      	blt.n	8007f7e <_vfprintf_r+0xe2>
 8007f58:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8007f5a:	07d2      	lsls	r2, r2, #31
 8007f5c:	d404      	bmi.n	8007f68 <_vfprintf_r+0xcc>
 8007f5e:	059f      	lsls	r7, r3, #22
 8007f60:	d402      	bmi.n	8007f68 <_vfprintf_r+0xcc>
 8007f62:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f64:	f002 fb29 	bl	800a5ba <__retarget_lock_release_recursive>
 8007f68:	4623      	mov	r3, r4
 8007f6a:	4632      	mov	r2, r6
 8007f6c:	4629      	mov	r1, r5
 8007f6e:	4648      	mov	r0, r9
 8007f70:	f000 ffca 	bl	8008f08 <__sbprintf>
 8007f74:	900c      	str	r0, [sp, #48]	; 0x30
 8007f76:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007f78:	b03f      	add	sp, #252	; 0xfc
 8007f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f7e:	2300      	movs	r3, #0
 8007f80:	ac2e      	add	r4, sp, #184	; 0xb8
 8007f82:	9421      	str	r4, [sp, #132]	; 0x84
 8007f84:	9323      	str	r3, [sp, #140]	; 0x8c
 8007f86:	9322      	str	r3, [sp, #136]	; 0x88
 8007f88:	9609      	str	r6, [sp, #36]	; 0x24
 8007f8a:	9307      	str	r3, [sp, #28]
 8007f8c:	930e      	str	r3, [sp, #56]	; 0x38
 8007f8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f90:	9315      	str	r3, [sp, #84]	; 0x54
 8007f92:	9314      	str	r3, [sp, #80]	; 0x50
 8007f94:	930c      	str	r3, [sp, #48]	; 0x30
 8007f96:	9312      	str	r3, [sp, #72]	; 0x48
 8007f98:	9313      	str	r3, [sp, #76]	; 0x4c
 8007f9a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007f9c:	4633      	mov	r3, r6
 8007f9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fa2:	b112      	cbz	r2, 8007faa <_vfprintf_r+0x10e>
 8007fa4:	2a25      	cmp	r2, #37	; 0x25
 8007fa6:	f040 8084 	bne.w	80080b2 <_vfprintf_r+0x216>
 8007faa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fac:	ebb6 0803 	subs.w	r8, r6, r3
 8007fb0:	d00d      	beq.n	8007fce <_vfprintf_r+0x132>
 8007fb2:	e884 0108 	stmia.w	r4, {r3, r8}
 8007fb6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007fb8:	4443      	add	r3, r8
 8007fba:	9323      	str	r3, [sp, #140]	; 0x8c
 8007fbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	2b07      	cmp	r3, #7
 8007fc2:	9322      	str	r3, [sp, #136]	; 0x88
 8007fc4:	dc77      	bgt.n	80080b6 <_vfprintf_r+0x21a>
 8007fc6:	3408      	adds	r4, #8
 8007fc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fca:	4443      	add	r3, r8
 8007fcc:	930c      	str	r3, [sp, #48]	; 0x30
 8007fce:	7833      	ldrb	r3, [r6, #0]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f000 873f 	beq.w	8008e54 <_vfprintf_r+0xfb8>
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	f04f 3bff 	mov.w	fp, #4294967295
 8007fdc:	461a      	mov	r2, r3
 8007fde:	469a      	mov	sl, r3
 8007fe0:	200a      	movs	r0, #10
 8007fe2:	3601      	adds	r6, #1
 8007fe4:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8007fe8:	930d      	str	r3, [sp, #52]	; 0x34
 8007fea:	1c71      	adds	r1, r6, #1
 8007fec:	9109      	str	r1, [sp, #36]	; 0x24
 8007fee:	7831      	ldrb	r1, [r6, #0]
 8007ff0:	9106      	str	r1, [sp, #24]
 8007ff2:	9906      	ldr	r1, [sp, #24]
 8007ff4:	3920      	subs	r1, #32
 8007ff6:	2958      	cmp	r1, #88	; 0x58
 8007ff8:	f200 8424 	bhi.w	8008844 <_vfprintf_r+0x9a8>
 8007ffc:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008000:	042200ae 	.word	0x042200ae
 8008004:	00b30422 	.word	0x00b30422
 8008008:	04220422 	.word	0x04220422
 800800c:	04220422 	.word	0x04220422
 8008010:	04220422 	.word	0x04220422
 8008014:	006500b6 	.word	0x006500b6
 8008018:	00be0422 	.word	0x00be0422
 800801c:	042200c1 	.word	0x042200c1
 8008020:	00e100de 	.word	0x00e100de
 8008024:	00e100e1 	.word	0x00e100e1
 8008028:	00e100e1 	.word	0x00e100e1
 800802c:	00e100e1 	.word	0x00e100e1
 8008030:	00e100e1 	.word	0x00e100e1
 8008034:	04220422 	.word	0x04220422
 8008038:	04220422 	.word	0x04220422
 800803c:	04220422 	.word	0x04220422
 8008040:	04220422 	.word	0x04220422
 8008044:	04220422 	.word	0x04220422
 8008048:	012b0115 	.word	0x012b0115
 800804c:	012b0422 	.word	0x012b0422
 8008050:	04220422 	.word	0x04220422
 8008054:	04220422 	.word	0x04220422
 8008058:	042200f4 	.word	0x042200f4
 800805c:	03490422 	.word	0x03490422
 8008060:	04220422 	.word	0x04220422
 8008064:	04220422 	.word	0x04220422
 8008068:	03b00422 	.word	0x03b00422
 800806c:	04220422 	.word	0x04220422
 8008070:	0422008c 	.word	0x0422008c
 8008074:	04220422 	.word	0x04220422
 8008078:	04220422 	.word	0x04220422
 800807c:	04220422 	.word	0x04220422
 8008080:	04220422 	.word	0x04220422
 8008084:	01070422 	.word	0x01070422
 8008088:	012b006b 	.word	0x012b006b
 800808c:	012b012b 	.word	0x012b012b
 8008090:	006b00f7 	.word	0x006b00f7
 8008094:	04220422 	.word	0x04220422
 8008098:	042200fa 	.word	0x042200fa
 800809c:	034b0329 	.word	0x034b0329
 80080a0:	0101037f 	.word	0x0101037f
 80080a4:	03900422 	.word	0x03900422
 80080a8:	03b20422 	.word	0x03b20422
 80080ac:	04220422 	.word	0x04220422
 80080b0:	03cc      	.short	0x03cc
 80080b2:	461e      	mov	r6, r3
 80080b4:	e772      	b.n	8007f9c <_vfprintf_r+0x100>
 80080b6:	aa21      	add	r2, sp, #132	; 0x84
 80080b8:	4629      	mov	r1, r5
 80080ba:	4648      	mov	r0, r9
 80080bc:	f003 fa65 	bl	800b58a <__sprint_r>
 80080c0:	2800      	cmp	r0, #0
 80080c2:	f040 86a3 	bne.w	8008e0c <_vfprintf_r+0xf70>
 80080c6:	ac2e      	add	r4, sp, #184	; 0xb8
 80080c8:	e77e      	b.n	8007fc8 <_vfprintf_r+0x12c>
 80080ca:	2301      	movs	r3, #1
 80080cc:	222b      	movs	r2, #43	; 0x2b
 80080ce:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80080d0:	e78b      	b.n	8007fea <_vfprintf_r+0x14e>
 80080d2:	460f      	mov	r7, r1
 80080d4:	e7fb      	b.n	80080ce <_vfprintf_r+0x232>
 80080d6:	b10b      	cbz	r3, 80080dc <_vfprintf_r+0x240>
 80080d8:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80080dc:	f01a 0f20 	tst.w	sl, #32
 80080e0:	f000 80a9 	beq.w	8008236 <_vfprintf_r+0x39a>
 80080e4:	3707      	adds	r7, #7
 80080e6:	f027 0707 	bic.w	r7, r7, #7
 80080ea:	f107 0308 	add.w	r3, r7, #8
 80080ee:	9308      	str	r3, [sp, #32]
 80080f0:	e9d7 6700 	ldrd	r6, r7, [r7]
 80080f4:	2e00      	cmp	r6, #0
 80080f6:	f177 0300 	sbcs.w	r3, r7, #0
 80080fa:	da05      	bge.n	8008108 <_vfprintf_r+0x26c>
 80080fc:	232d      	movs	r3, #45	; 0x2d
 80080fe:	4276      	negs	r6, r6
 8008100:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8008104:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8008108:	2301      	movs	r3, #1
 800810a:	e2d3      	b.n	80086b4 <_vfprintf_r+0x818>
 800810c:	0800c018 	.word	0x0800c018
 8008110:	0800c038 	.word	0x0800c038
 8008114:	0800bff8 	.word	0x0800bff8
 8008118:	b10b      	cbz	r3, 800811e <_vfprintf_r+0x282>
 800811a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800811e:	4ba2      	ldr	r3, [pc, #648]	; (80083a8 <_vfprintf_r+0x50c>)
 8008120:	f01a 0f20 	tst.w	sl, #32
 8008124:	9315      	str	r3, [sp, #84]	; 0x54
 8008126:	f000 833c 	beq.w	80087a2 <_vfprintf_r+0x906>
 800812a:	3707      	adds	r7, #7
 800812c:	f027 0707 	bic.w	r7, r7, #7
 8008130:	f107 0308 	add.w	r3, r7, #8
 8008134:	9308      	str	r3, [sp, #32]
 8008136:	e9d7 6700 	ldrd	r6, r7, [r7]
 800813a:	f01a 0f01 	tst.w	sl, #1
 800813e:	d00b      	beq.n	8008158 <_vfprintf_r+0x2bc>
 8008140:	ea56 0307 	orrs.w	r3, r6, r7
 8008144:	d008      	beq.n	8008158 <_vfprintf_r+0x2bc>
 8008146:	2330      	movs	r3, #48	; 0x30
 8008148:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800814c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8008150:	f04a 0a02 	orr.w	sl, sl, #2
 8008154:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8008158:	2302      	movs	r3, #2
 800815a:	e2a8      	b.n	80086ae <_vfprintf_r+0x812>
 800815c:	2a00      	cmp	r2, #0
 800815e:	d1b6      	bne.n	80080ce <_vfprintf_r+0x232>
 8008160:	2301      	movs	r3, #1
 8008162:	2220      	movs	r2, #32
 8008164:	e7b3      	b.n	80080ce <_vfprintf_r+0x232>
 8008166:	f04a 0a01 	orr.w	sl, sl, #1
 800816a:	e7b0      	b.n	80080ce <_vfprintf_r+0x232>
 800816c:	683e      	ldr	r6, [r7, #0]
 800816e:	1d39      	adds	r1, r7, #4
 8008170:	2e00      	cmp	r6, #0
 8008172:	960d      	str	r6, [sp, #52]	; 0x34
 8008174:	daad      	bge.n	80080d2 <_vfprintf_r+0x236>
 8008176:	460f      	mov	r7, r1
 8008178:	4276      	negs	r6, r6
 800817a:	960d      	str	r6, [sp, #52]	; 0x34
 800817c:	f04a 0a04 	orr.w	sl, sl, #4
 8008180:	e7a5      	b.n	80080ce <_vfprintf_r+0x232>
 8008182:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008184:	1c4e      	adds	r6, r1, #1
 8008186:	7809      	ldrb	r1, [r1, #0]
 8008188:	292a      	cmp	r1, #42	; 0x2a
 800818a:	9106      	str	r1, [sp, #24]
 800818c:	d010      	beq.n	80081b0 <_vfprintf_r+0x314>
 800818e:	f04f 0b00 	mov.w	fp, #0
 8008192:	9609      	str	r6, [sp, #36]	; 0x24
 8008194:	9906      	ldr	r1, [sp, #24]
 8008196:	3930      	subs	r1, #48	; 0x30
 8008198:	2909      	cmp	r1, #9
 800819a:	f63f af2a 	bhi.w	8007ff2 <_vfprintf_r+0x156>
 800819e:	fb00 1b0b 	mla	fp, r0, fp, r1
 80081a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081a4:	460e      	mov	r6, r1
 80081a6:	f816 1b01 	ldrb.w	r1, [r6], #1
 80081aa:	9106      	str	r1, [sp, #24]
 80081ac:	9609      	str	r6, [sp, #36]	; 0x24
 80081ae:	e7f1      	b.n	8008194 <_vfprintf_r+0x2f8>
 80081b0:	6839      	ldr	r1, [r7, #0]
 80081b2:	9609      	str	r6, [sp, #36]	; 0x24
 80081b4:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 80081b8:	3704      	adds	r7, #4
 80081ba:	e788      	b.n	80080ce <_vfprintf_r+0x232>
 80081bc:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80081c0:	e785      	b.n	80080ce <_vfprintf_r+0x232>
 80081c2:	2100      	movs	r1, #0
 80081c4:	910d      	str	r1, [sp, #52]	; 0x34
 80081c6:	9906      	ldr	r1, [sp, #24]
 80081c8:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80081ca:	3930      	subs	r1, #48	; 0x30
 80081cc:	fb00 1106 	mla	r1, r0, r6, r1
 80081d0:	910d      	str	r1, [sp, #52]	; 0x34
 80081d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081d4:	460e      	mov	r6, r1
 80081d6:	f816 1b01 	ldrb.w	r1, [r6], #1
 80081da:	9106      	str	r1, [sp, #24]
 80081dc:	9906      	ldr	r1, [sp, #24]
 80081de:	9609      	str	r6, [sp, #36]	; 0x24
 80081e0:	3930      	subs	r1, #48	; 0x30
 80081e2:	2909      	cmp	r1, #9
 80081e4:	d9ef      	bls.n	80081c6 <_vfprintf_r+0x32a>
 80081e6:	e704      	b.n	8007ff2 <_vfprintf_r+0x156>
 80081e8:	f04a 0a08 	orr.w	sl, sl, #8
 80081ec:	e76f      	b.n	80080ce <_vfprintf_r+0x232>
 80081ee:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 80081f2:	e76c      	b.n	80080ce <_vfprintf_r+0x232>
 80081f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081f6:	7809      	ldrb	r1, [r1, #0]
 80081f8:	296c      	cmp	r1, #108	; 0x6c
 80081fa:	d105      	bne.n	8008208 <_vfprintf_r+0x36c>
 80081fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081fe:	3101      	adds	r1, #1
 8008200:	9109      	str	r1, [sp, #36]	; 0x24
 8008202:	f04a 0a20 	orr.w	sl, sl, #32
 8008206:	e762      	b.n	80080ce <_vfprintf_r+0x232>
 8008208:	f04a 0a10 	orr.w	sl, sl, #16
 800820c:	e75f      	b.n	80080ce <_vfprintf_r+0x232>
 800820e:	2600      	movs	r6, #0
 8008210:	1d3b      	adds	r3, r7, #4
 8008212:	9308      	str	r3, [sp, #32]
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 800821a:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 800821e:	f04f 0b01 	mov.w	fp, #1
 8008222:	960a      	str	r6, [sp, #40]	; 0x28
 8008224:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8008228:	e120      	b.n	800846c <_vfprintf_r+0x5d0>
 800822a:	b10b      	cbz	r3, 8008230 <_vfprintf_r+0x394>
 800822c:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008230:	f04a 0a10 	orr.w	sl, sl, #16
 8008234:	e752      	b.n	80080dc <_vfprintf_r+0x240>
 8008236:	f01a 0f10 	tst.w	sl, #16
 800823a:	f107 0304 	add.w	r3, r7, #4
 800823e:	d003      	beq.n	8008248 <_vfprintf_r+0x3ac>
 8008240:	683e      	ldr	r6, [r7, #0]
 8008242:	9308      	str	r3, [sp, #32]
 8008244:	17f7      	asrs	r7, r6, #31
 8008246:	e755      	b.n	80080f4 <_vfprintf_r+0x258>
 8008248:	683e      	ldr	r6, [r7, #0]
 800824a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800824e:	9308      	str	r3, [sp, #32]
 8008250:	bf18      	it	ne
 8008252:	b236      	sxthne	r6, r6
 8008254:	e7f6      	b.n	8008244 <_vfprintf_r+0x3a8>
 8008256:	b10b      	cbz	r3, 800825c <_vfprintf_r+0x3c0>
 8008258:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800825c:	3707      	adds	r7, #7
 800825e:	f027 0707 	bic.w	r7, r7, #7
 8008262:	f107 0308 	add.w	r3, r7, #8
 8008266:	9308      	str	r3, [sp, #32]
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	f04f 32ff 	mov.w	r2, #4294967295
 800826e:	930e      	str	r3, [sp, #56]	; 0x38
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8008274:	930f      	str	r3, [sp, #60]	; 0x3c
 8008276:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008278:	4638      	mov	r0, r7
 800827a:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 800827e:	4631      	mov	r1, r6
 8008280:	4b4a      	ldr	r3, [pc, #296]	; (80083ac <_vfprintf_r+0x510>)
 8008282:	f7f8 fc2b 	bl	8000adc <__aeabi_dcmpun>
 8008286:	2800      	cmp	r0, #0
 8008288:	f040 85f1 	bne.w	8008e6e <_vfprintf_r+0xfd2>
 800828c:	f04f 32ff 	mov.w	r2, #4294967295
 8008290:	4b46      	ldr	r3, [pc, #280]	; (80083ac <_vfprintf_r+0x510>)
 8008292:	4638      	mov	r0, r7
 8008294:	4631      	mov	r1, r6
 8008296:	f7f8 fc03 	bl	8000aa0 <__aeabi_dcmple>
 800829a:	2800      	cmp	r0, #0
 800829c:	f040 85e7 	bne.w	8008e6e <_vfprintf_r+0xfd2>
 80082a0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80082a2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80082a4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80082a6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80082a8:	f7f8 fbf0 	bl	8000a8c <__aeabi_dcmplt>
 80082ac:	b110      	cbz	r0, 80082b4 <_vfprintf_r+0x418>
 80082ae:	232d      	movs	r3, #45	; 0x2d
 80082b0:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80082b4:	4b3e      	ldr	r3, [pc, #248]	; (80083b0 <_vfprintf_r+0x514>)
 80082b6:	4a3f      	ldr	r2, [pc, #252]	; (80083b4 <_vfprintf_r+0x518>)
 80082b8:	9906      	ldr	r1, [sp, #24]
 80082ba:	f04f 0b03 	mov.w	fp, #3
 80082be:	2947      	cmp	r1, #71	; 0x47
 80082c0:	bfcc      	ite	gt
 80082c2:	4690      	movgt	r8, r2
 80082c4:	4698      	movle	r8, r3
 80082c6:	2600      	movs	r6, #0
 80082c8:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 80082cc:	960a      	str	r6, [sp, #40]	; 0x28
 80082ce:	e0cd      	b.n	800846c <_vfprintf_r+0x5d0>
 80082d0:	f1bb 3fff 	cmp.w	fp, #4294967295
 80082d4:	d026      	beq.n	8008324 <_vfprintf_r+0x488>
 80082d6:	9b06      	ldr	r3, [sp, #24]
 80082d8:	f023 0320 	bic.w	r3, r3, #32
 80082dc:	2b47      	cmp	r3, #71	; 0x47
 80082de:	d104      	bne.n	80082ea <_vfprintf_r+0x44e>
 80082e0:	f1bb 0f00 	cmp.w	fp, #0
 80082e4:	bf08      	it	eq
 80082e6:	f04f 0b01 	moveq.w	fp, #1
 80082ea:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80082ee:	9317      	str	r3, [sp, #92]	; 0x5c
 80082f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082f2:	1e1f      	subs	r7, r3, #0
 80082f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082f6:	bfa8      	it	ge
 80082f8:	9710      	strge	r7, [sp, #64]	; 0x40
 80082fa:	930a      	str	r3, [sp, #40]	; 0x28
 80082fc:	bfbd      	ittte	lt
 80082fe:	463b      	movlt	r3, r7
 8008300:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8008304:	9310      	strlt	r3, [sp, #64]	; 0x40
 8008306:	2300      	movge	r3, #0
 8008308:	bfb8      	it	lt
 800830a:	232d      	movlt	r3, #45	; 0x2d
 800830c:	9316      	str	r3, [sp, #88]	; 0x58
 800830e:	9b06      	ldr	r3, [sp, #24]
 8008310:	f023 0720 	bic.w	r7, r3, #32
 8008314:	2f46      	cmp	r7, #70	; 0x46
 8008316:	d008      	beq.n	800832a <_vfprintf_r+0x48e>
 8008318:	2f45      	cmp	r7, #69	; 0x45
 800831a:	d143      	bne.n	80083a4 <_vfprintf_r+0x508>
 800831c:	f10b 0601 	add.w	r6, fp, #1
 8008320:	2302      	movs	r3, #2
 8008322:	e004      	b.n	800832e <_vfprintf_r+0x492>
 8008324:	f04f 0b06 	mov.w	fp, #6
 8008328:	e7df      	b.n	80082ea <_vfprintf_r+0x44e>
 800832a:	465e      	mov	r6, fp
 800832c:	2303      	movs	r3, #3
 800832e:	aa1f      	add	r2, sp, #124	; 0x7c
 8008330:	9204      	str	r2, [sp, #16]
 8008332:	aa1c      	add	r2, sp, #112	; 0x70
 8008334:	9203      	str	r2, [sp, #12]
 8008336:	aa1b      	add	r2, sp, #108	; 0x6c
 8008338:	9202      	str	r2, [sp, #8]
 800833a:	e88d 0048 	stmia.w	sp, {r3, r6}
 800833e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008340:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008342:	4648      	mov	r0, r9
 8008344:	f000 ff1c 	bl	8009180 <_dtoa_r>
 8008348:	2f47      	cmp	r7, #71	; 0x47
 800834a:	4680      	mov	r8, r0
 800834c:	d103      	bne.n	8008356 <_vfprintf_r+0x4ba>
 800834e:	f01a 0f01 	tst.w	sl, #1
 8008352:	f000 8599 	beq.w	8008e88 <_vfprintf_r+0xfec>
 8008356:	eb08 0306 	add.w	r3, r8, r6
 800835a:	2f46      	cmp	r7, #70	; 0x46
 800835c:	9307      	str	r3, [sp, #28]
 800835e:	d111      	bne.n	8008384 <_vfprintf_r+0x4e8>
 8008360:	f898 3000 	ldrb.w	r3, [r8]
 8008364:	2b30      	cmp	r3, #48	; 0x30
 8008366:	d109      	bne.n	800837c <_vfprintf_r+0x4e0>
 8008368:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800836a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800836c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800836e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008370:	f7f8 fb82 	bl	8000a78 <__aeabi_dcmpeq>
 8008374:	b910      	cbnz	r0, 800837c <_vfprintf_r+0x4e0>
 8008376:	f1c6 0601 	rsb	r6, r6, #1
 800837a:	961b      	str	r6, [sp, #108]	; 0x6c
 800837c:	9a07      	ldr	r2, [sp, #28]
 800837e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008380:	441a      	add	r2, r3
 8008382:	9207      	str	r2, [sp, #28]
 8008384:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008386:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008388:	980a      	ldr	r0, [sp, #40]	; 0x28
 800838a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800838c:	f7f8 fb74 	bl	8000a78 <__aeabi_dcmpeq>
 8008390:	b990      	cbnz	r0, 80083b8 <_vfprintf_r+0x51c>
 8008392:	2230      	movs	r2, #48	; 0x30
 8008394:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008396:	9907      	ldr	r1, [sp, #28]
 8008398:	4299      	cmp	r1, r3
 800839a:	d90f      	bls.n	80083bc <_vfprintf_r+0x520>
 800839c:	1c59      	adds	r1, r3, #1
 800839e:	911f      	str	r1, [sp, #124]	; 0x7c
 80083a0:	701a      	strb	r2, [r3, #0]
 80083a2:	e7f7      	b.n	8008394 <_vfprintf_r+0x4f8>
 80083a4:	465e      	mov	r6, fp
 80083a6:	e7bb      	b.n	8008320 <_vfprintf_r+0x484>
 80083a8:	0800bf86 	.word	0x0800bf86
 80083ac:	7fefffff 	.word	0x7fefffff
 80083b0:	0800bf76 	.word	0x0800bf76
 80083b4:	0800bf7a 	.word	0x0800bf7a
 80083b8:	9b07      	ldr	r3, [sp, #28]
 80083ba:	931f      	str	r3, [sp, #124]	; 0x7c
 80083bc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80083be:	2f47      	cmp	r7, #71	; 0x47
 80083c0:	eba3 0308 	sub.w	r3, r3, r8
 80083c4:	9307      	str	r3, [sp, #28]
 80083c6:	f040 80fd 	bne.w	80085c4 <_vfprintf_r+0x728>
 80083ca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80083cc:	1cde      	adds	r6, r3, #3
 80083ce:	db02      	blt.n	80083d6 <_vfprintf_r+0x53a>
 80083d0:	459b      	cmp	fp, r3
 80083d2:	f280 8126 	bge.w	8008622 <_vfprintf_r+0x786>
 80083d6:	9b06      	ldr	r3, [sp, #24]
 80083d8:	3b02      	subs	r3, #2
 80083da:	9306      	str	r3, [sp, #24]
 80083dc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80083de:	f89d 1018 	ldrb.w	r1, [sp, #24]
 80083e2:	1e53      	subs	r3, r2, #1
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	bfa8      	it	ge
 80083e8:	222b      	movge	r2, #43	; 0x2b
 80083ea:	931b      	str	r3, [sp, #108]	; 0x6c
 80083ec:	bfbc      	itt	lt
 80083ee:	f1c2 0301 	rsblt	r3, r2, #1
 80083f2:	222d      	movlt	r2, #45	; 0x2d
 80083f4:	2b09      	cmp	r3, #9
 80083f6:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 80083fa:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 80083fe:	f340 80ff 	ble.w	8008600 <_vfprintf_r+0x764>
 8008402:	260a      	movs	r6, #10
 8008404:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8008408:	fb93 f0f6 	sdiv	r0, r3, r6
 800840c:	fb06 3310 	mls	r3, r6, r0, r3
 8008410:	2809      	cmp	r0, #9
 8008412:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8008416:	f802 3c01 	strb.w	r3, [r2, #-1]
 800841a:	f102 31ff 	add.w	r1, r2, #4294967295
 800841e:	4603      	mov	r3, r0
 8008420:	f300 80e7 	bgt.w	80085f2 <_vfprintf_r+0x756>
 8008424:	3330      	adds	r3, #48	; 0x30
 8008426:	f801 3c01 	strb.w	r3, [r1, #-1]
 800842a:	3a02      	subs	r2, #2
 800842c:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8008430:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8008434:	4282      	cmp	r2, r0
 8008436:	4619      	mov	r1, r3
 8008438:	f0c0 80dd 	bcc.w	80085f6 <_vfprintf_r+0x75a>
 800843c:	9a07      	ldr	r2, [sp, #28]
 800843e:	ab1d      	add	r3, sp, #116	; 0x74
 8008440:	1acb      	subs	r3, r1, r3
 8008442:	2a01      	cmp	r2, #1
 8008444:	9314      	str	r3, [sp, #80]	; 0x50
 8008446:	eb03 0b02 	add.w	fp, r3, r2
 800844a:	dc03      	bgt.n	8008454 <_vfprintf_r+0x5b8>
 800844c:	f01a 0301 	ands.w	r3, sl, #1
 8008450:	930a      	str	r3, [sp, #40]	; 0x28
 8008452:	d003      	beq.n	800845c <_vfprintf_r+0x5c0>
 8008454:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008456:	449b      	add	fp, r3
 8008458:	2300      	movs	r3, #0
 800845a:	930a      	str	r3, [sp, #40]	; 0x28
 800845c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800845e:	b113      	cbz	r3, 8008466 <_vfprintf_r+0x5ca>
 8008460:	232d      	movs	r3, #45	; 0x2d
 8008462:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8008466:	2600      	movs	r6, #0
 8008468:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 800846c:	455e      	cmp	r6, fp
 800846e:	4633      	mov	r3, r6
 8008470:	bfb8      	it	lt
 8008472:	465b      	movlt	r3, fp
 8008474:	9310      	str	r3, [sp, #64]	; 0x40
 8008476:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800847a:	b113      	cbz	r3, 8008482 <_vfprintf_r+0x5e6>
 800847c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800847e:	3301      	adds	r3, #1
 8008480:	9310      	str	r3, [sp, #64]	; 0x40
 8008482:	f01a 0302 	ands.w	r3, sl, #2
 8008486:	9316      	str	r3, [sp, #88]	; 0x58
 8008488:	bf1e      	ittt	ne
 800848a:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 800848c:	3302      	addne	r3, #2
 800848e:	9310      	strne	r3, [sp, #64]	; 0x40
 8008490:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8008494:	9317      	str	r3, [sp, #92]	; 0x5c
 8008496:	d114      	bne.n	80084c2 <_vfprintf_r+0x626>
 8008498:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800849a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800849c:	1a9f      	subs	r7, r3, r2
 800849e:	2f00      	cmp	r7, #0
 80084a0:	dd0f      	ble.n	80084c2 <_vfprintf_r+0x626>
 80084a2:	4bac      	ldr	r3, [pc, #688]	; (8008754 <_vfprintf_r+0x8b8>)
 80084a4:	2f10      	cmp	r7, #16
 80084a6:	6023      	str	r3, [r4, #0]
 80084a8:	f300 81de 	bgt.w	8008868 <_vfprintf_r+0x9cc>
 80084ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80084ae:	6067      	str	r7, [r4, #4]
 80084b0:	441f      	add	r7, r3
 80084b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084b4:	9723      	str	r7, [sp, #140]	; 0x8c
 80084b6:	3301      	adds	r3, #1
 80084b8:	2b07      	cmp	r3, #7
 80084ba:	9322      	str	r3, [sp, #136]	; 0x88
 80084bc:	f300 81eb 	bgt.w	8008896 <_vfprintf_r+0x9fa>
 80084c0:	3408      	adds	r4, #8
 80084c2:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 80084c6:	b173      	cbz	r3, 80084e6 <_vfprintf_r+0x64a>
 80084c8:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 80084cc:	6023      	str	r3, [r4, #0]
 80084ce:	2301      	movs	r3, #1
 80084d0:	6063      	str	r3, [r4, #4]
 80084d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80084d4:	3301      	adds	r3, #1
 80084d6:	9323      	str	r3, [sp, #140]	; 0x8c
 80084d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084da:	3301      	adds	r3, #1
 80084dc:	2b07      	cmp	r3, #7
 80084de:	9322      	str	r3, [sp, #136]	; 0x88
 80084e0:	f300 81e3 	bgt.w	80088aa <_vfprintf_r+0xa0e>
 80084e4:	3408      	adds	r4, #8
 80084e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80084e8:	b16b      	cbz	r3, 8008506 <_vfprintf_r+0x66a>
 80084ea:	ab1a      	add	r3, sp, #104	; 0x68
 80084ec:	6023      	str	r3, [r4, #0]
 80084ee:	2302      	movs	r3, #2
 80084f0:	6063      	str	r3, [r4, #4]
 80084f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80084f4:	3302      	adds	r3, #2
 80084f6:	9323      	str	r3, [sp, #140]	; 0x8c
 80084f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084fa:	3301      	adds	r3, #1
 80084fc:	2b07      	cmp	r3, #7
 80084fe:	9322      	str	r3, [sp, #136]	; 0x88
 8008500:	f300 81dd 	bgt.w	80088be <_vfprintf_r+0xa22>
 8008504:	3408      	adds	r4, #8
 8008506:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008508:	2b80      	cmp	r3, #128	; 0x80
 800850a:	d114      	bne.n	8008536 <_vfprintf_r+0x69a>
 800850c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800850e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008510:	1a9f      	subs	r7, r3, r2
 8008512:	2f00      	cmp	r7, #0
 8008514:	dd0f      	ble.n	8008536 <_vfprintf_r+0x69a>
 8008516:	4b90      	ldr	r3, [pc, #576]	; (8008758 <_vfprintf_r+0x8bc>)
 8008518:	2f10      	cmp	r7, #16
 800851a:	6023      	str	r3, [r4, #0]
 800851c:	f300 81d9 	bgt.w	80088d2 <_vfprintf_r+0xa36>
 8008520:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008522:	6067      	str	r7, [r4, #4]
 8008524:	441f      	add	r7, r3
 8008526:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008528:	9723      	str	r7, [sp, #140]	; 0x8c
 800852a:	3301      	adds	r3, #1
 800852c:	2b07      	cmp	r3, #7
 800852e:	9322      	str	r3, [sp, #136]	; 0x88
 8008530:	f300 81e6 	bgt.w	8008900 <_vfprintf_r+0xa64>
 8008534:	3408      	adds	r4, #8
 8008536:	eba6 060b 	sub.w	r6, r6, fp
 800853a:	2e00      	cmp	r6, #0
 800853c:	dd0f      	ble.n	800855e <_vfprintf_r+0x6c2>
 800853e:	4f86      	ldr	r7, [pc, #536]	; (8008758 <_vfprintf_r+0x8bc>)
 8008540:	2e10      	cmp	r6, #16
 8008542:	6027      	str	r7, [r4, #0]
 8008544:	f300 81e6 	bgt.w	8008914 <_vfprintf_r+0xa78>
 8008548:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800854a:	9823      	ldr	r0, [sp, #140]	; 0x8c
 800854c:	3301      	adds	r3, #1
 800854e:	6066      	str	r6, [r4, #4]
 8008550:	2b07      	cmp	r3, #7
 8008552:	4406      	add	r6, r0
 8008554:	9623      	str	r6, [sp, #140]	; 0x8c
 8008556:	9322      	str	r3, [sp, #136]	; 0x88
 8008558:	f300 81f3 	bgt.w	8008942 <_vfprintf_r+0xaa6>
 800855c:	3408      	adds	r4, #8
 800855e:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008562:	f040 81f8 	bne.w	8008956 <_vfprintf_r+0xaba>
 8008566:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008568:	e884 0900 	stmia.w	r4, {r8, fp}
 800856c:	445b      	add	r3, fp
 800856e:	9323      	str	r3, [sp, #140]	; 0x8c
 8008570:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008572:	3301      	adds	r3, #1
 8008574:	2b07      	cmp	r3, #7
 8008576:	9322      	str	r3, [sp, #136]	; 0x88
 8008578:	f340 8428 	ble.w	8008dcc <_vfprintf_r+0xf30>
 800857c:	aa21      	add	r2, sp, #132	; 0x84
 800857e:	4629      	mov	r1, r5
 8008580:	4648      	mov	r0, r9
 8008582:	f003 f802 	bl	800b58a <__sprint_r>
 8008586:	2800      	cmp	r0, #0
 8008588:	f040 8440 	bne.w	8008e0c <_vfprintf_r+0xf70>
 800858c:	ac2e      	add	r4, sp, #184	; 0xb8
 800858e:	f01a 0f04 	tst.w	sl, #4
 8008592:	f040 841e 	bne.w	8008dd2 <_vfprintf_r+0xf36>
 8008596:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008598:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800859a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800859c:	428a      	cmp	r2, r1
 800859e:	bfac      	ite	ge
 80085a0:	189b      	addge	r3, r3, r2
 80085a2:	185b      	addlt	r3, r3, r1
 80085a4:	930c      	str	r3, [sp, #48]	; 0x30
 80085a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80085a8:	b13b      	cbz	r3, 80085ba <_vfprintf_r+0x71e>
 80085aa:	aa21      	add	r2, sp, #132	; 0x84
 80085ac:	4629      	mov	r1, r5
 80085ae:	4648      	mov	r0, r9
 80085b0:	f002 ffeb 	bl	800b58a <__sprint_r>
 80085b4:	2800      	cmp	r0, #0
 80085b6:	f040 8429 	bne.w	8008e0c <_vfprintf_r+0xf70>
 80085ba:	2300      	movs	r3, #0
 80085bc:	9f08      	ldr	r7, [sp, #32]
 80085be:	9322      	str	r3, [sp, #136]	; 0x88
 80085c0:	ac2e      	add	r4, sp, #184	; 0xb8
 80085c2:	e4ea      	b.n	8007f9a <_vfprintf_r+0xfe>
 80085c4:	9b06      	ldr	r3, [sp, #24]
 80085c6:	2b65      	cmp	r3, #101	; 0x65
 80085c8:	f77f af08 	ble.w	80083dc <_vfprintf_r+0x540>
 80085cc:	9b06      	ldr	r3, [sp, #24]
 80085ce:	2b66      	cmp	r3, #102	; 0x66
 80085d0:	d127      	bne.n	8008622 <_vfprintf_r+0x786>
 80085d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	dd1b      	ble.n	8008610 <_vfprintf_r+0x774>
 80085d8:	f1bb 0f00 	cmp.w	fp, #0
 80085dc:	d102      	bne.n	80085e4 <_vfprintf_r+0x748>
 80085de:	f01a 0f01 	tst.w	sl, #1
 80085e2:	d002      	beq.n	80085ea <_vfprintf_r+0x74e>
 80085e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80085e6:	4413      	add	r3, r2
 80085e8:	445b      	add	r3, fp
 80085ea:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80085ec:	469b      	mov	fp, r3
 80085ee:	920a      	str	r2, [sp, #40]	; 0x28
 80085f0:	e734      	b.n	800845c <_vfprintf_r+0x5c0>
 80085f2:	460a      	mov	r2, r1
 80085f4:	e708      	b.n	8008408 <_vfprintf_r+0x56c>
 80085f6:	f812 1b01 	ldrb.w	r1, [r2], #1
 80085fa:	f803 1b01 	strb.w	r1, [r3], #1
 80085fe:	e719      	b.n	8008434 <_vfprintf_r+0x598>
 8008600:	2230      	movs	r2, #48	; 0x30
 8008602:	4413      	add	r3, r2
 8008604:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8008608:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 800860c:	a91e      	add	r1, sp, #120	; 0x78
 800860e:	e715      	b.n	800843c <_vfprintf_r+0x5a0>
 8008610:	f1bb 0f00 	cmp.w	fp, #0
 8008614:	d102      	bne.n	800861c <_vfprintf_r+0x780>
 8008616:	f01a 0f01 	tst.w	sl, #1
 800861a:	d016      	beq.n	800864a <_vfprintf_r+0x7ae>
 800861c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800861e:	3301      	adds	r3, #1
 8008620:	e7e2      	b.n	80085e8 <_vfprintf_r+0x74c>
 8008622:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008624:	9b07      	ldr	r3, [sp, #28]
 8008626:	429a      	cmp	r2, r3
 8008628:	db07      	blt.n	800863a <_vfprintf_r+0x79e>
 800862a:	f01a 0f01 	tst.w	sl, #1
 800862e:	d00e      	beq.n	800864e <_vfprintf_r+0x7b2>
 8008630:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008632:	4413      	add	r3, r2
 8008634:	2267      	movs	r2, #103	; 0x67
 8008636:	9206      	str	r2, [sp, #24]
 8008638:	e7d7      	b.n	80085ea <_vfprintf_r+0x74e>
 800863a:	9b07      	ldr	r3, [sp, #28]
 800863c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800863e:	2a00      	cmp	r2, #0
 8008640:	440b      	add	r3, r1
 8008642:	dcf7      	bgt.n	8008634 <_vfprintf_r+0x798>
 8008644:	f1c2 0201 	rsb	r2, r2, #1
 8008648:	e7f3      	b.n	8008632 <_vfprintf_r+0x796>
 800864a:	2301      	movs	r3, #1
 800864c:	e7cd      	b.n	80085ea <_vfprintf_r+0x74e>
 800864e:	4613      	mov	r3, r2
 8008650:	e7f0      	b.n	8008634 <_vfprintf_r+0x798>
 8008652:	b10b      	cbz	r3, 8008658 <_vfprintf_r+0x7bc>
 8008654:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008658:	f01a 0f20 	tst.w	sl, #32
 800865c:	f107 0304 	add.w	r3, r7, #4
 8008660:	d008      	beq.n	8008674 <_vfprintf_r+0x7d8>
 8008662:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008664:	683a      	ldr	r2, [r7, #0]
 8008666:	17cf      	asrs	r7, r1, #31
 8008668:	4608      	mov	r0, r1
 800866a:	4639      	mov	r1, r7
 800866c:	e9c2 0100 	strd	r0, r1, [r2]
 8008670:	461f      	mov	r7, r3
 8008672:	e492      	b.n	8007f9a <_vfprintf_r+0xfe>
 8008674:	f01a 0f10 	tst.w	sl, #16
 8008678:	d003      	beq.n	8008682 <_vfprintf_r+0x7e6>
 800867a:	683a      	ldr	r2, [r7, #0]
 800867c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800867e:	6011      	str	r1, [r2, #0]
 8008680:	e7f6      	b.n	8008670 <_vfprintf_r+0x7d4>
 8008682:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008686:	d0f8      	beq.n	800867a <_vfprintf_r+0x7de>
 8008688:	683a      	ldr	r2, [r7, #0]
 800868a:	f8bd 1030 	ldrh.w	r1, [sp, #48]	; 0x30
 800868e:	8011      	strh	r1, [r2, #0]
 8008690:	e7ee      	b.n	8008670 <_vfprintf_r+0x7d4>
 8008692:	f04a 0a10 	orr.w	sl, sl, #16
 8008696:	f01a 0320 	ands.w	r3, sl, #32
 800869a:	d022      	beq.n	80086e2 <_vfprintf_r+0x846>
 800869c:	3707      	adds	r7, #7
 800869e:	f027 0707 	bic.w	r7, r7, #7
 80086a2:	f107 0308 	add.w	r3, r7, #8
 80086a6:	9308      	str	r3, [sp, #32]
 80086a8:	e9d7 6700 	ldrd	r6, r7, [r7]
 80086ac:	2300      	movs	r3, #0
 80086ae:	2200      	movs	r2, #0
 80086b0:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80086b4:	f1bb 3fff 	cmp.w	fp, #4294967295
 80086b8:	f000 83eb 	beq.w	8008e92 <_vfprintf_r+0xff6>
 80086bc:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80086c0:	920a      	str	r2, [sp, #40]	; 0x28
 80086c2:	ea56 0207 	orrs.w	r2, r6, r7
 80086c6:	f040 83ea 	bne.w	8008e9e <_vfprintf_r+0x1002>
 80086ca:	f1bb 0f00 	cmp.w	fp, #0
 80086ce:	f000 80ac 	beq.w	800882a <_vfprintf_r+0x98e>
 80086d2:	2b01      	cmp	r3, #1
 80086d4:	d078      	beq.n	80087c8 <_vfprintf_r+0x92c>
 80086d6:	2b02      	cmp	r3, #2
 80086d8:	f000 8093 	beq.w	8008802 <_vfprintf_r+0x966>
 80086dc:	2600      	movs	r6, #0
 80086de:	2700      	movs	r7, #0
 80086e0:	e3e3      	b.n	8008eaa <_vfprintf_r+0x100e>
 80086e2:	1d3a      	adds	r2, r7, #4
 80086e4:	f01a 0110 	ands.w	r1, sl, #16
 80086e8:	9208      	str	r2, [sp, #32]
 80086ea:	d002      	beq.n	80086f2 <_vfprintf_r+0x856>
 80086ec:	683e      	ldr	r6, [r7, #0]
 80086ee:	2700      	movs	r7, #0
 80086f0:	e7dd      	b.n	80086ae <_vfprintf_r+0x812>
 80086f2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80086f6:	d0f9      	beq.n	80086ec <_vfprintf_r+0x850>
 80086f8:	883e      	ldrh	r6, [r7, #0]
 80086fa:	2700      	movs	r7, #0
 80086fc:	e7d6      	b.n	80086ac <_vfprintf_r+0x810>
 80086fe:	1d3b      	adds	r3, r7, #4
 8008700:	9308      	str	r3, [sp, #32]
 8008702:	2330      	movs	r3, #48	; 0x30
 8008704:	2278      	movs	r2, #120	; 0x78
 8008706:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800870a:	4b14      	ldr	r3, [pc, #80]	; (800875c <_vfprintf_r+0x8c0>)
 800870c:	683e      	ldr	r6, [r7, #0]
 800870e:	9315      	str	r3, [sp, #84]	; 0x54
 8008710:	2700      	movs	r7, #0
 8008712:	f04a 0a02 	orr.w	sl, sl, #2
 8008716:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 800871a:	2302      	movs	r3, #2
 800871c:	9206      	str	r2, [sp, #24]
 800871e:	e7c6      	b.n	80086ae <_vfprintf_r+0x812>
 8008720:	2600      	movs	r6, #0
 8008722:	1d3b      	adds	r3, r7, #4
 8008724:	f1bb 3fff 	cmp.w	fp, #4294967295
 8008728:	9308      	str	r3, [sp, #32]
 800872a:	f8d7 8000 	ldr.w	r8, [r7]
 800872e:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8008732:	d00a      	beq.n	800874a <_vfprintf_r+0x8ae>
 8008734:	465a      	mov	r2, fp
 8008736:	4631      	mov	r1, r6
 8008738:	4640      	mov	r0, r8
 800873a:	f002 f9d1 	bl	800aae0 <memchr>
 800873e:	2800      	cmp	r0, #0
 8008740:	f000 8090 	beq.w	8008864 <_vfprintf_r+0x9c8>
 8008744:	eba0 0b08 	sub.w	fp, r0, r8
 8008748:	e5c0      	b.n	80082cc <_vfprintf_r+0x430>
 800874a:	4640      	mov	r0, r8
 800874c:	f7f7 fd6c 	bl	8000228 <strlen>
 8008750:	4683      	mov	fp, r0
 8008752:	e5bb      	b.n	80082cc <_vfprintf_r+0x430>
 8008754:	0800bfca 	.word	0x0800bfca
 8008758:	0800bfda 	.word	0x0800bfda
 800875c:	0800bf97 	.word	0x0800bf97
 8008760:	f04a 0a10 	orr.w	sl, sl, #16
 8008764:	f01a 0f20 	tst.w	sl, #32
 8008768:	d009      	beq.n	800877e <_vfprintf_r+0x8e2>
 800876a:	3707      	adds	r7, #7
 800876c:	f027 0707 	bic.w	r7, r7, #7
 8008770:	f107 0308 	add.w	r3, r7, #8
 8008774:	9308      	str	r3, [sp, #32]
 8008776:	e9d7 6700 	ldrd	r6, r7, [r7]
 800877a:	2301      	movs	r3, #1
 800877c:	e797      	b.n	80086ae <_vfprintf_r+0x812>
 800877e:	1d3b      	adds	r3, r7, #4
 8008780:	f01a 0f10 	tst.w	sl, #16
 8008784:	9308      	str	r3, [sp, #32]
 8008786:	d001      	beq.n	800878c <_vfprintf_r+0x8f0>
 8008788:	683e      	ldr	r6, [r7, #0]
 800878a:	e003      	b.n	8008794 <_vfprintf_r+0x8f8>
 800878c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008790:	d0fa      	beq.n	8008788 <_vfprintf_r+0x8ec>
 8008792:	883e      	ldrh	r6, [r7, #0]
 8008794:	2700      	movs	r7, #0
 8008796:	e7f0      	b.n	800877a <_vfprintf_r+0x8de>
 8008798:	b10b      	cbz	r3, 800879e <_vfprintf_r+0x902>
 800879a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800879e:	4ba3      	ldr	r3, [pc, #652]	; (8008a2c <_vfprintf_r+0xb90>)
 80087a0:	e4be      	b.n	8008120 <_vfprintf_r+0x284>
 80087a2:	1d3b      	adds	r3, r7, #4
 80087a4:	f01a 0f10 	tst.w	sl, #16
 80087a8:	9308      	str	r3, [sp, #32]
 80087aa:	d001      	beq.n	80087b0 <_vfprintf_r+0x914>
 80087ac:	683e      	ldr	r6, [r7, #0]
 80087ae:	e003      	b.n	80087b8 <_vfprintf_r+0x91c>
 80087b0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80087b4:	d0fa      	beq.n	80087ac <_vfprintf_r+0x910>
 80087b6:	883e      	ldrh	r6, [r7, #0]
 80087b8:	2700      	movs	r7, #0
 80087ba:	e4be      	b.n	800813a <_vfprintf_r+0x29e>
 80087bc:	4643      	mov	r3, r8
 80087be:	e375      	b.n	8008eac <_vfprintf_r+0x1010>
 80087c0:	2f00      	cmp	r7, #0
 80087c2:	bf08      	it	eq
 80087c4:	2e0a      	cmpeq	r6, #10
 80087c6:	d205      	bcs.n	80087d4 <_vfprintf_r+0x938>
 80087c8:	3630      	adds	r6, #48	; 0x30
 80087ca:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 80087ce:	f808 6d41 	strb.w	r6, [r8, #-65]!
 80087d2:	e386      	b.n	8008ee2 <_vfprintf_r+0x1046>
 80087d4:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80087d8:	4630      	mov	r0, r6
 80087da:	4639      	mov	r1, r7
 80087dc:	220a      	movs	r2, #10
 80087de:	2300      	movs	r3, #0
 80087e0:	f7f8 f9ba 	bl	8000b58 <__aeabi_uldivmod>
 80087e4:	3230      	adds	r2, #48	; 0x30
 80087e6:	f808 2d01 	strb.w	r2, [r8, #-1]!
 80087ea:	2300      	movs	r3, #0
 80087ec:	4630      	mov	r0, r6
 80087ee:	4639      	mov	r1, r7
 80087f0:	220a      	movs	r2, #10
 80087f2:	f7f8 f9b1 	bl	8000b58 <__aeabi_uldivmod>
 80087f6:	4606      	mov	r6, r0
 80087f8:	460f      	mov	r7, r1
 80087fa:	ea56 0307 	orrs.w	r3, r6, r7
 80087fe:	d1eb      	bne.n	80087d8 <_vfprintf_r+0x93c>
 8008800:	e36f      	b.n	8008ee2 <_vfprintf_r+0x1046>
 8008802:	2600      	movs	r6, #0
 8008804:	2700      	movs	r7, #0
 8008806:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800880a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800880c:	f006 030f 	and.w	r3, r6, #15
 8008810:	5cd3      	ldrb	r3, [r2, r3]
 8008812:	093a      	lsrs	r2, r7, #4
 8008814:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8008818:	0933      	lsrs	r3, r6, #4
 800881a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800881e:	461e      	mov	r6, r3
 8008820:	4617      	mov	r7, r2
 8008822:	ea56 0307 	orrs.w	r3, r6, r7
 8008826:	d1f0      	bne.n	800880a <_vfprintf_r+0x96e>
 8008828:	e35b      	b.n	8008ee2 <_vfprintf_r+0x1046>
 800882a:	b943      	cbnz	r3, 800883e <_vfprintf_r+0x9a2>
 800882c:	f01a 0f01 	tst.w	sl, #1
 8008830:	d005      	beq.n	800883e <_vfprintf_r+0x9a2>
 8008832:	2330      	movs	r3, #48	; 0x30
 8008834:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8008838:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800883c:	e351      	b.n	8008ee2 <_vfprintf_r+0x1046>
 800883e:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8008842:	e34e      	b.n	8008ee2 <_vfprintf_r+0x1046>
 8008844:	b10b      	cbz	r3, 800884a <_vfprintf_r+0x9ae>
 8008846:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800884a:	9b06      	ldr	r3, [sp, #24]
 800884c:	2b00      	cmp	r3, #0
 800884e:	f000 8301 	beq.w	8008e54 <_vfprintf_r+0xfb8>
 8008852:	2600      	movs	r6, #0
 8008854:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8008858:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 800885c:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8008860:	9708      	str	r7, [sp, #32]
 8008862:	e4dc      	b.n	800821e <_vfprintf_r+0x382>
 8008864:	4606      	mov	r6, r0
 8008866:	e531      	b.n	80082cc <_vfprintf_r+0x430>
 8008868:	2310      	movs	r3, #16
 800886a:	6063      	str	r3, [r4, #4]
 800886c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800886e:	3310      	adds	r3, #16
 8008870:	9323      	str	r3, [sp, #140]	; 0x8c
 8008872:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008874:	3301      	adds	r3, #1
 8008876:	2b07      	cmp	r3, #7
 8008878:	9322      	str	r3, [sp, #136]	; 0x88
 800887a:	dc02      	bgt.n	8008882 <_vfprintf_r+0x9e6>
 800887c:	3408      	adds	r4, #8
 800887e:	3f10      	subs	r7, #16
 8008880:	e60f      	b.n	80084a2 <_vfprintf_r+0x606>
 8008882:	aa21      	add	r2, sp, #132	; 0x84
 8008884:	4629      	mov	r1, r5
 8008886:	4648      	mov	r0, r9
 8008888:	f002 fe7f 	bl	800b58a <__sprint_r>
 800888c:	2800      	cmp	r0, #0
 800888e:	f040 82bd 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008892:	ac2e      	add	r4, sp, #184	; 0xb8
 8008894:	e7f3      	b.n	800887e <_vfprintf_r+0x9e2>
 8008896:	aa21      	add	r2, sp, #132	; 0x84
 8008898:	4629      	mov	r1, r5
 800889a:	4648      	mov	r0, r9
 800889c:	f002 fe75 	bl	800b58a <__sprint_r>
 80088a0:	2800      	cmp	r0, #0
 80088a2:	f040 82b3 	bne.w	8008e0c <_vfprintf_r+0xf70>
 80088a6:	ac2e      	add	r4, sp, #184	; 0xb8
 80088a8:	e60b      	b.n	80084c2 <_vfprintf_r+0x626>
 80088aa:	aa21      	add	r2, sp, #132	; 0x84
 80088ac:	4629      	mov	r1, r5
 80088ae:	4648      	mov	r0, r9
 80088b0:	f002 fe6b 	bl	800b58a <__sprint_r>
 80088b4:	2800      	cmp	r0, #0
 80088b6:	f040 82a9 	bne.w	8008e0c <_vfprintf_r+0xf70>
 80088ba:	ac2e      	add	r4, sp, #184	; 0xb8
 80088bc:	e613      	b.n	80084e6 <_vfprintf_r+0x64a>
 80088be:	aa21      	add	r2, sp, #132	; 0x84
 80088c0:	4629      	mov	r1, r5
 80088c2:	4648      	mov	r0, r9
 80088c4:	f002 fe61 	bl	800b58a <__sprint_r>
 80088c8:	2800      	cmp	r0, #0
 80088ca:	f040 829f 	bne.w	8008e0c <_vfprintf_r+0xf70>
 80088ce:	ac2e      	add	r4, sp, #184	; 0xb8
 80088d0:	e619      	b.n	8008506 <_vfprintf_r+0x66a>
 80088d2:	2310      	movs	r3, #16
 80088d4:	6063      	str	r3, [r4, #4]
 80088d6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80088d8:	3310      	adds	r3, #16
 80088da:	9323      	str	r3, [sp, #140]	; 0x8c
 80088dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80088de:	3301      	adds	r3, #1
 80088e0:	2b07      	cmp	r3, #7
 80088e2:	9322      	str	r3, [sp, #136]	; 0x88
 80088e4:	dc02      	bgt.n	80088ec <_vfprintf_r+0xa50>
 80088e6:	3408      	adds	r4, #8
 80088e8:	3f10      	subs	r7, #16
 80088ea:	e614      	b.n	8008516 <_vfprintf_r+0x67a>
 80088ec:	aa21      	add	r2, sp, #132	; 0x84
 80088ee:	4629      	mov	r1, r5
 80088f0:	4648      	mov	r0, r9
 80088f2:	f002 fe4a 	bl	800b58a <__sprint_r>
 80088f6:	2800      	cmp	r0, #0
 80088f8:	f040 8288 	bne.w	8008e0c <_vfprintf_r+0xf70>
 80088fc:	ac2e      	add	r4, sp, #184	; 0xb8
 80088fe:	e7f3      	b.n	80088e8 <_vfprintf_r+0xa4c>
 8008900:	aa21      	add	r2, sp, #132	; 0x84
 8008902:	4629      	mov	r1, r5
 8008904:	4648      	mov	r0, r9
 8008906:	f002 fe40 	bl	800b58a <__sprint_r>
 800890a:	2800      	cmp	r0, #0
 800890c:	f040 827e 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008910:	ac2e      	add	r4, sp, #184	; 0xb8
 8008912:	e610      	b.n	8008536 <_vfprintf_r+0x69a>
 8008914:	2310      	movs	r3, #16
 8008916:	6063      	str	r3, [r4, #4]
 8008918:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800891a:	3310      	adds	r3, #16
 800891c:	9323      	str	r3, [sp, #140]	; 0x8c
 800891e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008920:	3301      	adds	r3, #1
 8008922:	2b07      	cmp	r3, #7
 8008924:	9322      	str	r3, [sp, #136]	; 0x88
 8008926:	dc02      	bgt.n	800892e <_vfprintf_r+0xa92>
 8008928:	3408      	adds	r4, #8
 800892a:	3e10      	subs	r6, #16
 800892c:	e608      	b.n	8008540 <_vfprintf_r+0x6a4>
 800892e:	aa21      	add	r2, sp, #132	; 0x84
 8008930:	4629      	mov	r1, r5
 8008932:	4648      	mov	r0, r9
 8008934:	f002 fe29 	bl	800b58a <__sprint_r>
 8008938:	2800      	cmp	r0, #0
 800893a:	f040 8267 	bne.w	8008e0c <_vfprintf_r+0xf70>
 800893e:	ac2e      	add	r4, sp, #184	; 0xb8
 8008940:	e7f3      	b.n	800892a <_vfprintf_r+0xa8e>
 8008942:	aa21      	add	r2, sp, #132	; 0x84
 8008944:	4629      	mov	r1, r5
 8008946:	4648      	mov	r0, r9
 8008948:	f002 fe1f 	bl	800b58a <__sprint_r>
 800894c:	2800      	cmp	r0, #0
 800894e:	f040 825d 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008952:	ac2e      	add	r4, sp, #184	; 0xb8
 8008954:	e603      	b.n	800855e <_vfprintf_r+0x6c2>
 8008956:	9b06      	ldr	r3, [sp, #24]
 8008958:	2b65      	cmp	r3, #101	; 0x65
 800895a:	f340 81b1 	ble.w	8008cc0 <_vfprintf_r+0xe24>
 800895e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008960:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008962:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008964:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008966:	f7f8 f887 	bl	8000a78 <__aeabi_dcmpeq>
 800896a:	2800      	cmp	r0, #0
 800896c:	d064      	beq.n	8008a38 <_vfprintf_r+0xb9c>
 800896e:	4b30      	ldr	r3, [pc, #192]	; (8008a30 <_vfprintf_r+0xb94>)
 8008970:	6023      	str	r3, [r4, #0]
 8008972:	2301      	movs	r3, #1
 8008974:	6063      	str	r3, [r4, #4]
 8008976:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008978:	3301      	adds	r3, #1
 800897a:	9323      	str	r3, [sp, #140]	; 0x8c
 800897c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800897e:	3301      	adds	r3, #1
 8008980:	2b07      	cmp	r3, #7
 8008982:	9322      	str	r3, [sp, #136]	; 0x88
 8008984:	dc26      	bgt.n	80089d4 <_vfprintf_r+0xb38>
 8008986:	3408      	adds	r4, #8
 8008988:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800898a:	9a07      	ldr	r2, [sp, #28]
 800898c:	4293      	cmp	r3, r2
 800898e:	db03      	blt.n	8008998 <_vfprintf_r+0xafc>
 8008990:	f01a 0f01 	tst.w	sl, #1
 8008994:	f43f adfb 	beq.w	800858e <_vfprintf_r+0x6f2>
 8008998:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800899a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800899c:	6023      	str	r3, [r4, #0]
 800899e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089a0:	6063      	str	r3, [r4, #4]
 80089a2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80089a4:	4413      	add	r3, r2
 80089a6:	9323      	str	r3, [sp, #140]	; 0x8c
 80089a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80089aa:	3301      	adds	r3, #1
 80089ac:	2b07      	cmp	r3, #7
 80089ae:	9322      	str	r3, [sp, #136]	; 0x88
 80089b0:	dc1a      	bgt.n	80089e8 <_vfprintf_r+0xb4c>
 80089b2:	3408      	adds	r4, #8
 80089b4:	9b07      	ldr	r3, [sp, #28]
 80089b6:	1e5e      	subs	r6, r3, #1
 80089b8:	2e00      	cmp	r6, #0
 80089ba:	f77f ade8 	ble.w	800858e <_vfprintf_r+0x6f2>
 80089be:	f04f 0810 	mov.w	r8, #16
 80089c2:	4f1c      	ldr	r7, [pc, #112]	; (8008a34 <_vfprintf_r+0xb98>)
 80089c4:	2e10      	cmp	r6, #16
 80089c6:	6027      	str	r7, [r4, #0]
 80089c8:	dc18      	bgt.n	80089fc <_vfprintf_r+0xb60>
 80089ca:	6066      	str	r6, [r4, #4]
 80089cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80089ce:	441e      	add	r6, r3
 80089d0:	9623      	str	r6, [sp, #140]	; 0x8c
 80089d2:	e5cd      	b.n	8008570 <_vfprintf_r+0x6d4>
 80089d4:	aa21      	add	r2, sp, #132	; 0x84
 80089d6:	4629      	mov	r1, r5
 80089d8:	4648      	mov	r0, r9
 80089da:	f002 fdd6 	bl	800b58a <__sprint_r>
 80089de:	2800      	cmp	r0, #0
 80089e0:	f040 8214 	bne.w	8008e0c <_vfprintf_r+0xf70>
 80089e4:	ac2e      	add	r4, sp, #184	; 0xb8
 80089e6:	e7cf      	b.n	8008988 <_vfprintf_r+0xaec>
 80089e8:	aa21      	add	r2, sp, #132	; 0x84
 80089ea:	4629      	mov	r1, r5
 80089ec:	4648      	mov	r0, r9
 80089ee:	f002 fdcc 	bl	800b58a <__sprint_r>
 80089f2:	2800      	cmp	r0, #0
 80089f4:	f040 820a 	bne.w	8008e0c <_vfprintf_r+0xf70>
 80089f8:	ac2e      	add	r4, sp, #184	; 0xb8
 80089fa:	e7db      	b.n	80089b4 <_vfprintf_r+0xb18>
 80089fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80089fe:	f8c4 8004 	str.w	r8, [r4, #4]
 8008a02:	3310      	adds	r3, #16
 8008a04:	9323      	str	r3, [sp, #140]	; 0x8c
 8008a06:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a08:	3301      	adds	r3, #1
 8008a0a:	2b07      	cmp	r3, #7
 8008a0c:	9322      	str	r3, [sp, #136]	; 0x88
 8008a0e:	dc02      	bgt.n	8008a16 <_vfprintf_r+0xb7a>
 8008a10:	3408      	adds	r4, #8
 8008a12:	3e10      	subs	r6, #16
 8008a14:	e7d6      	b.n	80089c4 <_vfprintf_r+0xb28>
 8008a16:	aa21      	add	r2, sp, #132	; 0x84
 8008a18:	4629      	mov	r1, r5
 8008a1a:	4648      	mov	r0, r9
 8008a1c:	f002 fdb5 	bl	800b58a <__sprint_r>
 8008a20:	2800      	cmp	r0, #0
 8008a22:	f040 81f3 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008a26:	ac2e      	add	r4, sp, #184	; 0xb8
 8008a28:	e7f3      	b.n	8008a12 <_vfprintf_r+0xb76>
 8008a2a:	bf00      	nop
 8008a2c:	0800bf97 	.word	0x0800bf97
 8008a30:	0800bfa8 	.word	0x0800bfa8
 8008a34:	0800bfda 	.word	0x0800bfda
 8008a38:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	dc7b      	bgt.n	8008b36 <_vfprintf_r+0xc9a>
 8008a3e:	4b9e      	ldr	r3, [pc, #632]	; (8008cb8 <_vfprintf_r+0xe1c>)
 8008a40:	6023      	str	r3, [r4, #0]
 8008a42:	2301      	movs	r3, #1
 8008a44:	6063      	str	r3, [r4, #4]
 8008a46:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008a48:	3301      	adds	r3, #1
 8008a4a:	9323      	str	r3, [sp, #140]	; 0x8c
 8008a4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a4e:	3301      	adds	r3, #1
 8008a50:	2b07      	cmp	r3, #7
 8008a52:	9322      	str	r3, [sp, #136]	; 0x88
 8008a54:	dc45      	bgt.n	8008ae2 <_vfprintf_r+0xc46>
 8008a56:	3408      	adds	r4, #8
 8008a58:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008a5a:	b92b      	cbnz	r3, 8008a68 <_vfprintf_r+0xbcc>
 8008a5c:	9b07      	ldr	r3, [sp, #28]
 8008a5e:	b91b      	cbnz	r3, 8008a68 <_vfprintf_r+0xbcc>
 8008a60:	f01a 0f01 	tst.w	sl, #1
 8008a64:	f43f ad93 	beq.w	800858e <_vfprintf_r+0x6f2>
 8008a68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a6a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a6c:	6023      	str	r3, [r4, #0]
 8008a6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a70:	6063      	str	r3, [r4, #4]
 8008a72:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008a74:	4413      	add	r3, r2
 8008a76:	9323      	str	r3, [sp, #140]	; 0x8c
 8008a78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	2b07      	cmp	r3, #7
 8008a7e:	9322      	str	r3, [sp, #136]	; 0x88
 8008a80:	dc39      	bgt.n	8008af6 <_vfprintf_r+0xc5a>
 8008a82:	f104 0308 	add.w	r3, r4, #8
 8008a86:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8008a88:	2e00      	cmp	r6, #0
 8008a8a:	da19      	bge.n	8008ac0 <_vfprintf_r+0xc24>
 8008a8c:	2410      	movs	r4, #16
 8008a8e:	4f8b      	ldr	r7, [pc, #556]	; (8008cbc <_vfprintf_r+0xe20>)
 8008a90:	4276      	negs	r6, r6
 8008a92:	2e10      	cmp	r6, #16
 8008a94:	601f      	str	r7, [r3, #0]
 8008a96:	dc38      	bgt.n	8008b0a <_vfprintf_r+0xc6e>
 8008a98:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008a9a:	605e      	str	r6, [r3, #4]
 8008a9c:	4416      	add	r6, r2
 8008a9e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008aa0:	9623      	str	r6, [sp, #140]	; 0x8c
 8008aa2:	3201      	adds	r2, #1
 8008aa4:	2a07      	cmp	r2, #7
 8008aa6:	f103 0308 	add.w	r3, r3, #8
 8008aaa:	9222      	str	r2, [sp, #136]	; 0x88
 8008aac:	dd08      	ble.n	8008ac0 <_vfprintf_r+0xc24>
 8008aae:	aa21      	add	r2, sp, #132	; 0x84
 8008ab0:	4629      	mov	r1, r5
 8008ab2:	4648      	mov	r0, r9
 8008ab4:	f002 fd69 	bl	800b58a <__sprint_r>
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	f040 81a7 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008abe:	ab2e      	add	r3, sp, #184	; 0xb8
 8008ac0:	9a07      	ldr	r2, [sp, #28]
 8008ac2:	9907      	ldr	r1, [sp, #28]
 8008ac4:	605a      	str	r2, [r3, #4]
 8008ac6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008ac8:	f8c3 8000 	str.w	r8, [r3]
 8008acc:	440a      	add	r2, r1
 8008ace:	9223      	str	r2, [sp, #140]	; 0x8c
 8008ad0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008ad2:	3201      	adds	r2, #1
 8008ad4:	2a07      	cmp	r2, #7
 8008ad6:	9222      	str	r2, [sp, #136]	; 0x88
 8008ad8:	f73f ad50 	bgt.w	800857c <_vfprintf_r+0x6e0>
 8008adc:	f103 0408 	add.w	r4, r3, #8
 8008ae0:	e555      	b.n	800858e <_vfprintf_r+0x6f2>
 8008ae2:	aa21      	add	r2, sp, #132	; 0x84
 8008ae4:	4629      	mov	r1, r5
 8008ae6:	4648      	mov	r0, r9
 8008ae8:	f002 fd4f 	bl	800b58a <__sprint_r>
 8008aec:	2800      	cmp	r0, #0
 8008aee:	f040 818d 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008af2:	ac2e      	add	r4, sp, #184	; 0xb8
 8008af4:	e7b0      	b.n	8008a58 <_vfprintf_r+0xbbc>
 8008af6:	aa21      	add	r2, sp, #132	; 0x84
 8008af8:	4629      	mov	r1, r5
 8008afa:	4648      	mov	r0, r9
 8008afc:	f002 fd45 	bl	800b58a <__sprint_r>
 8008b00:	2800      	cmp	r0, #0
 8008b02:	f040 8183 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008b06:	ab2e      	add	r3, sp, #184	; 0xb8
 8008b08:	e7bd      	b.n	8008a86 <_vfprintf_r+0xbea>
 8008b0a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008b0c:	605c      	str	r4, [r3, #4]
 8008b0e:	3210      	adds	r2, #16
 8008b10:	9223      	str	r2, [sp, #140]	; 0x8c
 8008b12:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008b14:	3201      	adds	r2, #1
 8008b16:	2a07      	cmp	r2, #7
 8008b18:	9222      	str	r2, [sp, #136]	; 0x88
 8008b1a:	dc02      	bgt.n	8008b22 <_vfprintf_r+0xc86>
 8008b1c:	3308      	adds	r3, #8
 8008b1e:	3e10      	subs	r6, #16
 8008b20:	e7b7      	b.n	8008a92 <_vfprintf_r+0xbf6>
 8008b22:	aa21      	add	r2, sp, #132	; 0x84
 8008b24:	4629      	mov	r1, r5
 8008b26:	4648      	mov	r0, r9
 8008b28:	f002 fd2f 	bl	800b58a <__sprint_r>
 8008b2c:	2800      	cmp	r0, #0
 8008b2e:	f040 816d 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008b32:	ab2e      	add	r3, sp, #184	; 0xb8
 8008b34:	e7f3      	b.n	8008b1e <_vfprintf_r+0xc82>
 8008b36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b38:	9a07      	ldr	r2, [sp, #28]
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	bfa8      	it	ge
 8008b3e:	4613      	movge	r3, r2
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	461e      	mov	r6, r3
 8008b44:	dd0b      	ble.n	8008b5e <_vfprintf_r+0xcc2>
 8008b46:	6063      	str	r3, [r4, #4]
 8008b48:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008b4a:	f8c4 8000 	str.w	r8, [r4]
 8008b4e:	4433      	add	r3, r6
 8008b50:	9323      	str	r3, [sp, #140]	; 0x8c
 8008b52:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b54:	3301      	adds	r3, #1
 8008b56:	2b07      	cmp	r3, #7
 8008b58:	9322      	str	r3, [sp, #136]	; 0x88
 8008b5a:	dc63      	bgt.n	8008c24 <_vfprintf_r+0xd88>
 8008b5c:	3408      	adds	r4, #8
 8008b5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b60:	2e00      	cmp	r6, #0
 8008b62:	bfa8      	it	ge
 8008b64:	1b9b      	subge	r3, r3, r6
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	461e      	mov	r6, r3
 8008b6a:	dd0f      	ble.n	8008b8c <_vfprintf_r+0xcf0>
 8008b6c:	f04f 0b10 	mov.w	fp, #16
 8008b70:	4f52      	ldr	r7, [pc, #328]	; (8008cbc <_vfprintf_r+0xe20>)
 8008b72:	2e10      	cmp	r6, #16
 8008b74:	6027      	str	r7, [r4, #0]
 8008b76:	dc5f      	bgt.n	8008c38 <_vfprintf_r+0xd9c>
 8008b78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008b7a:	6066      	str	r6, [r4, #4]
 8008b7c:	441e      	add	r6, r3
 8008b7e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b80:	9623      	str	r6, [sp, #140]	; 0x8c
 8008b82:	3301      	adds	r3, #1
 8008b84:	2b07      	cmp	r3, #7
 8008b86:	9322      	str	r3, [sp, #136]	; 0x88
 8008b88:	dc6d      	bgt.n	8008c66 <_vfprintf_r+0xdca>
 8008b8a:	3408      	adds	r4, #8
 8008b8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008b8e:	9a07      	ldr	r2, [sp, #28]
 8008b90:	4293      	cmp	r3, r2
 8008b92:	db02      	blt.n	8008b9a <_vfprintf_r+0xcfe>
 8008b94:	f01a 0f01 	tst.w	sl, #1
 8008b98:	d00d      	beq.n	8008bb6 <_vfprintf_r+0xd1a>
 8008b9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008b9e:	6023      	str	r3, [r4, #0]
 8008ba0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ba2:	6063      	str	r3, [r4, #4]
 8008ba4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008ba6:	4413      	add	r3, r2
 8008ba8:	9323      	str	r3, [sp, #140]	; 0x8c
 8008baa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008bac:	3301      	adds	r3, #1
 8008bae:	2b07      	cmp	r3, #7
 8008bb0:	9322      	str	r3, [sp, #136]	; 0x88
 8008bb2:	dc62      	bgt.n	8008c7a <_vfprintf_r+0xdde>
 8008bb4:	3408      	adds	r4, #8
 8008bb6:	9b07      	ldr	r3, [sp, #28]
 8008bb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bba:	1a9e      	subs	r6, r3, r2
 8008bbc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008bbe:	9a07      	ldr	r2, [sp, #28]
 8008bc0:	1ad3      	subs	r3, r2, r3
 8008bc2:	429e      	cmp	r6, r3
 8008bc4:	bfa8      	it	ge
 8008bc6:	461e      	movge	r6, r3
 8008bc8:	2e00      	cmp	r6, #0
 8008bca:	dd0c      	ble.n	8008be6 <_vfprintf_r+0xd4a>
 8008bcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bce:	4443      	add	r3, r8
 8008bd0:	e884 0048 	stmia.w	r4, {r3, r6}
 8008bd4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008bd6:	4433      	add	r3, r6
 8008bd8:	9323      	str	r3, [sp, #140]	; 0x8c
 8008bda:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008bdc:	3301      	adds	r3, #1
 8008bde:	2b07      	cmp	r3, #7
 8008be0:	9322      	str	r3, [sp, #136]	; 0x88
 8008be2:	dc54      	bgt.n	8008c8e <_vfprintf_r+0xdf2>
 8008be4:	3408      	adds	r4, #8
 8008be6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008be8:	9a07      	ldr	r2, [sp, #28]
 8008bea:	2e00      	cmp	r6, #0
 8008bec:	eba2 0303 	sub.w	r3, r2, r3
 8008bf0:	bfb4      	ite	lt
 8008bf2:	461e      	movlt	r6, r3
 8008bf4:	1b9e      	subge	r6, r3, r6
 8008bf6:	2e00      	cmp	r6, #0
 8008bf8:	f77f acc9 	ble.w	800858e <_vfprintf_r+0x6f2>
 8008bfc:	f04f 0810 	mov.w	r8, #16
 8008c00:	4f2e      	ldr	r7, [pc, #184]	; (8008cbc <_vfprintf_r+0xe20>)
 8008c02:	2e10      	cmp	r6, #16
 8008c04:	6027      	str	r7, [r4, #0]
 8008c06:	f77f aee0 	ble.w	80089ca <_vfprintf_r+0xb2e>
 8008c0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008c0c:	f8c4 8004 	str.w	r8, [r4, #4]
 8008c10:	3310      	adds	r3, #16
 8008c12:	9323      	str	r3, [sp, #140]	; 0x8c
 8008c14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c16:	3301      	adds	r3, #1
 8008c18:	2b07      	cmp	r3, #7
 8008c1a:	9322      	str	r3, [sp, #136]	; 0x88
 8008c1c:	dc41      	bgt.n	8008ca2 <_vfprintf_r+0xe06>
 8008c1e:	3408      	adds	r4, #8
 8008c20:	3e10      	subs	r6, #16
 8008c22:	e7ee      	b.n	8008c02 <_vfprintf_r+0xd66>
 8008c24:	aa21      	add	r2, sp, #132	; 0x84
 8008c26:	4629      	mov	r1, r5
 8008c28:	4648      	mov	r0, r9
 8008c2a:	f002 fcae 	bl	800b58a <__sprint_r>
 8008c2e:	2800      	cmp	r0, #0
 8008c30:	f040 80ec 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008c34:	ac2e      	add	r4, sp, #184	; 0xb8
 8008c36:	e792      	b.n	8008b5e <_vfprintf_r+0xcc2>
 8008c38:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008c3a:	f8c4 b004 	str.w	fp, [r4, #4]
 8008c3e:	3310      	adds	r3, #16
 8008c40:	9323      	str	r3, [sp, #140]	; 0x8c
 8008c42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c44:	3301      	adds	r3, #1
 8008c46:	2b07      	cmp	r3, #7
 8008c48:	9322      	str	r3, [sp, #136]	; 0x88
 8008c4a:	dc02      	bgt.n	8008c52 <_vfprintf_r+0xdb6>
 8008c4c:	3408      	adds	r4, #8
 8008c4e:	3e10      	subs	r6, #16
 8008c50:	e78f      	b.n	8008b72 <_vfprintf_r+0xcd6>
 8008c52:	aa21      	add	r2, sp, #132	; 0x84
 8008c54:	4629      	mov	r1, r5
 8008c56:	4648      	mov	r0, r9
 8008c58:	f002 fc97 	bl	800b58a <__sprint_r>
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	f040 80d5 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008c62:	ac2e      	add	r4, sp, #184	; 0xb8
 8008c64:	e7f3      	b.n	8008c4e <_vfprintf_r+0xdb2>
 8008c66:	aa21      	add	r2, sp, #132	; 0x84
 8008c68:	4629      	mov	r1, r5
 8008c6a:	4648      	mov	r0, r9
 8008c6c:	f002 fc8d 	bl	800b58a <__sprint_r>
 8008c70:	2800      	cmp	r0, #0
 8008c72:	f040 80cb 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008c76:	ac2e      	add	r4, sp, #184	; 0xb8
 8008c78:	e788      	b.n	8008b8c <_vfprintf_r+0xcf0>
 8008c7a:	aa21      	add	r2, sp, #132	; 0x84
 8008c7c:	4629      	mov	r1, r5
 8008c7e:	4648      	mov	r0, r9
 8008c80:	f002 fc83 	bl	800b58a <__sprint_r>
 8008c84:	2800      	cmp	r0, #0
 8008c86:	f040 80c1 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008c8a:	ac2e      	add	r4, sp, #184	; 0xb8
 8008c8c:	e793      	b.n	8008bb6 <_vfprintf_r+0xd1a>
 8008c8e:	aa21      	add	r2, sp, #132	; 0x84
 8008c90:	4629      	mov	r1, r5
 8008c92:	4648      	mov	r0, r9
 8008c94:	f002 fc79 	bl	800b58a <__sprint_r>
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	f040 80b7 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008c9e:	ac2e      	add	r4, sp, #184	; 0xb8
 8008ca0:	e7a1      	b.n	8008be6 <_vfprintf_r+0xd4a>
 8008ca2:	aa21      	add	r2, sp, #132	; 0x84
 8008ca4:	4629      	mov	r1, r5
 8008ca6:	4648      	mov	r0, r9
 8008ca8:	f002 fc6f 	bl	800b58a <__sprint_r>
 8008cac:	2800      	cmp	r0, #0
 8008cae:	f040 80ad 	bne.w	8008e0c <_vfprintf_r+0xf70>
 8008cb2:	ac2e      	add	r4, sp, #184	; 0xb8
 8008cb4:	e7b4      	b.n	8008c20 <_vfprintf_r+0xd84>
 8008cb6:	bf00      	nop
 8008cb8:	0800bfa8 	.word	0x0800bfa8
 8008cbc:	0800bfda 	.word	0x0800bfda
 8008cc0:	9b07      	ldr	r3, [sp, #28]
 8008cc2:	2b01      	cmp	r3, #1
 8008cc4:	dc02      	bgt.n	8008ccc <_vfprintf_r+0xe30>
 8008cc6:	f01a 0f01 	tst.w	sl, #1
 8008cca:	d076      	beq.n	8008dba <_vfprintf_r+0xf1e>
 8008ccc:	2301      	movs	r3, #1
 8008cce:	6063      	str	r3, [r4, #4]
 8008cd0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008cd2:	f8c4 8000 	str.w	r8, [r4]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	9323      	str	r3, [sp, #140]	; 0x8c
 8008cda:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008cdc:	3301      	adds	r3, #1
 8008cde:	2b07      	cmp	r3, #7
 8008ce0:	9322      	str	r3, [sp, #136]	; 0x88
 8008ce2:	dc36      	bgt.n	8008d52 <_vfprintf_r+0xeb6>
 8008ce4:	3408      	adds	r4, #8
 8008ce6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ce8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008cea:	6023      	str	r3, [r4, #0]
 8008cec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cee:	6063      	str	r3, [r4, #4]
 8008cf0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008cf2:	4413      	add	r3, r2
 8008cf4:	9323      	str	r3, [sp, #140]	; 0x8c
 8008cf6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	2b07      	cmp	r3, #7
 8008cfc:	9322      	str	r3, [sp, #136]	; 0x88
 8008cfe:	dc31      	bgt.n	8008d64 <_vfprintf_r+0xec8>
 8008d00:	3408      	adds	r4, #8
 8008d02:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d06:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008d08:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008d0a:	f7f7 feb5 	bl	8000a78 <__aeabi_dcmpeq>
 8008d0e:	9b07      	ldr	r3, [sp, #28]
 8008d10:	1e5e      	subs	r6, r3, #1
 8008d12:	2800      	cmp	r0, #0
 8008d14:	d12f      	bne.n	8008d76 <_vfprintf_r+0xeda>
 8008d16:	f108 0301 	add.w	r3, r8, #1
 8008d1a:	e884 0048 	stmia.w	r4, {r3, r6}
 8008d1e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d20:	9a07      	ldr	r2, [sp, #28]
 8008d22:	3b01      	subs	r3, #1
 8008d24:	4413      	add	r3, r2
 8008d26:	9323      	str	r3, [sp, #140]	; 0x8c
 8008d28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	2b07      	cmp	r3, #7
 8008d2e:	9322      	str	r3, [sp, #136]	; 0x88
 8008d30:	dd4a      	ble.n	8008dc8 <_vfprintf_r+0xf2c>
 8008d32:	aa21      	add	r2, sp, #132	; 0x84
 8008d34:	4629      	mov	r1, r5
 8008d36:	4648      	mov	r0, r9
 8008d38:	f002 fc27 	bl	800b58a <__sprint_r>
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	d165      	bne.n	8008e0c <_vfprintf_r+0xf70>
 8008d40:	ac2e      	add	r4, sp, #184	; 0xb8
 8008d42:	ab1d      	add	r3, sp, #116	; 0x74
 8008d44:	6023      	str	r3, [r4, #0]
 8008d46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d48:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d4a:	6063      	str	r3, [r4, #4]
 8008d4c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d4e:	4413      	add	r3, r2
 8008d50:	e40d      	b.n	800856e <_vfprintf_r+0x6d2>
 8008d52:	aa21      	add	r2, sp, #132	; 0x84
 8008d54:	4629      	mov	r1, r5
 8008d56:	4648      	mov	r0, r9
 8008d58:	f002 fc17 	bl	800b58a <__sprint_r>
 8008d5c:	2800      	cmp	r0, #0
 8008d5e:	d155      	bne.n	8008e0c <_vfprintf_r+0xf70>
 8008d60:	ac2e      	add	r4, sp, #184	; 0xb8
 8008d62:	e7c0      	b.n	8008ce6 <_vfprintf_r+0xe4a>
 8008d64:	aa21      	add	r2, sp, #132	; 0x84
 8008d66:	4629      	mov	r1, r5
 8008d68:	4648      	mov	r0, r9
 8008d6a:	f002 fc0e 	bl	800b58a <__sprint_r>
 8008d6e:	2800      	cmp	r0, #0
 8008d70:	d14c      	bne.n	8008e0c <_vfprintf_r+0xf70>
 8008d72:	ac2e      	add	r4, sp, #184	; 0xb8
 8008d74:	e7c5      	b.n	8008d02 <_vfprintf_r+0xe66>
 8008d76:	2e00      	cmp	r6, #0
 8008d78:	dde3      	ble.n	8008d42 <_vfprintf_r+0xea6>
 8008d7a:	f04f 0810 	mov.w	r8, #16
 8008d7e:	4f5e      	ldr	r7, [pc, #376]	; (8008ef8 <_vfprintf_r+0x105c>)
 8008d80:	2e10      	cmp	r6, #16
 8008d82:	6027      	str	r7, [r4, #0]
 8008d84:	dc04      	bgt.n	8008d90 <_vfprintf_r+0xef4>
 8008d86:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d88:	6066      	str	r6, [r4, #4]
 8008d8a:	441e      	add	r6, r3
 8008d8c:	9623      	str	r6, [sp, #140]	; 0x8c
 8008d8e:	e7cb      	b.n	8008d28 <_vfprintf_r+0xe8c>
 8008d90:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d92:	f8c4 8004 	str.w	r8, [r4, #4]
 8008d96:	3310      	adds	r3, #16
 8008d98:	9323      	str	r3, [sp, #140]	; 0x8c
 8008d9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d9c:	3301      	adds	r3, #1
 8008d9e:	2b07      	cmp	r3, #7
 8008da0:	9322      	str	r3, [sp, #136]	; 0x88
 8008da2:	dc02      	bgt.n	8008daa <_vfprintf_r+0xf0e>
 8008da4:	3408      	adds	r4, #8
 8008da6:	3e10      	subs	r6, #16
 8008da8:	e7ea      	b.n	8008d80 <_vfprintf_r+0xee4>
 8008daa:	aa21      	add	r2, sp, #132	; 0x84
 8008dac:	4629      	mov	r1, r5
 8008dae:	4648      	mov	r0, r9
 8008db0:	f002 fbeb 	bl	800b58a <__sprint_r>
 8008db4:	bb50      	cbnz	r0, 8008e0c <_vfprintf_r+0xf70>
 8008db6:	ac2e      	add	r4, sp, #184	; 0xb8
 8008db8:	e7f5      	b.n	8008da6 <_vfprintf_r+0xf0a>
 8008dba:	2301      	movs	r3, #1
 8008dbc:	6063      	str	r3, [r4, #4]
 8008dbe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008dc0:	f8c4 8000 	str.w	r8, [r4]
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	e7ae      	b.n	8008d26 <_vfprintf_r+0xe8a>
 8008dc8:	3408      	adds	r4, #8
 8008dca:	e7ba      	b.n	8008d42 <_vfprintf_r+0xea6>
 8008dcc:	3408      	adds	r4, #8
 8008dce:	f7ff bbde 	b.w	800858e <_vfprintf_r+0x6f2>
 8008dd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008dd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008dd6:	1a9e      	subs	r6, r3, r2
 8008dd8:	2e00      	cmp	r6, #0
 8008dda:	f77f abdc 	ble.w	8008596 <_vfprintf_r+0x6fa>
 8008dde:	2710      	movs	r7, #16
 8008de0:	4b46      	ldr	r3, [pc, #280]	; (8008efc <_vfprintf_r+0x1060>)
 8008de2:	2e10      	cmp	r6, #16
 8008de4:	6023      	str	r3, [r4, #0]
 8008de6:	dc20      	bgt.n	8008e2a <_vfprintf_r+0xf8e>
 8008de8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008dea:	6066      	str	r6, [r4, #4]
 8008dec:	441e      	add	r6, r3
 8008dee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008df0:	9623      	str	r6, [sp, #140]	; 0x8c
 8008df2:	3301      	adds	r3, #1
 8008df4:	2b07      	cmp	r3, #7
 8008df6:	9322      	str	r3, [sp, #136]	; 0x88
 8008df8:	f77f abcd 	ble.w	8008596 <_vfprintf_r+0x6fa>
 8008dfc:	aa21      	add	r2, sp, #132	; 0x84
 8008dfe:	4629      	mov	r1, r5
 8008e00:	4648      	mov	r0, r9
 8008e02:	f002 fbc2 	bl	800b58a <__sprint_r>
 8008e06:	2800      	cmp	r0, #0
 8008e08:	f43f abc5 	beq.w	8008596 <_vfprintf_r+0x6fa>
 8008e0c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e0e:	07d9      	lsls	r1, r3, #31
 8008e10:	d405      	bmi.n	8008e1e <_vfprintf_r+0xf82>
 8008e12:	89ab      	ldrh	r3, [r5, #12]
 8008e14:	059a      	lsls	r2, r3, #22
 8008e16:	d402      	bmi.n	8008e1e <_vfprintf_r+0xf82>
 8008e18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e1a:	f001 fbce 	bl	800a5ba <__retarget_lock_release_recursive>
 8008e1e:	89ab      	ldrh	r3, [r5, #12]
 8008e20:	065b      	lsls	r3, r3, #25
 8008e22:	f57f a8a8 	bpl.w	8007f76 <_vfprintf_r+0xda>
 8008e26:	f7ff b87e 	b.w	8007f26 <_vfprintf_r+0x8a>
 8008e2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008e2c:	6067      	str	r7, [r4, #4]
 8008e2e:	3310      	adds	r3, #16
 8008e30:	9323      	str	r3, [sp, #140]	; 0x8c
 8008e32:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e34:	3301      	adds	r3, #1
 8008e36:	2b07      	cmp	r3, #7
 8008e38:	9322      	str	r3, [sp, #136]	; 0x88
 8008e3a:	dc02      	bgt.n	8008e42 <_vfprintf_r+0xfa6>
 8008e3c:	3408      	adds	r4, #8
 8008e3e:	3e10      	subs	r6, #16
 8008e40:	e7ce      	b.n	8008de0 <_vfprintf_r+0xf44>
 8008e42:	aa21      	add	r2, sp, #132	; 0x84
 8008e44:	4629      	mov	r1, r5
 8008e46:	4648      	mov	r0, r9
 8008e48:	f002 fb9f 	bl	800b58a <__sprint_r>
 8008e4c:	2800      	cmp	r0, #0
 8008e4e:	d1dd      	bne.n	8008e0c <_vfprintf_r+0xf70>
 8008e50:	ac2e      	add	r4, sp, #184	; 0xb8
 8008e52:	e7f4      	b.n	8008e3e <_vfprintf_r+0xfa2>
 8008e54:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008e56:	b913      	cbnz	r3, 8008e5e <_vfprintf_r+0xfc2>
 8008e58:	2300      	movs	r3, #0
 8008e5a:	9322      	str	r3, [sp, #136]	; 0x88
 8008e5c:	e7d6      	b.n	8008e0c <_vfprintf_r+0xf70>
 8008e5e:	aa21      	add	r2, sp, #132	; 0x84
 8008e60:	4629      	mov	r1, r5
 8008e62:	4648      	mov	r0, r9
 8008e64:	f002 fb91 	bl	800b58a <__sprint_r>
 8008e68:	2800      	cmp	r0, #0
 8008e6a:	d0f5      	beq.n	8008e58 <_vfprintf_r+0xfbc>
 8008e6c:	e7ce      	b.n	8008e0c <_vfprintf_r+0xf70>
 8008e6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008e70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e72:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008e74:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008e76:	f7f7 fe31 	bl	8000adc <__aeabi_dcmpun>
 8008e7a:	2800      	cmp	r0, #0
 8008e7c:	f43f aa28 	beq.w	80082d0 <_vfprintf_r+0x434>
 8008e80:	4b1f      	ldr	r3, [pc, #124]	; (8008f00 <_vfprintf_r+0x1064>)
 8008e82:	4a20      	ldr	r2, [pc, #128]	; (8008f04 <_vfprintf_r+0x1068>)
 8008e84:	f7ff ba18 	b.w	80082b8 <_vfprintf_r+0x41c>
 8008e88:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008e8a:	1a1b      	subs	r3, r3, r0
 8008e8c:	9307      	str	r3, [sp, #28]
 8008e8e:	f7ff ba9c 	b.w	80083ca <_vfprintf_r+0x52e>
 8008e92:	ea56 0207 	orrs.w	r2, r6, r7
 8008e96:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8008e9a:	f43f ac1a 	beq.w	80086d2 <_vfprintf_r+0x836>
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	f43f ac8e 	beq.w	80087c0 <_vfprintf_r+0x924>
 8008ea4:	2b02      	cmp	r3, #2
 8008ea6:	f43f acae 	beq.w	8008806 <_vfprintf_r+0x96a>
 8008eaa:	ab2e      	add	r3, sp, #184	; 0xb8
 8008eac:	08f1      	lsrs	r1, r6, #3
 8008eae:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8008eb2:	08f8      	lsrs	r0, r7, #3
 8008eb4:	f006 0207 	and.w	r2, r6, #7
 8008eb8:	4607      	mov	r7, r0
 8008eba:	460e      	mov	r6, r1
 8008ebc:	3230      	adds	r2, #48	; 0x30
 8008ebe:	ea56 0107 	orrs.w	r1, r6, r7
 8008ec2:	f103 38ff 	add.w	r8, r3, #4294967295
 8008ec6:	f803 2c01 	strb.w	r2, [r3, #-1]
 8008eca:	f47f ac77 	bne.w	80087bc <_vfprintf_r+0x920>
 8008ece:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008ed0:	07c8      	lsls	r0, r1, #31
 8008ed2:	d506      	bpl.n	8008ee2 <_vfprintf_r+0x1046>
 8008ed4:	2a30      	cmp	r2, #48	; 0x30
 8008ed6:	d004      	beq.n	8008ee2 <_vfprintf_r+0x1046>
 8008ed8:	2230      	movs	r2, #48	; 0x30
 8008eda:	f808 2c01 	strb.w	r2, [r8, #-1]
 8008ede:	f1a3 0802 	sub.w	r8, r3, #2
 8008ee2:	ab2e      	add	r3, sp, #184	; 0xb8
 8008ee4:	465e      	mov	r6, fp
 8008ee6:	eba3 0b08 	sub.w	fp, r3, r8
 8008eea:	2300      	movs	r3, #0
 8008eec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008ef0:	930a      	str	r3, [sp, #40]	; 0x28
 8008ef2:	f7ff babb 	b.w	800846c <_vfprintf_r+0x5d0>
 8008ef6:	bf00      	nop
 8008ef8:	0800bfda 	.word	0x0800bfda
 8008efc:	0800bfca 	.word	0x0800bfca
 8008f00:	0800bf7e 	.word	0x0800bf7e
 8008f04:	0800bf82 	.word	0x0800bf82

08008f08 <__sbprintf>:
 8008f08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f0a:	460c      	mov	r4, r1
 8008f0c:	461f      	mov	r7, r3
 8008f0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f10:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8008f14:	9319      	str	r3, [sp, #100]	; 0x64
 8008f16:	89e3      	ldrh	r3, [r4, #14]
 8008f18:	8989      	ldrh	r1, [r1, #12]
 8008f1a:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008f1e:	6a23      	ldr	r3, [r4, #32]
 8008f20:	f021 0102 	bic.w	r1, r1, #2
 8008f24:	9308      	str	r3, [sp, #32]
 8008f26:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008f28:	f8ad 100c 	strh.w	r1, [sp, #12]
 8008f2c:	a91a      	add	r1, sp, #104	; 0x68
 8008f2e:	4615      	mov	r5, r2
 8008f30:	4606      	mov	r6, r0
 8008f32:	930a      	str	r3, [sp, #40]	; 0x28
 8008f34:	9100      	str	r1, [sp, #0]
 8008f36:	2300      	movs	r3, #0
 8008f38:	9104      	str	r1, [sp, #16]
 8008f3a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008f3e:	a816      	add	r0, sp, #88	; 0x58
 8008f40:	9102      	str	r1, [sp, #8]
 8008f42:	9105      	str	r1, [sp, #20]
 8008f44:	9306      	str	r3, [sp, #24]
 8008f46:	f001 fb35 	bl	800a5b4 <__retarget_lock_init_recursive>
 8008f4a:	462a      	mov	r2, r5
 8008f4c:	463b      	mov	r3, r7
 8008f4e:	4669      	mov	r1, sp
 8008f50:	4630      	mov	r0, r6
 8008f52:	f7fe ffa3 	bl	8007e9c <_vfprintf_r>
 8008f56:	1e05      	subs	r5, r0, #0
 8008f58:	db07      	blt.n	8008f6a <__sbprintf+0x62>
 8008f5a:	4669      	mov	r1, sp
 8008f5c:	4630      	mov	r0, r6
 8008f5e:	f000 ff75 	bl	8009e4c <_fflush_r>
 8008f62:	2800      	cmp	r0, #0
 8008f64:	bf18      	it	ne
 8008f66:	f04f 35ff 	movne.w	r5, #4294967295
 8008f6a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008f6e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008f70:	065b      	lsls	r3, r3, #25
 8008f72:	bf42      	ittt	mi
 8008f74:	89a3      	ldrhmi	r3, [r4, #12]
 8008f76:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8008f7a:	81a3      	strhmi	r3, [r4, #12]
 8008f7c:	f001 fb1b 	bl	800a5b6 <__retarget_lock_close_recursive>
 8008f80:	4628      	mov	r0, r5
 8008f82:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8008f86:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008f88 <__swsetup_r>:
 8008f88:	4b32      	ldr	r3, [pc, #200]	; (8009054 <__swsetup_r+0xcc>)
 8008f8a:	b570      	push	{r4, r5, r6, lr}
 8008f8c:	681d      	ldr	r5, [r3, #0]
 8008f8e:	4606      	mov	r6, r0
 8008f90:	460c      	mov	r4, r1
 8008f92:	b125      	cbz	r5, 8008f9e <__swsetup_r+0x16>
 8008f94:	69ab      	ldr	r3, [r5, #24]
 8008f96:	b913      	cbnz	r3, 8008f9e <__swsetup_r+0x16>
 8008f98:	4628      	mov	r0, r5
 8008f9a:	f000 ffeb 	bl	8009f74 <__sinit>
 8008f9e:	4b2e      	ldr	r3, [pc, #184]	; (8009058 <__swsetup_r+0xd0>)
 8008fa0:	429c      	cmp	r4, r3
 8008fa2:	d10f      	bne.n	8008fc4 <__swsetup_r+0x3c>
 8008fa4:	686c      	ldr	r4, [r5, #4]
 8008fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008faa:	b29a      	uxth	r2, r3
 8008fac:	0715      	lsls	r5, r2, #28
 8008fae:	d42c      	bmi.n	800900a <__swsetup_r+0x82>
 8008fb0:	06d0      	lsls	r0, r2, #27
 8008fb2:	d411      	bmi.n	8008fd8 <__swsetup_r+0x50>
 8008fb4:	2209      	movs	r2, #9
 8008fb6:	6032      	str	r2, [r6, #0]
 8008fb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fbc:	81a3      	strh	r3, [r4, #12]
 8008fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8008fc2:	bd70      	pop	{r4, r5, r6, pc}
 8008fc4:	4b25      	ldr	r3, [pc, #148]	; (800905c <__swsetup_r+0xd4>)
 8008fc6:	429c      	cmp	r4, r3
 8008fc8:	d101      	bne.n	8008fce <__swsetup_r+0x46>
 8008fca:	68ac      	ldr	r4, [r5, #8]
 8008fcc:	e7eb      	b.n	8008fa6 <__swsetup_r+0x1e>
 8008fce:	4b24      	ldr	r3, [pc, #144]	; (8009060 <__swsetup_r+0xd8>)
 8008fd0:	429c      	cmp	r4, r3
 8008fd2:	bf08      	it	eq
 8008fd4:	68ec      	ldreq	r4, [r5, #12]
 8008fd6:	e7e6      	b.n	8008fa6 <__swsetup_r+0x1e>
 8008fd8:	0751      	lsls	r1, r2, #29
 8008fda:	d512      	bpl.n	8009002 <__swsetup_r+0x7a>
 8008fdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008fde:	b141      	cbz	r1, 8008ff2 <__swsetup_r+0x6a>
 8008fe0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fe4:	4299      	cmp	r1, r3
 8008fe6:	d002      	beq.n	8008fee <__swsetup_r+0x66>
 8008fe8:	4630      	mov	r0, r6
 8008fea:	f001 f89b 	bl	800a124 <_free_r>
 8008fee:	2300      	movs	r3, #0
 8008ff0:	6363      	str	r3, [r4, #52]	; 0x34
 8008ff2:	89a3      	ldrh	r3, [r4, #12]
 8008ff4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008ff8:	81a3      	strh	r3, [r4, #12]
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	6063      	str	r3, [r4, #4]
 8008ffe:	6923      	ldr	r3, [r4, #16]
 8009000:	6023      	str	r3, [r4, #0]
 8009002:	89a3      	ldrh	r3, [r4, #12]
 8009004:	f043 0308 	orr.w	r3, r3, #8
 8009008:	81a3      	strh	r3, [r4, #12]
 800900a:	6923      	ldr	r3, [r4, #16]
 800900c:	b94b      	cbnz	r3, 8009022 <__swsetup_r+0x9a>
 800900e:	89a3      	ldrh	r3, [r4, #12]
 8009010:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009014:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009018:	d003      	beq.n	8009022 <__swsetup_r+0x9a>
 800901a:	4621      	mov	r1, r4
 800901c:	4630      	mov	r0, r6
 800901e:	f001 faf9 	bl	800a614 <__smakebuf_r>
 8009022:	89a2      	ldrh	r2, [r4, #12]
 8009024:	f012 0301 	ands.w	r3, r2, #1
 8009028:	d00c      	beq.n	8009044 <__swsetup_r+0xbc>
 800902a:	2300      	movs	r3, #0
 800902c:	60a3      	str	r3, [r4, #8]
 800902e:	6963      	ldr	r3, [r4, #20]
 8009030:	425b      	negs	r3, r3
 8009032:	61a3      	str	r3, [r4, #24]
 8009034:	6923      	ldr	r3, [r4, #16]
 8009036:	b953      	cbnz	r3, 800904e <__swsetup_r+0xc6>
 8009038:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800903c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009040:	d1ba      	bne.n	8008fb8 <__swsetup_r+0x30>
 8009042:	bd70      	pop	{r4, r5, r6, pc}
 8009044:	0792      	lsls	r2, r2, #30
 8009046:	bf58      	it	pl
 8009048:	6963      	ldrpl	r3, [r4, #20]
 800904a:	60a3      	str	r3, [r4, #8]
 800904c:	e7f2      	b.n	8009034 <__swsetup_r+0xac>
 800904e:	2000      	movs	r0, #0
 8009050:	e7f7      	b.n	8009042 <__swsetup_r+0xba>
 8009052:	bf00      	nop
 8009054:	2000008c 	.word	0x2000008c
 8009058:	0800c018 	.word	0x0800c018
 800905c:	0800c038 	.word	0x0800c038
 8009060:	0800bff8 	.word	0x0800bff8

08009064 <quorem>:
 8009064:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009068:	6903      	ldr	r3, [r0, #16]
 800906a:	690c      	ldr	r4, [r1, #16]
 800906c:	4680      	mov	r8, r0
 800906e:	429c      	cmp	r4, r3
 8009070:	f300 8082 	bgt.w	8009178 <quorem+0x114>
 8009074:	3c01      	subs	r4, #1
 8009076:	f101 0714 	add.w	r7, r1, #20
 800907a:	f100 0614 	add.w	r6, r0, #20
 800907e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009082:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009086:	3501      	adds	r5, #1
 8009088:	fbb0 f5f5 	udiv	r5, r0, r5
 800908c:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8009090:	eb06 030e 	add.w	r3, r6, lr
 8009094:	eb07 090e 	add.w	r9, r7, lr
 8009098:	9301      	str	r3, [sp, #4]
 800909a:	b38d      	cbz	r5, 8009100 <quorem+0x9c>
 800909c:	f04f 0a00 	mov.w	sl, #0
 80090a0:	4638      	mov	r0, r7
 80090a2:	46b4      	mov	ip, r6
 80090a4:	46d3      	mov	fp, sl
 80090a6:	f850 2b04 	ldr.w	r2, [r0], #4
 80090aa:	b293      	uxth	r3, r2
 80090ac:	fb05 a303 	mla	r3, r5, r3, sl
 80090b0:	0c12      	lsrs	r2, r2, #16
 80090b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090b6:	fb05 a202 	mla	r2, r5, r2, sl
 80090ba:	b29b      	uxth	r3, r3
 80090bc:	ebab 0303 	sub.w	r3, fp, r3
 80090c0:	f8bc b000 	ldrh.w	fp, [ip]
 80090c4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80090c8:	445b      	add	r3, fp
 80090ca:	fa1f fb82 	uxth.w	fp, r2
 80090ce:	f8dc 2000 	ldr.w	r2, [ip]
 80090d2:	4581      	cmp	r9, r0
 80090d4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80090d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80090dc:	b29b      	uxth	r3, r3
 80090de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090e2:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80090e6:	f84c 3b04 	str.w	r3, [ip], #4
 80090ea:	d2dc      	bcs.n	80090a6 <quorem+0x42>
 80090ec:	f856 300e 	ldr.w	r3, [r6, lr]
 80090f0:	b933      	cbnz	r3, 8009100 <quorem+0x9c>
 80090f2:	9b01      	ldr	r3, [sp, #4]
 80090f4:	3b04      	subs	r3, #4
 80090f6:	429e      	cmp	r6, r3
 80090f8:	461a      	mov	r2, r3
 80090fa:	d331      	bcc.n	8009160 <quorem+0xfc>
 80090fc:	f8c8 4010 	str.w	r4, [r8, #16]
 8009100:	4640      	mov	r0, r8
 8009102:	f001 ff2a 	bl	800af5a <__mcmp>
 8009106:	2800      	cmp	r0, #0
 8009108:	db26      	blt.n	8009158 <quorem+0xf4>
 800910a:	4630      	mov	r0, r6
 800910c:	f04f 0e00 	mov.w	lr, #0
 8009110:	3501      	adds	r5, #1
 8009112:	f857 1b04 	ldr.w	r1, [r7], #4
 8009116:	f8d0 c000 	ldr.w	ip, [r0]
 800911a:	b28b      	uxth	r3, r1
 800911c:	ebae 0303 	sub.w	r3, lr, r3
 8009120:	fa1f f28c 	uxth.w	r2, ip
 8009124:	4413      	add	r3, r2
 8009126:	0c0a      	lsrs	r2, r1, #16
 8009128:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800912c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009130:	b29b      	uxth	r3, r3
 8009132:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009136:	45b9      	cmp	r9, r7
 8009138:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800913c:	f840 3b04 	str.w	r3, [r0], #4
 8009140:	d2e7      	bcs.n	8009112 <quorem+0xae>
 8009142:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009146:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800914a:	b92a      	cbnz	r2, 8009158 <quorem+0xf4>
 800914c:	3b04      	subs	r3, #4
 800914e:	429e      	cmp	r6, r3
 8009150:	461a      	mov	r2, r3
 8009152:	d30b      	bcc.n	800916c <quorem+0x108>
 8009154:	f8c8 4010 	str.w	r4, [r8, #16]
 8009158:	4628      	mov	r0, r5
 800915a:	b003      	add	sp, #12
 800915c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009160:	6812      	ldr	r2, [r2, #0]
 8009162:	3b04      	subs	r3, #4
 8009164:	2a00      	cmp	r2, #0
 8009166:	d1c9      	bne.n	80090fc <quorem+0x98>
 8009168:	3c01      	subs	r4, #1
 800916a:	e7c4      	b.n	80090f6 <quorem+0x92>
 800916c:	6812      	ldr	r2, [r2, #0]
 800916e:	3b04      	subs	r3, #4
 8009170:	2a00      	cmp	r2, #0
 8009172:	d1ef      	bne.n	8009154 <quorem+0xf0>
 8009174:	3c01      	subs	r4, #1
 8009176:	e7ea      	b.n	800914e <quorem+0xea>
 8009178:	2000      	movs	r0, #0
 800917a:	e7ee      	b.n	800915a <quorem+0xf6>
 800917c:	0000      	movs	r0, r0
	...

08009180 <_dtoa_r>:
 8009180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009184:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009186:	b095      	sub	sp, #84	; 0x54
 8009188:	4604      	mov	r4, r0
 800918a:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800918c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009190:	b93e      	cbnz	r6, 80091a2 <_dtoa_r+0x22>
 8009192:	2010      	movs	r0, #16
 8009194:	f001 fa7e 	bl	800a694 <malloc>
 8009198:	6260      	str	r0, [r4, #36]	; 0x24
 800919a:	6046      	str	r6, [r0, #4]
 800919c:	6086      	str	r6, [r0, #8]
 800919e:	6006      	str	r6, [r0, #0]
 80091a0:	60c6      	str	r6, [r0, #12]
 80091a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091a4:	6819      	ldr	r1, [r3, #0]
 80091a6:	b151      	cbz	r1, 80091be <_dtoa_r+0x3e>
 80091a8:	685a      	ldr	r2, [r3, #4]
 80091aa:	2301      	movs	r3, #1
 80091ac:	4093      	lsls	r3, r2
 80091ae:	604a      	str	r2, [r1, #4]
 80091b0:	608b      	str	r3, [r1, #8]
 80091b2:	4620      	mov	r0, r4
 80091b4:	f001 fcfc 	bl	800abb0 <_Bfree>
 80091b8:	2200      	movs	r2, #0
 80091ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091bc:	601a      	str	r2, [r3, #0]
 80091be:	9b03      	ldr	r3, [sp, #12]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	bfb7      	itett	lt
 80091c4:	2301      	movlt	r3, #1
 80091c6:	2300      	movge	r3, #0
 80091c8:	602b      	strlt	r3, [r5, #0]
 80091ca:	9b03      	ldrlt	r3, [sp, #12]
 80091cc:	bfae      	itee	ge
 80091ce:	602b      	strge	r3, [r5, #0]
 80091d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80091d4:	9303      	strlt	r3, [sp, #12]
 80091d6:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80091da:	4bab      	ldr	r3, [pc, #684]	; (8009488 <_dtoa_r+0x308>)
 80091dc:	ea33 0309 	bics.w	r3, r3, r9
 80091e0:	d11b      	bne.n	800921a <_dtoa_r+0x9a>
 80091e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80091e6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80091e8:	6013      	str	r3, [r2, #0]
 80091ea:	9b02      	ldr	r3, [sp, #8]
 80091ec:	b923      	cbnz	r3, 80091f8 <_dtoa_r+0x78>
 80091ee:	f3c9 0013 	ubfx	r0, r9, #0, #20
 80091f2:	2800      	cmp	r0, #0
 80091f4:	f000 8583 	beq.w	8009cfe <_dtoa_r+0xb7e>
 80091f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091fa:	b953      	cbnz	r3, 8009212 <_dtoa_r+0x92>
 80091fc:	4ba3      	ldr	r3, [pc, #652]	; (800948c <_dtoa_r+0x30c>)
 80091fe:	e021      	b.n	8009244 <_dtoa_r+0xc4>
 8009200:	4ba3      	ldr	r3, [pc, #652]	; (8009490 <_dtoa_r+0x310>)
 8009202:	9306      	str	r3, [sp, #24]
 8009204:	3308      	adds	r3, #8
 8009206:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009208:	6013      	str	r3, [r2, #0]
 800920a:	9806      	ldr	r0, [sp, #24]
 800920c:	b015      	add	sp, #84	; 0x54
 800920e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009212:	4b9e      	ldr	r3, [pc, #632]	; (800948c <_dtoa_r+0x30c>)
 8009214:	9306      	str	r3, [sp, #24]
 8009216:	3303      	adds	r3, #3
 8009218:	e7f5      	b.n	8009206 <_dtoa_r+0x86>
 800921a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800921e:	2200      	movs	r2, #0
 8009220:	2300      	movs	r3, #0
 8009222:	4630      	mov	r0, r6
 8009224:	4639      	mov	r1, r7
 8009226:	f7f7 fc27 	bl	8000a78 <__aeabi_dcmpeq>
 800922a:	4680      	mov	r8, r0
 800922c:	b160      	cbz	r0, 8009248 <_dtoa_r+0xc8>
 800922e:	2301      	movs	r3, #1
 8009230:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009232:	6013      	str	r3, [r2, #0]
 8009234:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009236:	2b00      	cmp	r3, #0
 8009238:	f000 855e 	beq.w	8009cf8 <_dtoa_r+0xb78>
 800923c:	4b95      	ldr	r3, [pc, #596]	; (8009494 <_dtoa_r+0x314>)
 800923e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009240:	6013      	str	r3, [r2, #0]
 8009242:	3b01      	subs	r3, #1
 8009244:	9306      	str	r3, [sp, #24]
 8009246:	e7e0      	b.n	800920a <_dtoa_r+0x8a>
 8009248:	ab12      	add	r3, sp, #72	; 0x48
 800924a:	9301      	str	r3, [sp, #4]
 800924c:	ab13      	add	r3, sp, #76	; 0x4c
 800924e:	9300      	str	r3, [sp, #0]
 8009250:	4632      	mov	r2, r6
 8009252:	463b      	mov	r3, r7
 8009254:	4620      	mov	r0, r4
 8009256:	f001 fef9 	bl	800b04c <__d2b>
 800925a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800925e:	4682      	mov	sl, r0
 8009260:	2d00      	cmp	r5, #0
 8009262:	d07d      	beq.n	8009360 <_dtoa_r+0x1e0>
 8009264:	4630      	mov	r0, r6
 8009266:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800926a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800926e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009272:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009276:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800927a:	2200      	movs	r2, #0
 800927c:	4b86      	ldr	r3, [pc, #536]	; (8009498 <_dtoa_r+0x318>)
 800927e:	f7f6 ffdf 	bl	8000240 <__aeabi_dsub>
 8009282:	a37b      	add	r3, pc, #492	; (adr r3, 8009470 <_dtoa_r+0x2f0>)
 8009284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009288:	f7f7 f98e 	bl	80005a8 <__aeabi_dmul>
 800928c:	a37a      	add	r3, pc, #488	; (adr r3, 8009478 <_dtoa_r+0x2f8>)
 800928e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009292:	f7f6 ffd7 	bl	8000244 <__adddf3>
 8009296:	4606      	mov	r6, r0
 8009298:	4628      	mov	r0, r5
 800929a:	460f      	mov	r7, r1
 800929c:	f7f7 f91e 	bl	80004dc <__aeabi_i2d>
 80092a0:	a377      	add	r3, pc, #476	; (adr r3, 8009480 <_dtoa_r+0x300>)
 80092a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a6:	f7f7 f97f 	bl	80005a8 <__aeabi_dmul>
 80092aa:	4602      	mov	r2, r0
 80092ac:	460b      	mov	r3, r1
 80092ae:	4630      	mov	r0, r6
 80092b0:	4639      	mov	r1, r7
 80092b2:	f7f6 ffc7 	bl	8000244 <__adddf3>
 80092b6:	4606      	mov	r6, r0
 80092b8:	460f      	mov	r7, r1
 80092ba:	f7f7 fc25 	bl	8000b08 <__aeabi_d2iz>
 80092be:	2200      	movs	r2, #0
 80092c0:	4683      	mov	fp, r0
 80092c2:	2300      	movs	r3, #0
 80092c4:	4630      	mov	r0, r6
 80092c6:	4639      	mov	r1, r7
 80092c8:	f7f7 fbe0 	bl	8000a8c <__aeabi_dcmplt>
 80092cc:	b158      	cbz	r0, 80092e6 <_dtoa_r+0x166>
 80092ce:	4658      	mov	r0, fp
 80092d0:	f7f7 f904 	bl	80004dc <__aeabi_i2d>
 80092d4:	4602      	mov	r2, r0
 80092d6:	460b      	mov	r3, r1
 80092d8:	4630      	mov	r0, r6
 80092da:	4639      	mov	r1, r7
 80092dc:	f7f7 fbcc 	bl	8000a78 <__aeabi_dcmpeq>
 80092e0:	b908      	cbnz	r0, 80092e6 <_dtoa_r+0x166>
 80092e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80092e6:	f1bb 0f16 	cmp.w	fp, #22
 80092ea:	d858      	bhi.n	800939e <_dtoa_r+0x21e>
 80092ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80092f0:	496a      	ldr	r1, [pc, #424]	; (800949c <_dtoa_r+0x31c>)
 80092f2:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80092f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092fa:	f7f7 fbe5 	bl	8000ac8 <__aeabi_dcmpgt>
 80092fe:	2800      	cmp	r0, #0
 8009300:	d04f      	beq.n	80093a2 <_dtoa_r+0x222>
 8009302:	2300      	movs	r3, #0
 8009304:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009308:	930d      	str	r3, [sp, #52]	; 0x34
 800930a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800930c:	1b5d      	subs	r5, r3, r5
 800930e:	1e6b      	subs	r3, r5, #1
 8009310:	9307      	str	r3, [sp, #28]
 8009312:	bf43      	ittte	mi
 8009314:	2300      	movmi	r3, #0
 8009316:	f1c5 0801 	rsbmi	r8, r5, #1
 800931a:	9307      	strmi	r3, [sp, #28]
 800931c:	f04f 0800 	movpl.w	r8, #0
 8009320:	f1bb 0f00 	cmp.w	fp, #0
 8009324:	db3f      	blt.n	80093a6 <_dtoa_r+0x226>
 8009326:	9b07      	ldr	r3, [sp, #28]
 8009328:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 800932c:	445b      	add	r3, fp
 800932e:	9307      	str	r3, [sp, #28]
 8009330:	2300      	movs	r3, #0
 8009332:	9308      	str	r3, [sp, #32]
 8009334:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009336:	2b09      	cmp	r3, #9
 8009338:	f200 80b4 	bhi.w	80094a4 <_dtoa_r+0x324>
 800933c:	2b05      	cmp	r3, #5
 800933e:	bfc4      	itt	gt
 8009340:	3b04      	subgt	r3, #4
 8009342:	931e      	strgt	r3, [sp, #120]	; 0x78
 8009344:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009346:	bfc8      	it	gt
 8009348:	2600      	movgt	r6, #0
 800934a:	f1a3 0302 	sub.w	r3, r3, #2
 800934e:	bfd8      	it	le
 8009350:	2601      	movle	r6, #1
 8009352:	2b03      	cmp	r3, #3
 8009354:	f200 80b2 	bhi.w	80094bc <_dtoa_r+0x33c>
 8009358:	e8df f003 	tbb	[pc, r3]
 800935c:	782d8684 	.word	0x782d8684
 8009360:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009362:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8009364:	441d      	add	r5, r3
 8009366:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800936a:	2b20      	cmp	r3, #32
 800936c:	dd11      	ble.n	8009392 <_dtoa_r+0x212>
 800936e:	9a02      	ldr	r2, [sp, #8]
 8009370:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009374:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8009378:	fa22 f000 	lsr.w	r0, r2, r0
 800937c:	fa09 f303 	lsl.w	r3, r9, r3
 8009380:	4318      	orrs	r0, r3
 8009382:	f7f7 f89b 	bl	80004bc <__aeabi_ui2d>
 8009386:	2301      	movs	r3, #1
 8009388:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800938c:	3d01      	subs	r5, #1
 800938e:	9310      	str	r3, [sp, #64]	; 0x40
 8009390:	e773      	b.n	800927a <_dtoa_r+0xfa>
 8009392:	f1c3 0020 	rsb	r0, r3, #32
 8009396:	9b02      	ldr	r3, [sp, #8]
 8009398:	fa03 f000 	lsl.w	r0, r3, r0
 800939c:	e7f1      	b.n	8009382 <_dtoa_r+0x202>
 800939e:	2301      	movs	r3, #1
 80093a0:	e7b2      	b.n	8009308 <_dtoa_r+0x188>
 80093a2:	900d      	str	r0, [sp, #52]	; 0x34
 80093a4:	e7b1      	b.n	800930a <_dtoa_r+0x18a>
 80093a6:	f1cb 0300 	rsb	r3, fp, #0
 80093aa:	9308      	str	r3, [sp, #32]
 80093ac:	2300      	movs	r3, #0
 80093ae:	eba8 080b 	sub.w	r8, r8, fp
 80093b2:	930c      	str	r3, [sp, #48]	; 0x30
 80093b4:	e7be      	b.n	8009334 <_dtoa_r+0x1b4>
 80093b6:	2301      	movs	r3, #1
 80093b8:	9309      	str	r3, [sp, #36]	; 0x24
 80093ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f340 8080 	ble.w	80094c2 <_dtoa_r+0x342>
 80093c2:	4699      	mov	r9, r3
 80093c4:	9304      	str	r3, [sp, #16]
 80093c6:	2200      	movs	r2, #0
 80093c8:	2104      	movs	r1, #4
 80093ca:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80093cc:	606a      	str	r2, [r5, #4]
 80093ce:	f101 0214 	add.w	r2, r1, #20
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d97a      	bls.n	80094cc <_dtoa_r+0x34c>
 80093d6:	6869      	ldr	r1, [r5, #4]
 80093d8:	4620      	mov	r0, r4
 80093da:	f001 fbb5 	bl	800ab48 <_Balloc>
 80093de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80093e0:	6028      	str	r0, [r5, #0]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f1b9 0f0e 	cmp.w	r9, #14
 80093e8:	9306      	str	r3, [sp, #24]
 80093ea:	f200 80f0 	bhi.w	80095ce <_dtoa_r+0x44e>
 80093ee:	2e00      	cmp	r6, #0
 80093f0:	f000 80ed 	beq.w	80095ce <_dtoa_r+0x44e>
 80093f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80093f8:	f1bb 0f00 	cmp.w	fp, #0
 80093fc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009400:	dd79      	ble.n	80094f6 <_dtoa_r+0x376>
 8009402:	4a26      	ldr	r2, [pc, #152]	; (800949c <_dtoa_r+0x31c>)
 8009404:	f00b 030f 	and.w	r3, fp, #15
 8009408:	ea4f 162b 	mov.w	r6, fp, asr #4
 800940c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009410:	06f0      	lsls	r0, r6, #27
 8009412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009416:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800941a:	d55c      	bpl.n	80094d6 <_dtoa_r+0x356>
 800941c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009420:	4b1f      	ldr	r3, [pc, #124]	; (80094a0 <_dtoa_r+0x320>)
 8009422:	2503      	movs	r5, #3
 8009424:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009428:	f7f7 f9e8 	bl	80007fc <__aeabi_ddiv>
 800942c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009430:	f006 060f 	and.w	r6, r6, #15
 8009434:	4f1a      	ldr	r7, [pc, #104]	; (80094a0 <_dtoa_r+0x320>)
 8009436:	2e00      	cmp	r6, #0
 8009438:	d14f      	bne.n	80094da <_dtoa_r+0x35a>
 800943a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800943e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009442:	f7f7 f9db 	bl	80007fc <__aeabi_ddiv>
 8009446:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800944a:	e06e      	b.n	800952a <_dtoa_r+0x3aa>
 800944c:	2301      	movs	r3, #1
 800944e:	9309      	str	r3, [sp, #36]	; 0x24
 8009450:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009452:	445b      	add	r3, fp
 8009454:	f103 0901 	add.w	r9, r3, #1
 8009458:	9304      	str	r3, [sp, #16]
 800945a:	464b      	mov	r3, r9
 800945c:	2b01      	cmp	r3, #1
 800945e:	bfb8      	it	lt
 8009460:	2301      	movlt	r3, #1
 8009462:	e7b0      	b.n	80093c6 <_dtoa_r+0x246>
 8009464:	2300      	movs	r3, #0
 8009466:	e7a7      	b.n	80093b8 <_dtoa_r+0x238>
 8009468:	2300      	movs	r3, #0
 800946a:	e7f0      	b.n	800944e <_dtoa_r+0x2ce>
 800946c:	f3af 8000 	nop.w
 8009470:	636f4361 	.word	0x636f4361
 8009474:	3fd287a7 	.word	0x3fd287a7
 8009478:	8b60c8b3 	.word	0x8b60c8b3
 800947c:	3fc68a28 	.word	0x3fc68a28
 8009480:	509f79fb 	.word	0x509f79fb
 8009484:	3fd34413 	.word	0x3fd34413
 8009488:	7ff00000 	.word	0x7ff00000
 800948c:	0800bff3 	.word	0x0800bff3
 8009490:	0800bfea 	.word	0x0800bfea
 8009494:	0800bfa9 	.word	0x0800bfa9
 8009498:	3ff80000 	.word	0x3ff80000
 800949c:	0800c090 	.word	0x0800c090
 80094a0:	0800c068 	.word	0x0800c068
 80094a4:	2601      	movs	r6, #1
 80094a6:	2300      	movs	r3, #0
 80094a8:	9609      	str	r6, [sp, #36]	; 0x24
 80094aa:	931e      	str	r3, [sp, #120]	; 0x78
 80094ac:	f04f 33ff 	mov.w	r3, #4294967295
 80094b0:	2200      	movs	r2, #0
 80094b2:	9304      	str	r3, [sp, #16]
 80094b4:	4699      	mov	r9, r3
 80094b6:	2312      	movs	r3, #18
 80094b8:	921f      	str	r2, [sp, #124]	; 0x7c
 80094ba:	e784      	b.n	80093c6 <_dtoa_r+0x246>
 80094bc:	2301      	movs	r3, #1
 80094be:	9309      	str	r3, [sp, #36]	; 0x24
 80094c0:	e7f4      	b.n	80094ac <_dtoa_r+0x32c>
 80094c2:	2301      	movs	r3, #1
 80094c4:	9304      	str	r3, [sp, #16]
 80094c6:	4699      	mov	r9, r3
 80094c8:	461a      	mov	r2, r3
 80094ca:	e7f5      	b.n	80094b8 <_dtoa_r+0x338>
 80094cc:	686a      	ldr	r2, [r5, #4]
 80094ce:	0049      	lsls	r1, r1, #1
 80094d0:	3201      	adds	r2, #1
 80094d2:	606a      	str	r2, [r5, #4]
 80094d4:	e77b      	b.n	80093ce <_dtoa_r+0x24e>
 80094d6:	2502      	movs	r5, #2
 80094d8:	e7ac      	b.n	8009434 <_dtoa_r+0x2b4>
 80094da:	07f1      	lsls	r1, r6, #31
 80094dc:	d508      	bpl.n	80094f0 <_dtoa_r+0x370>
 80094de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80094e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094e6:	f7f7 f85f 	bl	80005a8 <__aeabi_dmul>
 80094ea:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80094ee:	3501      	adds	r5, #1
 80094f0:	1076      	asrs	r6, r6, #1
 80094f2:	3708      	adds	r7, #8
 80094f4:	e79f      	b.n	8009436 <_dtoa_r+0x2b6>
 80094f6:	f000 80a5 	beq.w	8009644 <_dtoa_r+0x4c4>
 80094fa:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80094fe:	f1cb 0600 	rsb	r6, fp, #0
 8009502:	4ba2      	ldr	r3, [pc, #648]	; (800978c <_dtoa_r+0x60c>)
 8009504:	f006 020f 	and.w	r2, r6, #15
 8009508:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800950c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009510:	f7f7 f84a 	bl	80005a8 <__aeabi_dmul>
 8009514:	2502      	movs	r5, #2
 8009516:	2300      	movs	r3, #0
 8009518:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800951c:	4f9c      	ldr	r7, [pc, #624]	; (8009790 <_dtoa_r+0x610>)
 800951e:	1136      	asrs	r6, r6, #4
 8009520:	2e00      	cmp	r6, #0
 8009522:	f040 8084 	bne.w	800962e <_dtoa_r+0x4ae>
 8009526:	2b00      	cmp	r3, #0
 8009528:	d18d      	bne.n	8009446 <_dtoa_r+0x2c6>
 800952a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800952c:	2b00      	cmp	r3, #0
 800952e:	f000 808b 	beq.w	8009648 <_dtoa_r+0x4c8>
 8009532:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009536:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800953a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800953e:	2200      	movs	r2, #0
 8009540:	4b94      	ldr	r3, [pc, #592]	; (8009794 <_dtoa_r+0x614>)
 8009542:	f7f7 faa3 	bl	8000a8c <__aeabi_dcmplt>
 8009546:	2800      	cmp	r0, #0
 8009548:	d07e      	beq.n	8009648 <_dtoa_r+0x4c8>
 800954a:	f1b9 0f00 	cmp.w	r9, #0
 800954e:	d07b      	beq.n	8009648 <_dtoa_r+0x4c8>
 8009550:	9b04      	ldr	r3, [sp, #16]
 8009552:	2b00      	cmp	r3, #0
 8009554:	dd37      	ble.n	80095c6 <_dtoa_r+0x446>
 8009556:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800955a:	2200      	movs	r2, #0
 800955c:	4b8e      	ldr	r3, [pc, #568]	; (8009798 <_dtoa_r+0x618>)
 800955e:	f7f7 f823 	bl	80005a8 <__aeabi_dmul>
 8009562:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009566:	9e04      	ldr	r6, [sp, #16]
 8009568:	f10b 37ff 	add.w	r7, fp, #4294967295
 800956c:	3501      	adds	r5, #1
 800956e:	4628      	mov	r0, r5
 8009570:	f7f6 ffb4 	bl	80004dc <__aeabi_i2d>
 8009574:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009578:	f7f7 f816 	bl	80005a8 <__aeabi_dmul>
 800957c:	4b87      	ldr	r3, [pc, #540]	; (800979c <_dtoa_r+0x61c>)
 800957e:	2200      	movs	r2, #0
 8009580:	f7f6 fe60 	bl	8000244 <__adddf3>
 8009584:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009588:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800958a:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 800958e:	950b      	str	r5, [sp, #44]	; 0x2c
 8009590:	2e00      	cmp	r6, #0
 8009592:	d15c      	bne.n	800964e <_dtoa_r+0x4ce>
 8009594:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009598:	2200      	movs	r2, #0
 800959a:	4b81      	ldr	r3, [pc, #516]	; (80097a0 <_dtoa_r+0x620>)
 800959c:	f7f6 fe50 	bl	8000240 <__aeabi_dsub>
 80095a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095a2:	462b      	mov	r3, r5
 80095a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095a8:	f7f7 fa8e 	bl	8000ac8 <__aeabi_dcmpgt>
 80095ac:	2800      	cmp	r0, #0
 80095ae:	f040 82f7 	bne.w	8009ba0 <_dtoa_r+0xa20>
 80095b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095b8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80095bc:	f7f7 fa66 	bl	8000a8c <__aeabi_dcmplt>
 80095c0:	2800      	cmp	r0, #0
 80095c2:	f040 82eb 	bne.w	8009b9c <_dtoa_r+0xa1c>
 80095c6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80095ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80095ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	f2c0 8150 	blt.w	8009876 <_dtoa_r+0x6f6>
 80095d6:	f1bb 0f0e 	cmp.w	fp, #14
 80095da:	f300 814c 	bgt.w	8009876 <_dtoa_r+0x6f6>
 80095de:	4b6b      	ldr	r3, [pc, #428]	; (800978c <_dtoa_r+0x60c>)
 80095e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80095e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80095ec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	f280 80da 	bge.w	80097a8 <_dtoa_r+0x628>
 80095f4:	f1b9 0f00 	cmp.w	r9, #0
 80095f8:	f300 80d6 	bgt.w	80097a8 <_dtoa_r+0x628>
 80095fc:	f040 82cd 	bne.w	8009b9a <_dtoa_r+0xa1a>
 8009600:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009604:	2200      	movs	r2, #0
 8009606:	4b66      	ldr	r3, [pc, #408]	; (80097a0 <_dtoa_r+0x620>)
 8009608:	f7f6 ffce 	bl	80005a8 <__aeabi_dmul>
 800960c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009610:	f7f7 fa50 	bl	8000ab4 <__aeabi_dcmpge>
 8009614:	464e      	mov	r6, r9
 8009616:	464f      	mov	r7, r9
 8009618:	2800      	cmp	r0, #0
 800961a:	f040 82a4 	bne.w	8009b66 <_dtoa_r+0x9e6>
 800961e:	9b06      	ldr	r3, [sp, #24]
 8009620:	9a06      	ldr	r2, [sp, #24]
 8009622:	1c5d      	adds	r5, r3, #1
 8009624:	2331      	movs	r3, #49	; 0x31
 8009626:	f10b 0b01 	add.w	fp, fp, #1
 800962a:	7013      	strb	r3, [r2, #0]
 800962c:	e29f      	b.n	8009b6e <_dtoa_r+0x9ee>
 800962e:	07f2      	lsls	r2, r6, #31
 8009630:	d505      	bpl.n	800963e <_dtoa_r+0x4be>
 8009632:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009636:	f7f6 ffb7 	bl	80005a8 <__aeabi_dmul>
 800963a:	2301      	movs	r3, #1
 800963c:	3501      	adds	r5, #1
 800963e:	1076      	asrs	r6, r6, #1
 8009640:	3708      	adds	r7, #8
 8009642:	e76d      	b.n	8009520 <_dtoa_r+0x3a0>
 8009644:	2502      	movs	r5, #2
 8009646:	e770      	b.n	800952a <_dtoa_r+0x3aa>
 8009648:	465f      	mov	r7, fp
 800964a:	464e      	mov	r6, r9
 800964c:	e78f      	b.n	800956e <_dtoa_r+0x3ee>
 800964e:	9a06      	ldr	r2, [sp, #24]
 8009650:	4b4e      	ldr	r3, [pc, #312]	; (800978c <_dtoa_r+0x60c>)
 8009652:	4432      	add	r2, r6
 8009654:	9211      	str	r2, [sp, #68]	; 0x44
 8009656:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009658:	1e71      	subs	r1, r6, #1
 800965a:	2a00      	cmp	r2, #0
 800965c:	d048      	beq.n	80096f0 <_dtoa_r+0x570>
 800965e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009666:	2000      	movs	r0, #0
 8009668:	494e      	ldr	r1, [pc, #312]	; (80097a4 <_dtoa_r+0x624>)
 800966a:	f7f7 f8c7 	bl	80007fc <__aeabi_ddiv>
 800966e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009672:	f7f6 fde5 	bl	8000240 <__aeabi_dsub>
 8009676:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800967a:	9d06      	ldr	r5, [sp, #24]
 800967c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009680:	f7f7 fa42 	bl	8000b08 <__aeabi_d2iz>
 8009684:	4606      	mov	r6, r0
 8009686:	f7f6 ff29 	bl	80004dc <__aeabi_i2d>
 800968a:	4602      	mov	r2, r0
 800968c:	460b      	mov	r3, r1
 800968e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009692:	f7f6 fdd5 	bl	8000240 <__aeabi_dsub>
 8009696:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800969a:	3630      	adds	r6, #48	; 0x30
 800969c:	f805 6b01 	strb.w	r6, [r5], #1
 80096a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096a4:	f7f7 f9f2 	bl	8000a8c <__aeabi_dcmplt>
 80096a8:	2800      	cmp	r0, #0
 80096aa:	d164      	bne.n	8009776 <_dtoa_r+0x5f6>
 80096ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80096b0:	2000      	movs	r0, #0
 80096b2:	4938      	ldr	r1, [pc, #224]	; (8009794 <_dtoa_r+0x614>)
 80096b4:	f7f6 fdc4 	bl	8000240 <__aeabi_dsub>
 80096b8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80096bc:	f7f7 f9e6 	bl	8000a8c <__aeabi_dcmplt>
 80096c0:	2800      	cmp	r0, #0
 80096c2:	f040 80b9 	bne.w	8009838 <_dtoa_r+0x6b8>
 80096c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80096c8:	429d      	cmp	r5, r3
 80096ca:	f43f af7c 	beq.w	80095c6 <_dtoa_r+0x446>
 80096ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80096d2:	2200      	movs	r2, #0
 80096d4:	4b30      	ldr	r3, [pc, #192]	; (8009798 <_dtoa_r+0x618>)
 80096d6:	f7f6 ff67 	bl	80005a8 <__aeabi_dmul>
 80096da:	2200      	movs	r2, #0
 80096dc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80096e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80096e4:	4b2c      	ldr	r3, [pc, #176]	; (8009798 <_dtoa_r+0x618>)
 80096e6:	f7f6 ff5f 	bl	80005a8 <__aeabi_dmul>
 80096ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096ee:	e7c5      	b.n	800967c <_dtoa_r+0x4fc>
 80096f0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80096f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096f8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80096fc:	f7f6 ff54 	bl	80005a8 <__aeabi_dmul>
 8009700:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009704:	9d06      	ldr	r5, [sp, #24]
 8009706:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800970a:	f7f7 f9fd 	bl	8000b08 <__aeabi_d2iz>
 800970e:	4606      	mov	r6, r0
 8009710:	f7f6 fee4 	bl	80004dc <__aeabi_i2d>
 8009714:	4602      	mov	r2, r0
 8009716:	460b      	mov	r3, r1
 8009718:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800971c:	f7f6 fd90 	bl	8000240 <__aeabi_dsub>
 8009720:	3630      	adds	r6, #48	; 0x30
 8009722:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009724:	f805 6b01 	strb.w	r6, [r5], #1
 8009728:	42ab      	cmp	r3, r5
 800972a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800972e:	f04f 0200 	mov.w	r2, #0
 8009732:	d124      	bne.n	800977e <_dtoa_r+0x5fe>
 8009734:	4b1b      	ldr	r3, [pc, #108]	; (80097a4 <_dtoa_r+0x624>)
 8009736:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800973a:	f7f6 fd83 	bl	8000244 <__adddf3>
 800973e:	4602      	mov	r2, r0
 8009740:	460b      	mov	r3, r1
 8009742:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009746:	f7f7 f9bf 	bl	8000ac8 <__aeabi_dcmpgt>
 800974a:	2800      	cmp	r0, #0
 800974c:	d174      	bne.n	8009838 <_dtoa_r+0x6b8>
 800974e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009752:	2000      	movs	r0, #0
 8009754:	4913      	ldr	r1, [pc, #76]	; (80097a4 <_dtoa_r+0x624>)
 8009756:	f7f6 fd73 	bl	8000240 <__aeabi_dsub>
 800975a:	4602      	mov	r2, r0
 800975c:	460b      	mov	r3, r1
 800975e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009762:	f7f7 f993 	bl	8000a8c <__aeabi_dcmplt>
 8009766:	2800      	cmp	r0, #0
 8009768:	f43f af2d 	beq.w	80095c6 <_dtoa_r+0x446>
 800976c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009770:	1e6a      	subs	r2, r5, #1
 8009772:	2b30      	cmp	r3, #48	; 0x30
 8009774:	d001      	beq.n	800977a <_dtoa_r+0x5fa>
 8009776:	46bb      	mov	fp, r7
 8009778:	e04d      	b.n	8009816 <_dtoa_r+0x696>
 800977a:	4615      	mov	r5, r2
 800977c:	e7f6      	b.n	800976c <_dtoa_r+0x5ec>
 800977e:	4b06      	ldr	r3, [pc, #24]	; (8009798 <_dtoa_r+0x618>)
 8009780:	f7f6 ff12 	bl	80005a8 <__aeabi_dmul>
 8009784:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009788:	e7bd      	b.n	8009706 <_dtoa_r+0x586>
 800978a:	bf00      	nop
 800978c:	0800c090 	.word	0x0800c090
 8009790:	0800c068 	.word	0x0800c068
 8009794:	3ff00000 	.word	0x3ff00000
 8009798:	40240000 	.word	0x40240000
 800979c:	401c0000 	.word	0x401c0000
 80097a0:	40140000 	.word	0x40140000
 80097a4:	3fe00000 	.word	0x3fe00000
 80097a8:	9d06      	ldr	r5, [sp, #24]
 80097aa:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80097ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097b2:	4630      	mov	r0, r6
 80097b4:	4639      	mov	r1, r7
 80097b6:	f7f7 f821 	bl	80007fc <__aeabi_ddiv>
 80097ba:	f7f7 f9a5 	bl	8000b08 <__aeabi_d2iz>
 80097be:	4680      	mov	r8, r0
 80097c0:	f7f6 fe8c 	bl	80004dc <__aeabi_i2d>
 80097c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097c8:	f7f6 feee 	bl	80005a8 <__aeabi_dmul>
 80097cc:	4602      	mov	r2, r0
 80097ce:	460b      	mov	r3, r1
 80097d0:	4630      	mov	r0, r6
 80097d2:	4639      	mov	r1, r7
 80097d4:	f7f6 fd34 	bl	8000240 <__aeabi_dsub>
 80097d8:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80097dc:	f805 6b01 	strb.w	r6, [r5], #1
 80097e0:	9e06      	ldr	r6, [sp, #24]
 80097e2:	4602      	mov	r2, r0
 80097e4:	1bae      	subs	r6, r5, r6
 80097e6:	45b1      	cmp	r9, r6
 80097e8:	460b      	mov	r3, r1
 80097ea:	d137      	bne.n	800985c <_dtoa_r+0x6dc>
 80097ec:	f7f6 fd2a 	bl	8000244 <__adddf3>
 80097f0:	4606      	mov	r6, r0
 80097f2:	460f      	mov	r7, r1
 80097f4:	4602      	mov	r2, r0
 80097f6:	460b      	mov	r3, r1
 80097f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80097fc:	f7f7 f946 	bl	8000a8c <__aeabi_dcmplt>
 8009800:	b9c8      	cbnz	r0, 8009836 <_dtoa_r+0x6b6>
 8009802:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009806:	4632      	mov	r2, r6
 8009808:	463b      	mov	r3, r7
 800980a:	f7f7 f935 	bl	8000a78 <__aeabi_dcmpeq>
 800980e:	b110      	cbz	r0, 8009816 <_dtoa_r+0x696>
 8009810:	f018 0f01 	tst.w	r8, #1
 8009814:	d10f      	bne.n	8009836 <_dtoa_r+0x6b6>
 8009816:	4651      	mov	r1, sl
 8009818:	4620      	mov	r0, r4
 800981a:	f001 f9c9 	bl	800abb0 <_Bfree>
 800981e:	2300      	movs	r3, #0
 8009820:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009822:	702b      	strb	r3, [r5, #0]
 8009824:	f10b 0301 	add.w	r3, fp, #1
 8009828:	6013      	str	r3, [r2, #0]
 800982a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800982c:	2b00      	cmp	r3, #0
 800982e:	f43f acec 	beq.w	800920a <_dtoa_r+0x8a>
 8009832:	601d      	str	r5, [r3, #0]
 8009834:	e4e9      	b.n	800920a <_dtoa_r+0x8a>
 8009836:	465f      	mov	r7, fp
 8009838:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800983c:	1e6b      	subs	r3, r5, #1
 800983e:	2a39      	cmp	r2, #57	; 0x39
 8009840:	d106      	bne.n	8009850 <_dtoa_r+0x6d0>
 8009842:	9a06      	ldr	r2, [sp, #24]
 8009844:	429a      	cmp	r2, r3
 8009846:	d107      	bne.n	8009858 <_dtoa_r+0x6d8>
 8009848:	2330      	movs	r3, #48	; 0x30
 800984a:	7013      	strb	r3, [r2, #0]
 800984c:	4613      	mov	r3, r2
 800984e:	3701      	adds	r7, #1
 8009850:	781a      	ldrb	r2, [r3, #0]
 8009852:	3201      	adds	r2, #1
 8009854:	701a      	strb	r2, [r3, #0]
 8009856:	e78e      	b.n	8009776 <_dtoa_r+0x5f6>
 8009858:	461d      	mov	r5, r3
 800985a:	e7ed      	b.n	8009838 <_dtoa_r+0x6b8>
 800985c:	2200      	movs	r2, #0
 800985e:	4bb5      	ldr	r3, [pc, #724]	; (8009b34 <_dtoa_r+0x9b4>)
 8009860:	f7f6 fea2 	bl	80005a8 <__aeabi_dmul>
 8009864:	2200      	movs	r2, #0
 8009866:	2300      	movs	r3, #0
 8009868:	4606      	mov	r6, r0
 800986a:	460f      	mov	r7, r1
 800986c:	f7f7 f904 	bl	8000a78 <__aeabi_dcmpeq>
 8009870:	2800      	cmp	r0, #0
 8009872:	d09c      	beq.n	80097ae <_dtoa_r+0x62e>
 8009874:	e7cf      	b.n	8009816 <_dtoa_r+0x696>
 8009876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009878:	2a00      	cmp	r2, #0
 800987a:	f000 8129 	beq.w	8009ad0 <_dtoa_r+0x950>
 800987e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009880:	2a01      	cmp	r2, #1
 8009882:	f300 810e 	bgt.w	8009aa2 <_dtoa_r+0x922>
 8009886:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009888:	2a00      	cmp	r2, #0
 800988a:	f000 8106 	beq.w	8009a9a <_dtoa_r+0x91a>
 800988e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009892:	4645      	mov	r5, r8
 8009894:	9e08      	ldr	r6, [sp, #32]
 8009896:	9a07      	ldr	r2, [sp, #28]
 8009898:	2101      	movs	r1, #1
 800989a:	441a      	add	r2, r3
 800989c:	4620      	mov	r0, r4
 800989e:	4498      	add	r8, r3
 80098a0:	9207      	str	r2, [sp, #28]
 80098a2:	f001 fa25 	bl	800acf0 <__i2b>
 80098a6:	4607      	mov	r7, r0
 80098a8:	2d00      	cmp	r5, #0
 80098aa:	dd0b      	ble.n	80098c4 <_dtoa_r+0x744>
 80098ac:	9b07      	ldr	r3, [sp, #28]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	dd08      	ble.n	80098c4 <_dtoa_r+0x744>
 80098b2:	42ab      	cmp	r3, r5
 80098b4:	bfa8      	it	ge
 80098b6:	462b      	movge	r3, r5
 80098b8:	9a07      	ldr	r2, [sp, #28]
 80098ba:	eba8 0803 	sub.w	r8, r8, r3
 80098be:	1aed      	subs	r5, r5, r3
 80098c0:	1ad3      	subs	r3, r2, r3
 80098c2:	9307      	str	r3, [sp, #28]
 80098c4:	9b08      	ldr	r3, [sp, #32]
 80098c6:	b1fb      	cbz	r3, 8009908 <_dtoa_r+0x788>
 80098c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	f000 8104 	beq.w	8009ad8 <_dtoa_r+0x958>
 80098d0:	2e00      	cmp	r6, #0
 80098d2:	dd11      	ble.n	80098f8 <_dtoa_r+0x778>
 80098d4:	4639      	mov	r1, r7
 80098d6:	4632      	mov	r2, r6
 80098d8:	4620      	mov	r0, r4
 80098da:	f001 fa9f 	bl	800ae1c <__pow5mult>
 80098de:	4652      	mov	r2, sl
 80098e0:	4601      	mov	r1, r0
 80098e2:	4607      	mov	r7, r0
 80098e4:	4620      	mov	r0, r4
 80098e6:	f001 fa0c 	bl	800ad02 <__multiply>
 80098ea:	4651      	mov	r1, sl
 80098ec:	900a      	str	r0, [sp, #40]	; 0x28
 80098ee:	4620      	mov	r0, r4
 80098f0:	f001 f95e 	bl	800abb0 <_Bfree>
 80098f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098f6:	469a      	mov	sl, r3
 80098f8:	9b08      	ldr	r3, [sp, #32]
 80098fa:	1b9a      	subs	r2, r3, r6
 80098fc:	d004      	beq.n	8009908 <_dtoa_r+0x788>
 80098fe:	4651      	mov	r1, sl
 8009900:	4620      	mov	r0, r4
 8009902:	f001 fa8b 	bl	800ae1c <__pow5mult>
 8009906:	4682      	mov	sl, r0
 8009908:	2101      	movs	r1, #1
 800990a:	4620      	mov	r0, r4
 800990c:	f001 f9f0 	bl	800acf0 <__i2b>
 8009910:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009912:	4606      	mov	r6, r0
 8009914:	2b00      	cmp	r3, #0
 8009916:	f340 80e1 	ble.w	8009adc <_dtoa_r+0x95c>
 800991a:	461a      	mov	r2, r3
 800991c:	4601      	mov	r1, r0
 800991e:	4620      	mov	r0, r4
 8009920:	f001 fa7c 	bl	800ae1c <__pow5mult>
 8009924:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009926:	4606      	mov	r6, r0
 8009928:	2b01      	cmp	r3, #1
 800992a:	f340 80da 	ble.w	8009ae2 <_dtoa_r+0x962>
 800992e:	2300      	movs	r3, #0
 8009930:	9308      	str	r3, [sp, #32]
 8009932:	6933      	ldr	r3, [r6, #16]
 8009934:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009938:	6918      	ldr	r0, [r3, #16]
 800993a:	f001 f98b 	bl	800ac54 <__hi0bits>
 800993e:	f1c0 0020 	rsb	r0, r0, #32
 8009942:	9b07      	ldr	r3, [sp, #28]
 8009944:	4418      	add	r0, r3
 8009946:	f010 001f 	ands.w	r0, r0, #31
 800994a:	f000 80f0 	beq.w	8009b2e <_dtoa_r+0x9ae>
 800994e:	f1c0 0320 	rsb	r3, r0, #32
 8009952:	2b04      	cmp	r3, #4
 8009954:	f340 80e2 	ble.w	8009b1c <_dtoa_r+0x99c>
 8009958:	9b07      	ldr	r3, [sp, #28]
 800995a:	f1c0 001c 	rsb	r0, r0, #28
 800995e:	4480      	add	r8, r0
 8009960:	4405      	add	r5, r0
 8009962:	4403      	add	r3, r0
 8009964:	9307      	str	r3, [sp, #28]
 8009966:	f1b8 0f00 	cmp.w	r8, #0
 800996a:	dd05      	ble.n	8009978 <_dtoa_r+0x7f8>
 800996c:	4651      	mov	r1, sl
 800996e:	4642      	mov	r2, r8
 8009970:	4620      	mov	r0, r4
 8009972:	f001 faa1 	bl	800aeb8 <__lshift>
 8009976:	4682      	mov	sl, r0
 8009978:	9b07      	ldr	r3, [sp, #28]
 800997a:	2b00      	cmp	r3, #0
 800997c:	dd05      	ble.n	800998a <_dtoa_r+0x80a>
 800997e:	4631      	mov	r1, r6
 8009980:	461a      	mov	r2, r3
 8009982:	4620      	mov	r0, r4
 8009984:	f001 fa98 	bl	800aeb8 <__lshift>
 8009988:	4606      	mov	r6, r0
 800998a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800998c:	2b00      	cmp	r3, #0
 800998e:	f000 80d3 	beq.w	8009b38 <_dtoa_r+0x9b8>
 8009992:	4631      	mov	r1, r6
 8009994:	4650      	mov	r0, sl
 8009996:	f001 fae0 	bl	800af5a <__mcmp>
 800999a:	2800      	cmp	r0, #0
 800999c:	f280 80cc 	bge.w	8009b38 <_dtoa_r+0x9b8>
 80099a0:	2300      	movs	r3, #0
 80099a2:	4651      	mov	r1, sl
 80099a4:	220a      	movs	r2, #10
 80099a6:	4620      	mov	r0, r4
 80099a8:	f001 f919 	bl	800abde <__multadd>
 80099ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099ae:	f10b 3bff 	add.w	fp, fp, #4294967295
 80099b2:	4682      	mov	sl, r0
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	f000 81a9 	beq.w	8009d0c <_dtoa_r+0xb8c>
 80099ba:	2300      	movs	r3, #0
 80099bc:	4639      	mov	r1, r7
 80099be:	220a      	movs	r2, #10
 80099c0:	4620      	mov	r0, r4
 80099c2:	f001 f90c 	bl	800abde <__multadd>
 80099c6:	9b04      	ldr	r3, [sp, #16]
 80099c8:	4607      	mov	r7, r0
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	dc03      	bgt.n	80099d6 <_dtoa_r+0x856>
 80099ce:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80099d0:	2b02      	cmp	r3, #2
 80099d2:	f300 80b9 	bgt.w	8009b48 <_dtoa_r+0x9c8>
 80099d6:	2d00      	cmp	r5, #0
 80099d8:	dd05      	ble.n	80099e6 <_dtoa_r+0x866>
 80099da:	4639      	mov	r1, r7
 80099dc:	462a      	mov	r2, r5
 80099de:	4620      	mov	r0, r4
 80099e0:	f001 fa6a 	bl	800aeb8 <__lshift>
 80099e4:	4607      	mov	r7, r0
 80099e6:	9b08      	ldr	r3, [sp, #32]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	f000 8110 	beq.w	8009c0e <_dtoa_r+0xa8e>
 80099ee:	6879      	ldr	r1, [r7, #4]
 80099f0:	4620      	mov	r0, r4
 80099f2:	f001 f8a9 	bl	800ab48 <_Balloc>
 80099f6:	4605      	mov	r5, r0
 80099f8:	693a      	ldr	r2, [r7, #16]
 80099fa:	f107 010c 	add.w	r1, r7, #12
 80099fe:	3202      	adds	r2, #2
 8009a00:	0092      	lsls	r2, r2, #2
 8009a02:	300c      	adds	r0, #12
 8009a04:	f7fd f865 	bl	8006ad2 <memcpy>
 8009a08:	2201      	movs	r2, #1
 8009a0a:	4629      	mov	r1, r5
 8009a0c:	4620      	mov	r0, r4
 8009a0e:	f001 fa53 	bl	800aeb8 <__lshift>
 8009a12:	9707      	str	r7, [sp, #28]
 8009a14:	4607      	mov	r7, r0
 8009a16:	9b02      	ldr	r3, [sp, #8]
 8009a18:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8009a1c:	f003 0301 	and.w	r3, r3, #1
 8009a20:	9308      	str	r3, [sp, #32]
 8009a22:	4631      	mov	r1, r6
 8009a24:	4650      	mov	r0, sl
 8009a26:	f7ff fb1d 	bl	8009064 <quorem>
 8009a2a:	9907      	ldr	r1, [sp, #28]
 8009a2c:	4605      	mov	r5, r0
 8009a2e:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009a32:	4650      	mov	r0, sl
 8009a34:	f001 fa91 	bl	800af5a <__mcmp>
 8009a38:	463a      	mov	r2, r7
 8009a3a:	9002      	str	r0, [sp, #8]
 8009a3c:	4631      	mov	r1, r6
 8009a3e:	4620      	mov	r0, r4
 8009a40:	f001 faa5 	bl	800af8e <__mdiff>
 8009a44:	68c3      	ldr	r3, [r0, #12]
 8009a46:	4602      	mov	r2, r0
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	f040 80e2 	bne.w	8009c12 <_dtoa_r+0xa92>
 8009a4e:	4601      	mov	r1, r0
 8009a50:	9009      	str	r0, [sp, #36]	; 0x24
 8009a52:	4650      	mov	r0, sl
 8009a54:	f001 fa81 	bl	800af5a <__mcmp>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a5c:	4611      	mov	r1, r2
 8009a5e:	4620      	mov	r0, r4
 8009a60:	9309      	str	r3, [sp, #36]	; 0x24
 8009a62:	f001 f8a5 	bl	800abb0 <_Bfree>
 8009a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	f040 80d4 	bne.w	8009c16 <_dtoa_r+0xa96>
 8009a6e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009a70:	2a00      	cmp	r2, #0
 8009a72:	f040 80d0 	bne.w	8009c16 <_dtoa_r+0xa96>
 8009a76:	9a08      	ldr	r2, [sp, #32]
 8009a78:	2a00      	cmp	r2, #0
 8009a7a:	f040 80cc 	bne.w	8009c16 <_dtoa_r+0xa96>
 8009a7e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009a82:	f000 80e8 	beq.w	8009c56 <_dtoa_r+0xad6>
 8009a86:	9b02      	ldr	r3, [sp, #8]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	dd01      	ble.n	8009a90 <_dtoa_r+0x910>
 8009a8c:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8009a90:	f108 0501 	add.w	r5, r8, #1
 8009a94:	f888 9000 	strb.w	r9, [r8]
 8009a98:	e06b      	b.n	8009b72 <_dtoa_r+0x9f2>
 8009a9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a9c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009aa0:	e6f7      	b.n	8009892 <_dtoa_r+0x712>
 8009aa2:	9b08      	ldr	r3, [sp, #32]
 8009aa4:	f109 36ff 	add.w	r6, r9, #4294967295
 8009aa8:	42b3      	cmp	r3, r6
 8009aaa:	bfb7      	itett	lt
 8009aac:	9b08      	ldrlt	r3, [sp, #32]
 8009aae:	1b9e      	subge	r6, r3, r6
 8009ab0:	1af2      	sublt	r2, r6, r3
 8009ab2:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8009ab4:	bfbf      	itttt	lt
 8009ab6:	9608      	strlt	r6, [sp, #32]
 8009ab8:	189b      	addlt	r3, r3, r2
 8009aba:	930c      	strlt	r3, [sp, #48]	; 0x30
 8009abc:	2600      	movlt	r6, #0
 8009abe:	f1b9 0f00 	cmp.w	r9, #0
 8009ac2:	bfb9      	ittee	lt
 8009ac4:	eba8 0509 	sublt.w	r5, r8, r9
 8009ac8:	2300      	movlt	r3, #0
 8009aca:	4645      	movge	r5, r8
 8009acc:	464b      	movge	r3, r9
 8009ace:	e6e2      	b.n	8009896 <_dtoa_r+0x716>
 8009ad0:	9e08      	ldr	r6, [sp, #32]
 8009ad2:	4645      	mov	r5, r8
 8009ad4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009ad6:	e6e7      	b.n	80098a8 <_dtoa_r+0x728>
 8009ad8:	9a08      	ldr	r2, [sp, #32]
 8009ada:	e710      	b.n	80098fe <_dtoa_r+0x77e>
 8009adc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009ade:	2b01      	cmp	r3, #1
 8009ae0:	dc18      	bgt.n	8009b14 <_dtoa_r+0x994>
 8009ae2:	9b02      	ldr	r3, [sp, #8]
 8009ae4:	b9b3      	cbnz	r3, 8009b14 <_dtoa_r+0x994>
 8009ae6:	9b03      	ldr	r3, [sp, #12]
 8009ae8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009aec:	b9a3      	cbnz	r3, 8009b18 <_dtoa_r+0x998>
 8009aee:	9b03      	ldr	r3, [sp, #12]
 8009af0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009af4:	0d1b      	lsrs	r3, r3, #20
 8009af6:	051b      	lsls	r3, r3, #20
 8009af8:	b12b      	cbz	r3, 8009b06 <_dtoa_r+0x986>
 8009afa:	9b07      	ldr	r3, [sp, #28]
 8009afc:	f108 0801 	add.w	r8, r8, #1
 8009b00:	3301      	adds	r3, #1
 8009b02:	9307      	str	r3, [sp, #28]
 8009b04:	2301      	movs	r3, #1
 8009b06:	9308      	str	r3, [sp, #32]
 8009b08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	f47f af11 	bne.w	8009932 <_dtoa_r+0x7b2>
 8009b10:	2001      	movs	r0, #1
 8009b12:	e716      	b.n	8009942 <_dtoa_r+0x7c2>
 8009b14:	2300      	movs	r3, #0
 8009b16:	e7f6      	b.n	8009b06 <_dtoa_r+0x986>
 8009b18:	9b02      	ldr	r3, [sp, #8]
 8009b1a:	e7f4      	b.n	8009b06 <_dtoa_r+0x986>
 8009b1c:	f43f af23 	beq.w	8009966 <_dtoa_r+0x7e6>
 8009b20:	9a07      	ldr	r2, [sp, #28]
 8009b22:	331c      	adds	r3, #28
 8009b24:	441a      	add	r2, r3
 8009b26:	4498      	add	r8, r3
 8009b28:	441d      	add	r5, r3
 8009b2a:	4613      	mov	r3, r2
 8009b2c:	e71a      	b.n	8009964 <_dtoa_r+0x7e4>
 8009b2e:	4603      	mov	r3, r0
 8009b30:	e7f6      	b.n	8009b20 <_dtoa_r+0x9a0>
 8009b32:	bf00      	nop
 8009b34:	40240000 	.word	0x40240000
 8009b38:	f1b9 0f00 	cmp.w	r9, #0
 8009b3c:	dc33      	bgt.n	8009ba6 <_dtoa_r+0xa26>
 8009b3e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009b40:	2b02      	cmp	r3, #2
 8009b42:	dd30      	ble.n	8009ba6 <_dtoa_r+0xa26>
 8009b44:	f8cd 9010 	str.w	r9, [sp, #16]
 8009b48:	9b04      	ldr	r3, [sp, #16]
 8009b4a:	b963      	cbnz	r3, 8009b66 <_dtoa_r+0x9e6>
 8009b4c:	4631      	mov	r1, r6
 8009b4e:	2205      	movs	r2, #5
 8009b50:	4620      	mov	r0, r4
 8009b52:	f001 f844 	bl	800abde <__multadd>
 8009b56:	4601      	mov	r1, r0
 8009b58:	4606      	mov	r6, r0
 8009b5a:	4650      	mov	r0, sl
 8009b5c:	f001 f9fd 	bl	800af5a <__mcmp>
 8009b60:	2800      	cmp	r0, #0
 8009b62:	f73f ad5c 	bgt.w	800961e <_dtoa_r+0x49e>
 8009b66:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009b68:	9d06      	ldr	r5, [sp, #24]
 8009b6a:	ea6f 0b03 	mvn.w	fp, r3
 8009b6e:	2300      	movs	r3, #0
 8009b70:	9307      	str	r3, [sp, #28]
 8009b72:	4631      	mov	r1, r6
 8009b74:	4620      	mov	r0, r4
 8009b76:	f001 f81b 	bl	800abb0 <_Bfree>
 8009b7a:	2f00      	cmp	r7, #0
 8009b7c:	f43f ae4b 	beq.w	8009816 <_dtoa_r+0x696>
 8009b80:	9b07      	ldr	r3, [sp, #28]
 8009b82:	b12b      	cbz	r3, 8009b90 <_dtoa_r+0xa10>
 8009b84:	42bb      	cmp	r3, r7
 8009b86:	d003      	beq.n	8009b90 <_dtoa_r+0xa10>
 8009b88:	4619      	mov	r1, r3
 8009b8a:	4620      	mov	r0, r4
 8009b8c:	f001 f810 	bl	800abb0 <_Bfree>
 8009b90:	4639      	mov	r1, r7
 8009b92:	4620      	mov	r0, r4
 8009b94:	f001 f80c 	bl	800abb0 <_Bfree>
 8009b98:	e63d      	b.n	8009816 <_dtoa_r+0x696>
 8009b9a:	2600      	movs	r6, #0
 8009b9c:	4637      	mov	r7, r6
 8009b9e:	e7e2      	b.n	8009b66 <_dtoa_r+0x9e6>
 8009ba0:	46bb      	mov	fp, r7
 8009ba2:	4637      	mov	r7, r6
 8009ba4:	e53b      	b.n	800961e <_dtoa_r+0x49e>
 8009ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ba8:	f8cd 9010 	str.w	r9, [sp, #16]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	f47f af12 	bne.w	80099d6 <_dtoa_r+0x856>
 8009bb2:	9d06      	ldr	r5, [sp, #24]
 8009bb4:	4631      	mov	r1, r6
 8009bb6:	4650      	mov	r0, sl
 8009bb8:	f7ff fa54 	bl	8009064 <quorem>
 8009bbc:	9b06      	ldr	r3, [sp, #24]
 8009bbe:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009bc2:	f805 9b01 	strb.w	r9, [r5], #1
 8009bc6:	9a04      	ldr	r2, [sp, #16]
 8009bc8:	1aeb      	subs	r3, r5, r3
 8009bca:	429a      	cmp	r2, r3
 8009bcc:	f300 8081 	bgt.w	8009cd2 <_dtoa_r+0xb52>
 8009bd0:	9b06      	ldr	r3, [sp, #24]
 8009bd2:	2a01      	cmp	r2, #1
 8009bd4:	bfac      	ite	ge
 8009bd6:	189b      	addge	r3, r3, r2
 8009bd8:	3301      	addlt	r3, #1
 8009bda:	4698      	mov	r8, r3
 8009bdc:	2300      	movs	r3, #0
 8009bde:	9307      	str	r3, [sp, #28]
 8009be0:	4651      	mov	r1, sl
 8009be2:	2201      	movs	r2, #1
 8009be4:	4620      	mov	r0, r4
 8009be6:	f001 f967 	bl	800aeb8 <__lshift>
 8009bea:	4631      	mov	r1, r6
 8009bec:	4682      	mov	sl, r0
 8009bee:	f001 f9b4 	bl	800af5a <__mcmp>
 8009bf2:	2800      	cmp	r0, #0
 8009bf4:	dc34      	bgt.n	8009c60 <_dtoa_r+0xae0>
 8009bf6:	d102      	bne.n	8009bfe <_dtoa_r+0xa7e>
 8009bf8:	f019 0f01 	tst.w	r9, #1
 8009bfc:	d130      	bne.n	8009c60 <_dtoa_r+0xae0>
 8009bfe:	4645      	mov	r5, r8
 8009c00:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009c04:	1e6a      	subs	r2, r5, #1
 8009c06:	2b30      	cmp	r3, #48	; 0x30
 8009c08:	d1b3      	bne.n	8009b72 <_dtoa_r+0x9f2>
 8009c0a:	4615      	mov	r5, r2
 8009c0c:	e7f8      	b.n	8009c00 <_dtoa_r+0xa80>
 8009c0e:	4638      	mov	r0, r7
 8009c10:	e6ff      	b.n	8009a12 <_dtoa_r+0x892>
 8009c12:	2301      	movs	r3, #1
 8009c14:	e722      	b.n	8009a5c <_dtoa_r+0x8dc>
 8009c16:	9a02      	ldr	r2, [sp, #8]
 8009c18:	2a00      	cmp	r2, #0
 8009c1a:	db04      	blt.n	8009c26 <_dtoa_r+0xaa6>
 8009c1c:	d128      	bne.n	8009c70 <_dtoa_r+0xaf0>
 8009c1e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009c20:	bb32      	cbnz	r2, 8009c70 <_dtoa_r+0xaf0>
 8009c22:	9a08      	ldr	r2, [sp, #32]
 8009c24:	bb22      	cbnz	r2, 8009c70 <_dtoa_r+0xaf0>
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	f77f af32 	ble.w	8009a90 <_dtoa_r+0x910>
 8009c2c:	4651      	mov	r1, sl
 8009c2e:	2201      	movs	r2, #1
 8009c30:	4620      	mov	r0, r4
 8009c32:	f001 f941 	bl	800aeb8 <__lshift>
 8009c36:	4631      	mov	r1, r6
 8009c38:	4682      	mov	sl, r0
 8009c3a:	f001 f98e 	bl	800af5a <__mcmp>
 8009c3e:	2800      	cmp	r0, #0
 8009c40:	dc05      	bgt.n	8009c4e <_dtoa_r+0xace>
 8009c42:	f47f af25 	bne.w	8009a90 <_dtoa_r+0x910>
 8009c46:	f019 0f01 	tst.w	r9, #1
 8009c4a:	f43f af21 	beq.w	8009a90 <_dtoa_r+0x910>
 8009c4e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009c52:	f47f af1b 	bne.w	8009a8c <_dtoa_r+0x90c>
 8009c56:	2339      	movs	r3, #57	; 0x39
 8009c58:	f108 0801 	add.w	r8, r8, #1
 8009c5c:	f808 3c01 	strb.w	r3, [r8, #-1]
 8009c60:	4645      	mov	r5, r8
 8009c62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009c66:	1e6a      	subs	r2, r5, #1
 8009c68:	2b39      	cmp	r3, #57	; 0x39
 8009c6a:	d03a      	beq.n	8009ce2 <_dtoa_r+0xb62>
 8009c6c:	3301      	adds	r3, #1
 8009c6e:	e03f      	b.n	8009cf0 <_dtoa_r+0xb70>
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	f108 0501 	add.w	r5, r8, #1
 8009c76:	dd05      	ble.n	8009c84 <_dtoa_r+0xb04>
 8009c78:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009c7c:	d0eb      	beq.n	8009c56 <_dtoa_r+0xad6>
 8009c7e:	f109 0901 	add.w	r9, r9, #1
 8009c82:	e707      	b.n	8009a94 <_dtoa_r+0x914>
 8009c84:	9b06      	ldr	r3, [sp, #24]
 8009c86:	9a04      	ldr	r2, [sp, #16]
 8009c88:	1aeb      	subs	r3, r5, r3
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	46a8      	mov	r8, r5
 8009c8e:	f805 9c01 	strb.w	r9, [r5, #-1]
 8009c92:	d0a5      	beq.n	8009be0 <_dtoa_r+0xa60>
 8009c94:	4651      	mov	r1, sl
 8009c96:	2300      	movs	r3, #0
 8009c98:	220a      	movs	r2, #10
 8009c9a:	4620      	mov	r0, r4
 8009c9c:	f000 ff9f 	bl	800abde <__multadd>
 8009ca0:	9b07      	ldr	r3, [sp, #28]
 8009ca2:	4682      	mov	sl, r0
 8009ca4:	42bb      	cmp	r3, r7
 8009ca6:	f04f 020a 	mov.w	r2, #10
 8009caa:	f04f 0300 	mov.w	r3, #0
 8009cae:	9907      	ldr	r1, [sp, #28]
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	d104      	bne.n	8009cbe <_dtoa_r+0xb3e>
 8009cb4:	f000 ff93 	bl	800abde <__multadd>
 8009cb8:	9007      	str	r0, [sp, #28]
 8009cba:	4607      	mov	r7, r0
 8009cbc:	e6b1      	b.n	8009a22 <_dtoa_r+0x8a2>
 8009cbe:	f000 ff8e 	bl	800abde <__multadd>
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	9007      	str	r0, [sp, #28]
 8009cc6:	220a      	movs	r2, #10
 8009cc8:	4639      	mov	r1, r7
 8009cca:	4620      	mov	r0, r4
 8009ccc:	f000 ff87 	bl	800abde <__multadd>
 8009cd0:	e7f3      	b.n	8009cba <_dtoa_r+0xb3a>
 8009cd2:	4651      	mov	r1, sl
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	220a      	movs	r2, #10
 8009cd8:	4620      	mov	r0, r4
 8009cda:	f000 ff80 	bl	800abde <__multadd>
 8009cde:	4682      	mov	sl, r0
 8009ce0:	e768      	b.n	8009bb4 <_dtoa_r+0xa34>
 8009ce2:	9b06      	ldr	r3, [sp, #24]
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d105      	bne.n	8009cf4 <_dtoa_r+0xb74>
 8009ce8:	2331      	movs	r3, #49	; 0x31
 8009cea:	9a06      	ldr	r2, [sp, #24]
 8009cec:	f10b 0b01 	add.w	fp, fp, #1
 8009cf0:	7013      	strb	r3, [r2, #0]
 8009cf2:	e73e      	b.n	8009b72 <_dtoa_r+0x9f2>
 8009cf4:	4615      	mov	r5, r2
 8009cf6:	e7b4      	b.n	8009c62 <_dtoa_r+0xae2>
 8009cf8:	4b09      	ldr	r3, [pc, #36]	; (8009d20 <_dtoa_r+0xba0>)
 8009cfa:	f7ff baa3 	b.w	8009244 <_dtoa_r+0xc4>
 8009cfe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	f47f aa7d 	bne.w	8009200 <_dtoa_r+0x80>
 8009d06:	4b07      	ldr	r3, [pc, #28]	; (8009d24 <_dtoa_r+0xba4>)
 8009d08:	f7ff ba9c 	b.w	8009244 <_dtoa_r+0xc4>
 8009d0c:	9b04      	ldr	r3, [sp, #16]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	f73f af4f 	bgt.w	8009bb2 <_dtoa_r+0xa32>
 8009d14:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009d16:	2b02      	cmp	r3, #2
 8009d18:	f77f af4b 	ble.w	8009bb2 <_dtoa_r+0xa32>
 8009d1c:	e714      	b.n	8009b48 <_dtoa_r+0x9c8>
 8009d1e:	bf00      	nop
 8009d20:	0800bfa8 	.word	0x0800bfa8
 8009d24:	0800bfea 	.word	0x0800bfea

08009d28 <__sflush_r>:
 8009d28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d30:	b293      	uxth	r3, r2
 8009d32:	4605      	mov	r5, r0
 8009d34:	0718      	lsls	r0, r3, #28
 8009d36:	460c      	mov	r4, r1
 8009d38:	d461      	bmi.n	8009dfe <__sflush_r+0xd6>
 8009d3a:	684b      	ldr	r3, [r1, #4]
 8009d3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	818a      	strh	r2, [r1, #12]
 8009d44:	dc05      	bgt.n	8009d52 <__sflush_r+0x2a>
 8009d46:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	dc02      	bgt.n	8009d52 <__sflush_r+0x2a>
 8009d4c:	2000      	movs	r0, #0
 8009d4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d52:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d54:	2e00      	cmp	r6, #0
 8009d56:	d0f9      	beq.n	8009d4c <__sflush_r+0x24>
 8009d58:	2300      	movs	r3, #0
 8009d5a:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009d5e:	682f      	ldr	r7, [r5, #0]
 8009d60:	602b      	str	r3, [r5, #0]
 8009d62:	d037      	beq.n	8009dd4 <__sflush_r+0xac>
 8009d64:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d66:	89a3      	ldrh	r3, [r4, #12]
 8009d68:	075a      	lsls	r2, r3, #29
 8009d6a:	d505      	bpl.n	8009d78 <__sflush_r+0x50>
 8009d6c:	6863      	ldr	r3, [r4, #4]
 8009d6e:	1ac0      	subs	r0, r0, r3
 8009d70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d72:	b10b      	cbz	r3, 8009d78 <__sflush_r+0x50>
 8009d74:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d76:	1ac0      	subs	r0, r0, r3
 8009d78:	2300      	movs	r3, #0
 8009d7a:	4602      	mov	r2, r0
 8009d7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d7e:	6a21      	ldr	r1, [r4, #32]
 8009d80:	4628      	mov	r0, r5
 8009d82:	47b0      	blx	r6
 8009d84:	1c43      	adds	r3, r0, #1
 8009d86:	89a3      	ldrh	r3, [r4, #12]
 8009d88:	d106      	bne.n	8009d98 <__sflush_r+0x70>
 8009d8a:	6829      	ldr	r1, [r5, #0]
 8009d8c:	291d      	cmp	r1, #29
 8009d8e:	d84f      	bhi.n	8009e30 <__sflush_r+0x108>
 8009d90:	4a2d      	ldr	r2, [pc, #180]	; (8009e48 <__sflush_r+0x120>)
 8009d92:	40ca      	lsrs	r2, r1
 8009d94:	07d6      	lsls	r6, r2, #31
 8009d96:	d54b      	bpl.n	8009e30 <__sflush_r+0x108>
 8009d98:	2200      	movs	r2, #0
 8009d9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009d9e:	b21b      	sxth	r3, r3
 8009da0:	6062      	str	r2, [r4, #4]
 8009da2:	6922      	ldr	r2, [r4, #16]
 8009da4:	04d9      	lsls	r1, r3, #19
 8009da6:	81a3      	strh	r3, [r4, #12]
 8009da8:	6022      	str	r2, [r4, #0]
 8009daa:	d504      	bpl.n	8009db6 <__sflush_r+0x8e>
 8009dac:	1c42      	adds	r2, r0, #1
 8009dae:	d101      	bne.n	8009db4 <__sflush_r+0x8c>
 8009db0:	682b      	ldr	r3, [r5, #0]
 8009db2:	b903      	cbnz	r3, 8009db6 <__sflush_r+0x8e>
 8009db4:	6560      	str	r0, [r4, #84]	; 0x54
 8009db6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009db8:	602f      	str	r7, [r5, #0]
 8009dba:	2900      	cmp	r1, #0
 8009dbc:	d0c6      	beq.n	8009d4c <__sflush_r+0x24>
 8009dbe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009dc2:	4299      	cmp	r1, r3
 8009dc4:	d002      	beq.n	8009dcc <__sflush_r+0xa4>
 8009dc6:	4628      	mov	r0, r5
 8009dc8:	f000 f9ac 	bl	800a124 <_free_r>
 8009dcc:	2000      	movs	r0, #0
 8009dce:	6360      	str	r0, [r4, #52]	; 0x34
 8009dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dd4:	6a21      	ldr	r1, [r4, #32]
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	4628      	mov	r0, r5
 8009dda:	47b0      	blx	r6
 8009ddc:	1c41      	adds	r1, r0, #1
 8009dde:	d1c2      	bne.n	8009d66 <__sflush_r+0x3e>
 8009de0:	682b      	ldr	r3, [r5, #0]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d0bf      	beq.n	8009d66 <__sflush_r+0x3e>
 8009de6:	2b1d      	cmp	r3, #29
 8009de8:	d001      	beq.n	8009dee <__sflush_r+0xc6>
 8009dea:	2b16      	cmp	r3, #22
 8009dec:	d101      	bne.n	8009df2 <__sflush_r+0xca>
 8009dee:	602f      	str	r7, [r5, #0]
 8009df0:	e7ac      	b.n	8009d4c <__sflush_r+0x24>
 8009df2:	89a3      	ldrh	r3, [r4, #12]
 8009df4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009df8:	81a3      	strh	r3, [r4, #12]
 8009dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dfe:	690f      	ldr	r7, [r1, #16]
 8009e00:	2f00      	cmp	r7, #0
 8009e02:	d0a3      	beq.n	8009d4c <__sflush_r+0x24>
 8009e04:	079b      	lsls	r3, r3, #30
 8009e06:	bf18      	it	ne
 8009e08:	2300      	movne	r3, #0
 8009e0a:	680e      	ldr	r6, [r1, #0]
 8009e0c:	bf08      	it	eq
 8009e0e:	694b      	ldreq	r3, [r1, #20]
 8009e10:	eba6 0807 	sub.w	r8, r6, r7
 8009e14:	600f      	str	r7, [r1, #0]
 8009e16:	608b      	str	r3, [r1, #8]
 8009e18:	f1b8 0f00 	cmp.w	r8, #0
 8009e1c:	dd96      	ble.n	8009d4c <__sflush_r+0x24>
 8009e1e:	4643      	mov	r3, r8
 8009e20:	463a      	mov	r2, r7
 8009e22:	6a21      	ldr	r1, [r4, #32]
 8009e24:	4628      	mov	r0, r5
 8009e26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009e28:	47b0      	blx	r6
 8009e2a:	2800      	cmp	r0, #0
 8009e2c:	dc07      	bgt.n	8009e3e <__sflush_r+0x116>
 8009e2e:	89a3      	ldrh	r3, [r4, #12]
 8009e30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e34:	81a3      	strh	r3, [r4, #12]
 8009e36:	f04f 30ff 	mov.w	r0, #4294967295
 8009e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e3e:	4407      	add	r7, r0
 8009e40:	eba8 0800 	sub.w	r8, r8, r0
 8009e44:	e7e8      	b.n	8009e18 <__sflush_r+0xf0>
 8009e46:	bf00      	nop
 8009e48:	20400001 	.word	0x20400001

08009e4c <_fflush_r>:
 8009e4c:	b538      	push	{r3, r4, r5, lr}
 8009e4e:	690b      	ldr	r3, [r1, #16]
 8009e50:	4605      	mov	r5, r0
 8009e52:	460c      	mov	r4, r1
 8009e54:	b913      	cbnz	r3, 8009e5c <_fflush_r+0x10>
 8009e56:	2500      	movs	r5, #0
 8009e58:	4628      	mov	r0, r5
 8009e5a:	bd38      	pop	{r3, r4, r5, pc}
 8009e5c:	b118      	cbz	r0, 8009e66 <_fflush_r+0x1a>
 8009e5e:	6983      	ldr	r3, [r0, #24]
 8009e60:	b90b      	cbnz	r3, 8009e66 <_fflush_r+0x1a>
 8009e62:	f000 f887 	bl	8009f74 <__sinit>
 8009e66:	4b14      	ldr	r3, [pc, #80]	; (8009eb8 <_fflush_r+0x6c>)
 8009e68:	429c      	cmp	r4, r3
 8009e6a:	d11b      	bne.n	8009ea4 <_fflush_r+0x58>
 8009e6c:	686c      	ldr	r4, [r5, #4]
 8009e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d0ef      	beq.n	8009e56 <_fflush_r+0xa>
 8009e76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e78:	07d0      	lsls	r0, r2, #31
 8009e7a:	d404      	bmi.n	8009e86 <_fflush_r+0x3a>
 8009e7c:	0599      	lsls	r1, r3, #22
 8009e7e:	d402      	bmi.n	8009e86 <_fflush_r+0x3a>
 8009e80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e82:	f000 fb99 	bl	800a5b8 <__retarget_lock_acquire_recursive>
 8009e86:	4628      	mov	r0, r5
 8009e88:	4621      	mov	r1, r4
 8009e8a:	f7ff ff4d 	bl	8009d28 <__sflush_r>
 8009e8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e90:	4605      	mov	r5, r0
 8009e92:	07da      	lsls	r2, r3, #31
 8009e94:	d4e0      	bmi.n	8009e58 <_fflush_r+0xc>
 8009e96:	89a3      	ldrh	r3, [r4, #12]
 8009e98:	059b      	lsls	r3, r3, #22
 8009e9a:	d4dd      	bmi.n	8009e58 <_fflush_r+0xc>
 8009e9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e9e:	f000 fb8c 	bl	800a5ba <__retarget_lock_release_recursive>
 8009ea2:	e7d9      	b.n	8009e58 <_fflush_r+0xc>
 8009ea4:	4b05      	ldr	r3, [pc, #20]	; (8009ebc <_fflush_r+0x70>)
 8009ea6:	429c      	cmp	r4, r3
 8009ea8:	d101      	bne.n	8009eae <_fflush_r+0x62>
 8009eaa:	68ac      	ldr	r4, [r5, #8]
 8009eac:	e7df      	b.n	8009e6e <_fflush_r+0x22>
 8009eae:	4b04      	ldr	r3, [pc, #16]	; (8009ec0 <_fflush_r+0x74>)
 8009eb0:	429c      	cmp	r4, r3
 8009eb2:	bf08      	it	eq
 8009eb4:	68ec      	ldreq	r4, [r5, #12]
 8009eb6:	e7da      	b.n	8009e6e <_fflush_r+0x22>
 8009eb8:	0800c018 	.word	0x0800c018
 8009ebc:	0800c038 	.word	0x0800c038
 8009ec0:	0800bff8 	.word	0x0800bff8

08009ec4 <_cleanup_r>:
 8009ec4:	4901      	ldr	r1, [pc, #4]	; (8009ecc <_cleanup_r+0x8>)
 8009ec6:	f000 bb37 	b.w	800a538 <_fwalk_reent>
 8009eca:	bf00      	nop
 8009ecc:	0800b6b1 	.word	0x0800b6b1

08009ed0 <std.isra.0>:
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	b510      	push	{r4, lr}
 8009ed4:	4604      	mov	r4, r0
 8009ed6:	6003      	str	r3, [r0, #0]
 8009ed8:	6043      	str	r3, [r0, #4]
 8009eda:	6083      	str	r3, [r0, #8]
 8009edc:	8181      	strh	r1, [r0, #12]
 8009ede:	6643      	str	r3, [r0, #100]	; 0x64
 8009ee0:	81c2      	strh	r2, [r0, #14]
 8009ee2:	6103      	str	r3, [r0, #16]
 8009ee4:	6143      	str	r3, [r0, #20]
 8009ee6:	6183      	str	r3, [r0, #24]
 8009ee8:	4619      	mov	r1, r3
 8009eea:	2208      	movs	r2, #8
 8009eec:	305c      	adds	r0, #92	; 0x5c
 8009eee:	f7fc fdfb 	bl	8006ae8 <memset>
 8009ef2:	4b05      	ldr	r3, [pc, #20]	; (8009f08 <std.isra.0+0x38>)
 8009ef4:	6224      	str	r4, [r4, #32]
 8009ef6:	6263      	str	r3, [r4, #36]	; 0x24
 8009ef8:	4b04      	ldr	r3, [pc, #16]	; (8009f0c <std.isra.0+0x3c>)
 8009efa:	62a3      	str	r3, [r4, #40]	; 0x28
 8009efc:	4b04      	ldr	r3, [pc, #16]	; (8009f10 <std.isra.0+0x40>)
 8009efe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009f00:	4b04      	ldr	r3, [pc, #16]	; (8009f14 <std.isra.0+0x44>)
 8009f02:	6323      	str	r3, [r4, #48]	; 0x30
 8009f04:	bd10      	pop	{r4, pc}
 8009f06:	bf00      	nop
 8009f08:	0800b411 	.word	0x0800b411
 8009f0c:	0800b433 	.word	0x0800b433
 8009f10:	0800b46b 	.word	0x0800b46b
 8009f14:	0800b48f 	.word	0x0800b48f

08009f18 <__sfmoreglue>:
 8009f18:	b570      	push	{r4, r5, r6, lr}
 8009f1a:	2568      	movs	r5, #104	; 0x68
 8009f1c:	1e4a      	subs	r2, r1, #1
 8009f1e:	4355      	muls	r5, r2
 8009f20:	460e      	mov	r6, r1
 8009f22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009f26:	f000 fbbd 	bl	800a6a4 <_malloc_r>
 8009f2a:	4604      	mov	r4, r0
 8009f2c:	b140      	cbz	r0, 8009f40 <__sfmoreglue+0x28>
 8009f2e:	2100      	movs	r1, #0
 8009f30:	e880 0042 	stmia.w	r0, {r1, r6}
 8009f34:	300c      	adds	r0, #12
 8009f36:	60a0      	str	r0, [r4, #8]
 8009f38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009f3c:	f7fc fdd4 	bl	8006ae8 <memset>
 8009f40:	4620      	mov	r0, r4
 8009f42:	bd70      	pop	{r4, r5, r6, pc}

08009f44 <__sfp_lock_acquire>:
 8009f44:	4801      	ldr	r0, [pc, #4]	; (8009f4c <__sfp_lock_acquire+0x8>)
 8009f46:	f000 bb37 	b.w	800a5b8 <__retarget_lock_acquire_recursive>
 8009f4a:	bf00      	nop
 8009f4c:	2000aacc 	.word	0x2000aacc

08009f50 <__sfp_lock_release>:
 8009f50:	4801      	ldr	r0, [pc, #4]	; (8009f58 <__sfp_lock_release+0x8>)
 8009f52:	f000 bb32 	b.w	800a5ba <__retarget_lock_release_recursive>
 8009f56:	bf00      	nop
 8009f58:	2000aacc 	.word	0x2000aacc

08009f5c <__sinit_lock_acquire>:
 8009f5c:	4801      	ldr	r0, [pc, #4]	; (8009f64 <__sinit_lock_acquire+0x8>)
 8009f5e:	f000 bb2b 	b.w	800a5b8 <__retarget_lock_acquire_recursive>
 8009f62:	bf00      	nop
 8009f64:	2000aac7 	.word	0x2000aac7

08009f68 <__sinit_lock_release>:
 8009f68:	4801      	ldr	r0, [pc, #4]	; (8009f70 <__sinit_lock_release+0x8>)
 8009f6a:	f000 bb26 	b.w	800a5ba <__retarget_lock_release_recursive>
 8009f6e:	bf00      	nop
 8009f70:	2000aac7 	.word	0x2000aac7

08009f74 <__sinit>:
 8009f74:	b510      	push	{r4, lr}
 8009f76:	4604      	mov	r4, r0
 8009f78:	f7ff fff0 	bl	8009f5c <__sinit_lock_acquire>
 8009f7c:	69a3      	ldr	r3, [r4, #24]
 8009f7e:	b11b      	cbz	r3, 8009f88 <__sinit+0x14>
 8009f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f84:	f7ff bff0 	b.w	8009f68 <__sinit_lock_release>
 8009f88:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8009f8c:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8009f90:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8009f94:	4b13      	ldr	r3, [pc, #76]	; (8009fe4 <__sinit+0x70>)
 8009f96:	4a14      	ldr	r2, [pc, #80]	; (8009fe8 <__sinit+0x74>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	62a2      	str	r2, [r4, #40]	; 0x28
 8009f9c:	429c      	cmp	r4, r3
 8009f9e:	bf08      	it	eq
 8009fa0:	2301      	moveq	r3, #1
 8009fa2:	4620      	mov	r0, r4
 8009fa4:	bf08      	it	eq
 8009fa6:	61a3      	streq	r3, [r4, #24]
 8009fa8:	f000 f820 	bl	8009fec <__sfp>
 8009fac:	6060      	str	r0, [r4, #4]
 8009fae:	4620      	mov	r0, r4
 8009fb0:	f000 f81c 	bl	8009fec <__sfp>
 8009fb4:	60a0      	str	r0, [r4, #8]
 8009fb6:	4620      	mov	r0, r4
 8009fb8:	f000 f818 	bl	8009fec <__sfp>
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	60e0      	str	r0, [r4, #12]
 8009fc0:	2104      	movs	r1, #4
 8009fc2:	6860      	ldr	r0, [r4, #4]
 8009fc4:	f7ff ff84 	bl	8009ed0 <std.isra.0>
 8009fc8:	2201      	movs	r2, #1
 8009fca:	2109      	movs	r1, #9
 8009fcc:	68a0      	ldr	r0, [r4, #8]
 8009fce:	f7ff ff7f 	bl	8009ed0 <std.isra.0>
 8009fd2:	2202      	movs	r2, #2
 8009fd4:	2112      	movs	r1, #18
 8009fd6:	68e0      	ldr	r0, [r4, #12]
 8009fd8:	f7ff ff7a 	bl	8009ed0 <std.isra.0>
 8009fdc:	2301      	movs	r3, #1
 8009fde:	61a3      	str	r3, [r4, #24]
 8009fe0:	e7ce      	b.n	8009f80 <__sinit+0xc>
 8009fe2:	bf00      	nop
 8009fe4:	0800c058 	.word	0x0800c058
 8009fe8:	08009ec5 	.word	0x08009ec5

08009fec <__sfp>:
 8009fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fee:	4607      	mov	r7, r0
 8009ff0:	f7ff ffa8 	bl	8009f44 <__sfp_lock_acquire>
 8009ff4:	4b1f      	ldr	r3, [pc, #124]	; (800a074 <__sfp+0x88>)
 8009ff6:	681e      	ldr	r6, [r3, #0]
 8009ff8:	69b3      	ldr	r3, [r6, #24]
 8009ffa:	b913      	cbnz	r3, 800a002 <__sfp+0x16>
 8009ffc:	4630      	mov	r0, r6
 8009ffe:	f7ff ffb9 	bl	8009f74 <__sinit>
 800a002:	36d8      	adds	r6, #216	; 0xd8
 800a004:	68b4      	ldr	r4, [r6, #8]
 800a006:	6873      	ldr	r3, [r6, #4]
 800a008:	3b01      	subs	r3, #1
 800a00a:	d503      	bpl.n	800a014 <__sfp+0x28>
 800a00c:	6833      	ldr	r3, [r6, #0]
 800a00e:	b133      	cbz	r3, 800a01e <__sfp+0x32>
 800a010:	6836      	ldr	r6, [r6, #0]
 800a012:	e7f7      	b.n	800a004 <__sfp+0x18>
 800a014:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a018:	b17d      	cbz	r5, 800a03a <__sfp+0x4e>
 800a01a:	3468      	adds	r4, #104	; 0x68
 800a01c:	e7f4      	b.n	800a008 <__sfp+0x1c>
 800a01e:	2104      	movs	r1, #4
 800a020:	4638      	mov	r0, r7
 800a022:	f7ff ff79 	bl	8009f18 <__sfmoreglue>
 800a026:	4604      	mov	r4, r0
 800a028:	6030      	str	r0, [r6, #0]
 800a02a:	2800      	cmp	r0, #0
 800a02c:	d1f0      	bne.n	800a010 <__sfp+0x24>
 800a02e:	f7ff ff8f 	bl	8009f50 <__sfp_lock_release>
 800a032:	230c      	movs	r3, #12
 800a034:	603b      	str	r3, [r7, #0]
 800a036:	4620      	mov	r0, r4
 800a038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a03a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a03e:	81e3      	strh	r3, [r4, #14]
 800a040:	2301      	movs	r3, #1
 800a042:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a046:	81a3      	strh	r3, [r4, #12]
 800a048:	6665      	str	r5, [r4, #100]	; 0x64
 800a04a:	f000 fab3 	bl	800a5b4 <__retarget_lock_init_recursive>
 800a04e:	f7ff ff7f 	bl	8009f50 <__sfp_lock_release>
 800a052:	6025      	str	r5, [r4, #0]
 800a054:	60a5      	str	r5, [r4, #8]
 800a056:	6065      	str	r5, [r4, #4]
 800a058:	6125      	str	r5, [r4, #16]
 800a05a:	6165      	str	r5, [r4, #20]
 800a05c:	61a5      	str	r5, [r4, #24]
 800a05e:	2208      	movs	r2, #8
 800a060:	4629      	mov	r1, r5
 800a062:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a066:	f7fc fd3f 	bl	8006ae8 <memset>
 800a06a:	6365      	str	r5, [r4, #52]	; 0x34
 800a06c:	63a5      	str	r5, [r4, #56]	; 0x38
 800a06e:	64a5      	str	r5, [r4, #72]	; 0x48
 800a070:	64e5      	str	r5, [r4, #76]	; 0x4c
 800a072:	e7e0      	b.n	800a036 <__sfp+0x4a>
 800a074:	0800c058 	.word	0x0800c058

0800a078 <_malloc_trim_r>:
 800a078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a07c:	4689      	mov	r9, r1
 800a07e:	4f25      	ldr	r7, [pc, #148]	; (800a114 <_malloc_trim_r+0x9c>)
 800a080:	4606      	mov	r6, r0
 800a082:	f000 fd55 	bl	800ab30 <__malloc_lock>
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	f8df 8094 	ldr.w	r8, [pc, #148]	; 800a120 <_malloc_trim_r+0xa8>
 800a08c:	685d      	ldr	r5, [r3, #4]
 800a08e:	f1a8 0411 	sub.w	r4, r8, #17
 800a092:	f025 0503 	bic.w	r5, r5, #3
 800a096:	eba4 0409 	sub.w	r4, r4, r9
 800a09a:	442c      	add	r4, r5
 800a09c:	fbb4 f4f8 	udiv	r4, r4, r8
 800a0a0:	3c01      	subs	r4, #1
 800a0a2:	fb08 f404 	mul.w	r4, r8, r4
 800a0a6:	4544      	cmp	r4, r8
 800a0a8:	da05      	bge.n	800a0b6 <_malloc_trim_r+0x3e>
 800a0aa:	4630      	mov	r0, r6
 800a0ac:	f000 fd46 	bl	800ab3c <__malloc_unlock>
 800a0b0:	2000      	movs	r0, #0
 800a0b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0b6:	2100      	movs	r1, #0
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	f001 f999 	bl	800b3f0 <_sbrk_r>
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	442b      	add	r3, r5
 800a0c2:	4298      	cmp	r0, r3
 800a0c4:	d1f1      	bne.n	800a0aa <_malloc_trim_r+0x32>
 800a0c6:	4261      	negs	r1, r4
 800a0c8:	4630      	mov	r0, r6
 800a0ca:	f001 f991 	bl	800b3f0 <_sbrk_r>
 800a0ce:	3001      	adds	r0, #1
 800a0d0:	d110      	bne.n	800a0f4 <_malloc_trim_r+0x7c>
 800a0d2:	2100      	movs	r1, #0
 800a0d4:	4630      	mov	r0, r6
 800a0d6:	f001 f98b 	bl	800b3f0 <_sbrk_r>
 800a0da:	68ba      	ldr	r2, [r7, #8]
 800a0dc:	1a83      	subs	r3, r0, r2
 800a0de:	2b0f      	cmp	r3, #15
 800a0e0:	dde3      	ble.n	800a0aa <_malloc_trim_r+0x32>
 800a0e2:	490d      	ldr	r1, [pc, #52]	; (800a118 <_malloc_trim_r+0xa0>)
 800a0e4:	f043 0301 	orr.w	r3, r3, #1
 800a0e8:	6809      	ldr	r1, [r1, #0]
 800a0ea:	6053      	str	r3, [r2, #4]
 800a0ec:	1a40      	subs	r0, r0, r1
 800a0ee:	490b      	ldr	r1, [pc, #44]	; (800a11c <_malloc_trim_r+0xa4>)
 800a0f0:	6008      	str	r0, [r1, #0]
 800a0f2:	e7da      	b.n	800a0aa <_malloc_trim_r+0x32>
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	4a09      	ldr	r2, [pc, #36]	; (800a11c <_malloc_trim_r+0xa4>)
 800a0f8:	1b2d      	subs	r5, r5, r4
 800a0fa:	f045 0501 	orr.w	r5, r5, #1
 800a0fe:	605d      	str	r5, [r3, #4]
 800a100:	6813      	ldr	r3, [r2, #0]
 800a102:	4630      	mov	r0, r6
 800a104:	1b1c      	subs	r4, r3, r4
 800a106:	6014      	str	r4, [r2, #0]
 800a108:	f000 fd18 	bl	800ab3c <__malloc_unlock>
 800a10c:	2001      	movs	r0, #1
 800a10e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a112:	bf00      	nop
 800a114:	200002ec 	.word	0x200002ec
 800a118:	200006f4 	.word	0x200006f4
 800a11c:	20001a74 	.word	0x20001a74
 800a120:	00000080 	.word	0x00000080

0800a124 <_free_r>:
 800a124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a128:	4604      	mov	r4, r0
 800a12a:	4688      	mov	r8, r1
 800a12c:	2900      	cmp	r1, #0
 800a12e:	f000 80ab 	beq.w	800a288 <_free_r+0x164>
 800a132:	f000 fcfd 	bl	800ab30 <__malloc_lock>
 800a136:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800a13a:	4d54      	ldr	r5, [pc, #336]	; (800a28c <_free_r+0x168>)
 800a13c:	f022 0001 	bic.w	r0, r2, #1
 800a140:	f1a8 0308 	sub.w	r3, r8, #8
 800a144:	181f      	adds	r7, r3, r0
 800a146:	68a9      	ldr	r1, [r5, #8]
 800a148:	687e      	ldr	r6, [r7, #4]
 800a14a:	428f      	cmp	r7, r1
 800a14c:	f026 0603 	bic.w	r6, r6, #3
 800a150:	f002 0201 	and.w	r2, r2, #1
 800a154:	d11b      	bne.n	800a18e <_free_r+0x6a>
 800a156:	4430      	add	r0, r6
 800a158:	b93a      	cbnz	r2, 800a16a <_free_r+0x46>
 800a15a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800a15e:	1a9b      	subs	r3, r3, r2
 800a160:	6899      	ldr	r1, [r3, #8]
 800a162:	4410      	add	r0, r2
 800a164:	68da      	ldr	r2, [r3, #12]
 800a166:	60ca      	str	r2, [r1, #12]
 800a168:	6091      	str	r1, [r2, #8]
 800a16a:	f040 0201 	orr.w	r2, r0, #1
 800a16e:	605a      	str	r2, [r3, #4]
 800a170:	60ab      	str	r3, [r5, #8]
 800a172:	4b47      	ldr	r3, [pc, #284]	; (800a290 <_free_r+0x16c>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	4298      	cmp	r0, r3
 800a178:	d304      	bcc.n	800a184 <_free_r+0x60>
 800a17a:	4b46      	ldr	r3, [pc, #280]	; (800a294 <_free_r+0x170>)
 800a17c:	4620      	mov	r0, r4
 800a17e:	6819      	ldr	r1, [r3, #0]
 800a180:	f7ff ff7a 	bl	800a078 <_malloc_trim_r>
 800a184:	4620      	mov	r0, r4
 800a186:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a18a:	f000 bcd7 	b.w	800ab3c <__malloc_unlock>
 800a18e:	607e      	str	r6, [r7, #4]
 800a190:	2a00      	cmp	r2, #0
 800a192:	d139      	bne.n	800a208 <_free_r+0xe4>
 800a194:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800a198:	f105 0e08 	add.w	lr, r5, #8
 800a19c:	1a5b      	subs	r3, r3, r1
 800a19e:	4408      	add	r0, r1
 800a1a0:	6899      	ldr	r1, [r3, #8]
 800a1a2:	4571      	cmp	r1, lr
 800a1a4:	d032      	beq.n	800a20c <_free_r+0xe8>
 800a1a6:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800a1aa:	f8c1 e00c 	str.w	lr, [r1, #12]
 800a1ae:	f8ce 1008 	str.w	r1, [lr, #8]
 800a1b2:	19b9      	adds	r1, r7, r6
 800a1b4:	6849      	ldr	r1, [r1, #4]
 800a1b6:	07c9      	lsls	r1, r1, #31
 800a1b8:	d40a      	bmi.n	800a1d0 <_free_r+0xac>
 800a1ba:	4430      	add	r0, r6
 800a1bc:	68b9      	ldr	r1, [r7, #8]
 800a1be:	bb3a      	cbnz	r2, 800a210 <_free_r+0xec>
 800a1c0:	4e35      	ldr	r6, [pc, #212]	; (800a298 <_free_r+0x174>)
 800a1c2:	42b1      	cmp	r1, r6
 800a1c4:	d124      	bne.n	800a210 <_free_r+0xec>
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	616b      	str	r3, [r5, #20]
 800a1ca:	612b      	str	r3, [r5, #16]
 800a1cc:	60d9      	str	r1, [r3, #12]
 800a1ce:	6099      	str	r1, [r3, #8]
 800a1d0:	f040 0101 	orr.w	r1, r0, #1
 800a1d4:	6059      	str	r1, [r3, #4]
 800a1d6:	5018      	str	r0, [r3, r0]
 800a1d8:	2a00      	cmp	r2, #0
 800a1da:	d1d3      	bne.n	800a184 <_free_r+0x60>
 800a1dc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a1e0:	d21a      	bcs.n	800a218 <_free_r+0xf4>
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	08c0      	lsrs	r0, r0, #3
 800a1e6:	1081      	asrs	r1, r0, #2
 800a1e8:	408a      	lsls	r2, r1
 800a1ea:	6869      	ldr	r1, [r5, #4]
 800a1ec:	3001      	adds	r0, #1
 800a1ee:	430a      	orrs	r2, r1
 800a1f0:	606a      	str	r2, [r5, #4]
 800a1f2:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800a1f6:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800a1fa:	3a08      	subs	r2, #8
 800a1fc:	60da      	str	r2, [r3, #12]
 800a1fe:	6099      	str	r1, [r3, #8]
 800a200:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800a204:	60cb      	str	r3, [r1, #12]
 800a206:	e7bd      	b.n	800a184 <_free_r+0x60>
 800a208:	2200      	movs	r2, #0
 800a20a:	e7d2      	b.n	800a1b2 <_free_r+0x8e>
 800a20c:	2201      	movs	r2, #1
 800a20e:	e7d0      	b.n	800a1b2 <_free_r+0x8e>
 800a210:	68fe      	ldr	r6, [r7, #12]
 800a212:	60ce      	str	r6, [r1, #12]
 800a214:	60b1      	str	r1, [r6, #8]
 800a216:	e7db      	b.n	800a1d0 <_free_r+0xac>
 800a218:	0a42      	lsrs	r2, r0, #9
 800a21a:	2a04      	cmp	r2, #4
 800a21c:	d813      	bhi.n	800a246 <_free_r+0x122>
 800a21e:	0982      	lsrs	r2, r0, #6
 800a220:	3238      	adds	r2, #56	; 0x38
 800a222:	1c51      	adds	r1, r2, #1
 800a224:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800a228:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800a22c:	428e      	cmp	r6, r1
 800a22e:	d124      	bne.n	800a27a <_free_r+0x156>
 800a230:	2001      	movs	r0, #1
 800a232:	1092      	asrs	r2, r2, #2
 800a234:	fa00 f202 	lsl.w	r2, r0, r2
 800a238:	6868      	ldr	r0, [r5, #4]
 800a23a:	4302      	orrs	r2, r0
 800a23c:	606a      	str	r2, [r5, #4]
 800a23e:	60de      	str	r6, [r3, #12]
 800a240:	6099      	str	r1, [r3, #8]
 800a242:	60b3      	str	r3, [r6, #8]
 800a244:	e7de      	b.n	800a204 <_free_r+0xe0>
 800a246:	2a14      	cmp	r2, #20
 800a248:	d801      	bhi.n	800a24e <_free_r+0x12a>
 800a24a:	325b      	adds	r2, #91	; 0x5b
 800a24c:	e7e9      	b.n	800a222 <_free_r+0xfe>
 800a24e:	2a54      	cmp	r2, #84	; 0x54
 800a250:	d802      	bhi.n	800a258 <_free_r+0x134>
 800a252:	0b02      	lsrs	r2, r0, #12
 800a254:	326e      	adds	r2, #110	; 0x6e
 800a256:	e7e4      	b.n	800a222 <_free_r+0xfe>
 800a258:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a25c:	d802      	bhi.n	800a264 <_free_r+0x140>
 800a25e:	0bc2      	lsrs	r2, r0, #15
 800a260:	3277      	adds	r2, #119	; 0x77
 800a262:	e7de      	b.n	800a222 <_free_r+0xfe>
 800a264:	f240 5154 	movw	r1, #1364	; 0x554
 800a268:	428a      	cmp	r2, r1
 800a26a:	bf9a      	itte	ls
 800a26c:	0c82      	lsrls	r2, r0, #18
 800a26e:	327c      	addls	r2, #124	; 0x7c
 800a270:	227e      	movhi	r2, #126	; 0x7e
 800a272:	e7d6      	b.n	800a222 <_free_r+0xfe>
 800a274:	6889      	ldr	r1, [r1, #8]
 800a276:	428e      	cmp	r6, r1
 800a278:	d004      	beq.n	800a284 <_free_r+0x160>
 800a27a:	684a      	ldr	r2, [r1, #4]
 800a27c:	f022 0203 	bic.w	r2, r2, #3
 800a280:	4290      	cmp	r0, r2
 800a282:	d3f7      	bcc.n	800a274 <_free_r+0x150>
 800a284:	68ce      	ldr	r6, [r1, #12]
 800a286:	e7da      	b.n	800a23e <_free_r+0x11a>
 800a288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a28c:	200002ec 	.word	0x200002ec
 800a290:	200006f8 	.word	0x200006f8
 800a294:	20001aa4 	.word	0x20001aa4
 800a298:	200002f4 	.word	0x200002f4

0800a29c <__sfvwrite_r>:
 800a29c:	6893      	ldr	r3, [r2, #8]
 800a29e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a2:	4607      	mov	r7, r0
 800a2a4:	460c      	mov	r4, r1
 800a2a6:	4690      	mov	r8, r2
 800a2a8:	b91b      	cbnz	r3, 800a2b2 <__sfvwrite_r+0x16>
 800a2aa:	2000      	movs	r0, #0
 800a2ac:	b003      	add	sp, #12
 800a2ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2b2:	898b      	ldrh	r3, [r1, #12]
 800a2b4:	0718      	lsls	r0, r3, #28
 800a2b6:	d526      	bpl.n	800a306 <__sfvwrite_r+0x6a>
 800a2b8:	690b      	ldr	r3, [r1, #16]
 800a2ba:	b323      	cbz	r3, 800a306 <__sfvwrite_r+0x6a>
 800a2bc:	89a3      	ldrh	r3, [r4, #12]
 800a2be:	f8d8 6000 	ldr.w	r6, [r8]
 800a2c2:	f013 0902 	ands.w	r9, r3, #2
 800a2c6:	d02d      	beq.n	800a324 <__sfvwrite_r+0x88>
 800a2c8:	f04f 0a00 	mov.w	sl, #0
 800a2cc:	46d1      	mov	r9, sl
 800a2ce:	f8df b264 	ldr.w	fp, [pc, #612]	; 800a534 <__sfvwrite_r+0x298>
 800a2d2:	f1b9 0f00 	cmp.w	r9, #0
 800a2d6:	d01f      	beq.n	800a318 <__sfvwrite_r+0x7c>
 800a2d8:	45d9      	cmp	r9, fp
 800a2da:	464b      	mov	r3, r9
 800a2dc:	4652      	mov	r2, sl
 800a2de:	bf28      	it	cs
 800a2e0:	465b      	movcs	r3, fp
 800a2e2:	6a21      	ldr	r1, [r4, #32]
 800a2e4:	4638      	mov	r0, r7
 800a2e6:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800a2e8:	47a8      	blx	r5
 800a2ea:	2800      	cmp	r0, #0
 800a2ec:	f340 8089 	ble.w	800a402 <__sfvwrite_r+0x166>
 800a2f0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a2f4:	4482      	add	sl, r0
 800a2f6:	eba9 0900 	sub.w	r9, r9, r0
 800a2fa:	1a18      	subs	r0, r3, r0
 800a2fc:	f8c8 0008 	str.w	r0, [r8, #8]
 800a300:	2800      	cmp	r0, #0
 800a302:	d1e6      	bne.n	800a2d2 <__sfvwrite_r+0x36>
 800a304:	e7d1      	b.n	800a2aa <__sfvwrite_r+0xe>
 800a306:	4621      	mov	r1, r4
 800a308:	4638      	mov	r0, r7
 800a30a:	f7fe fe3d 	bl	8008f88 <__swsetup_r>
 800a30e:	2800      	cmp	r0, #0
 800a310:	d0d4      	beq.n	800a2bc <__sfvwrite_r+0x20>
 800a312:	f04f 30ff 	mov.w	r0, #4294967295
 800a316:	e7c9      	b.n	800a2ac <__sfvwrite_r+0x10>
 800a318:	f8d6 a000 	ldr.w	sl, [r6]
 800a31c:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800a320:	3608      	adds	r6, #8
 800a322:	e7d6      	b.n	800a2d2 <__sfvwrite_r+0x36>
 800a324:	f013 0301 	ands.w	r3, r3, #1
 800a328:	d043      	beq.n	800a3b2 <__sfvwrite_r+0x116>
 800a32a:	4648      	mov	r0, r9
 800a32c:	46ca      	mov	sl, r9
 800a32e:	46cb      	mov	fp, r9
 800a330:	f1bb 0f00 	cmp.w	fp, #0
 800a334:	f000 80d9 	beq.w	800a4ea <__sfvwrite_r+0x24e>
 800a338:	b950      	cbnz	r0, 800a350 <__sfvwrite_r+0xb4>
 800a33a:	465a      	mov	r2, fp
 800a33c:	210a      	movs	r1, #10
 800a33e:	4650      	mov	r0, sl
 800a340:	f000 fbce 	bl	800aae0 <memchr>
 800a344:	2800      	cmp	r0, #0
 800a346:	f000 80d5 	beq.w	800a4f4 <__sfvwrite_r+0x258>
 800a34a:	3001      	adds	r0, #1
 800a34c:	eba0 090a 	sub.w	r9, r0, sl
 800a350:	6820      	ldr	r0, [r4, #0]
 800a352:	6921      	ldr	r1, [r4, #16]
 800a354:	45d9      	cmp	r9, fp
 800a356:	464b      	mov	r3, r9
 800a358:	bf28      	it	cs
 800a35a:	465b      	movcs	r3, fp
 800a35c:	4288      	cmp	r0, r1
 800a35e:	6962      	ldr	r2, [r4, #20]
 800a360:	f240 80cb 	bls.w	800a4fa <__sfvwrite_r+0x25e>
 800a364:	68a5      	ldr	r5, [r4, #8]
 800a366:	4415      	add	r5, r2
 800a368:	42ab      	cmp	r3, r5
 800a36a:	f340 80c6 	ble.w	800a4fa <__sfvwrite_r+0x25e>
 800a36e:	4651      	mov	r1, sl
 800a370:	462a      	mov	r2, r5
 800a372:	f000 fbc3 	bl	800aafc <memmove>
 800a376:	6823      	ldr	r3, [r4, #0]
 800a378:	4621      	mov	r1, r4
 800a37a:	442b      	add	r3, r5
 800a37c:	6023      	str	r3, [r4, #0]
 800a37e:	4638      	mov	r0, r7
 800a380:	f7ff fd64 	bl	8009e4c <_fflush_r>
 800a384:	2800      	cmp	r0, #0
 800a386:	d13c      	bne.n	800a402 <__sfvwrite_r+0x166>
 800a388:	ebb9 0905 	subs.w	r9, r9, r5
 800a38c:	f040 80cf 	bne.w	800a52e <__sfvwrite_r+0x292>
 800a390:	4621      	mov	r1, r4
 800a392:	4638      	mov	r0, r7
 800a394:	f7ff fd5a 	bl	8009e4c <_fflush_r>
 800a398:	2800      	cmp	r0, #0
 800a39a:	d132      	bne.n	800a402 <__sfvwrite_r+0x166>
 800a39c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a3a0:	44aa      	add	sl, r5
 800a3a2:	ebab 0b05 	sub.w	fp, fp, r5
 800a3a6:	1b5d      	subs	r5, r3, r5
 800a3a8:	f8c8 5008 	str.w	r5, [r8, #8]
 800a3ac:	2d00      	cmp	r5, #0
 800a3ae:	d1bf      	bne.n	800a330 <__sfvwrite_r+0x94>
 800a3b0:	e77b      	b.n	800a2aa <__sfvwrite_r+0xe>
 800a3b2:	4699      	mov	r9, r3
 800a3b4:	469a      	mov	sl, r3
 800a3b6:	f1ba 0f00 	cmp.w	sl, #0
 800a3ba:	d027      	beq.n	800a40c <__sfvwrite_r+0x170>
 800a3bc:	89a2      	ldrh	r2, [r4, #12]
 800a3be:	68a5      	ldr	r5, [r4, #8]
 800a3c0:	0591      	lsls	r1, r2, #22
 800a3c2:	d565      	bpl.n	800a490 <__sfvwrite_r+0x1f4>
 800a3c4:	45aa      	cmp	sl, r5
 800a3c6:	d33b      	bcc.n	800a440 <__sfvwrite_r+0x1a4>
 800a3c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a3cc:	d036      	beq.n	800a43c <__sfvwrite_r+0x1a0>
 800a3ce:	2002      	movs	r0, #2
 800a3d0:	6921      	ldr	r1, [r4, #16]
 800a3d2:	6823      	ldr	r3, [r4, #0]
 800a3d4:	1a5b      	subs	r3, r3, r1
 800a3d6:	9301      	str	r3, [sp, #4]
 800a3d8:	6963      	ldr	r3, [r4, #20]
 800a3da:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a3de:	fb93 fbf0 	sdiv	fp, r3, r0
 800a3e2:	9b01      	ldr	r3, [sp, #4]
 800a3e4:	1c58      	adds	r0, r3, #1
 800a3e6:	4450      	add	r0, sl
 800a3e8:	4583      	cmp	fp, r0
 800a3ea:	bf38      	it	cc
 800a3ec:	4683      	movcc	fp, r0
 800a3ee:	0553      	lsls	r3, r2, #21
 800a3f0:	d53e      	bpl.n	800a470 <__sfvwrite_r+0x1d4>
 800a3f2:	4659      	mov	r1, fp
 800a3f4:	4638      	mov	r0, r7
 800a3f6:	f000 f955 	bl	800a6a4 <_malloc_r>
 800a3fa:	4605      	mov	r5, r0
 800a3fc:	b950      	cbnz	r0, 800a414 <__sfvwrite_r+0x178>
 800a3fe:	230c      	movs	r3, #12
 800a400:	603b      	str	r3, [r7, #0]
 800a402:	89a3      	ldrh	r3, [r4, #12]
 800a404:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a408:	81a3      	strh	r3, [r4, #12]
 800a40a:	e782      	b.n	800a312 <__sfvwrite_r+0x76>
 800a40c:	e896 0600 	ldmia.w	r6, {r9, sl}
 800a410:	3608      	adds	r6, #8
 800a412:	e7d0      	b.n	800a3b6 <__sfvwrite_r+0x11a>
 800a414:	9a01      	ldr	r2, [sp, #4]
 800a416:	6921      	ldr	r1, [r4, #16]
 800a418:	f7fc fb5b 	bl	8006ad2 <memcpy>
 800a41c:	89a2      	ldrh	r2, [r4, #12]
 800a41e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a422:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a426:	81a2      	strh	r2, [r4, #12]
 800a428:	9b01      	ldr	r3, [sp, #4]
 800a42a:	6125      	str	r5, [r4, #16]
 800a42c:	441d      	add	r5, r3
 800a42e:	6025      	str	r5, [r4, #0]
 800a430:	4655      	mov	r5, sl
 800a432:	ebab 0303 	sub.w	r3, fp, r3
 800a436:	f8c4 b014 	str.w	fp, [r4, #20]
 800a43a:	60a3      	str	r3, [r4, #8]
 800a43c:	45aa      	cmp	sl, r5
 800a43e:	d200      	bcs.n	800a442 <__sfvwrite_r+0x1a6>
 800a440:	4655      	mov	r5, sl
 800a442:	462a      	mov	r2, r5
 800a444:	4649      	mov	r1, r9
 800a446:	6820      	ldr	r0, [r4, #0]
 800a448:	f000 fb58 	bl	800aafc <memmove>
 800a44c:	68a3      	ldr	r3, [r4, #8]
 800a44e:	1b5b      	subs	r3, r3, r5
 800a450:	60a3      	str	r3, [r4, #8]
 800a452:	6823      	ldr	r3, [r4, #0]
 800a454:	441d      	add	r5, r3
 800a456:	6025      	str	r5, [r4, #0]
 800a458:	4655      	mov	r5, sl
 800a45a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a45e:	44a9      	add	r9, r5
 800a460:	ebaa 0a05 	sub.w	sl, sl, r5
 800a464:	1b5d      	subs	r5, r3, r5
 800a466:	f8c8 5008 	str.w	r5, [r8, #8]
 800a46a:	2d00      	cmp	r5, #0
 800a46c:	d1a3      	bne.n	800a3b6 <__sfvwrite_r+0x11a>
 800a46e:	e71c      	b.n	800a2aa <__sfvwrite_r+0xe>
 800a470:	465a      	mov	r2, fp
 800a472:	4638      	mov	r0, r7
 800a474:	f000 fe3a 	bl	800b0ec <_realloc_r>
 800a478:	4605      	mov	r5, r0
 800a47a:	2800      	cmp	r0, #0
 800a47c:	d1d4      	bne.n	800a428 <__sfvwrite_r+0x18c>
 800a47e:	6921      	ldr	r1, [r4, #16]
 800a480:	4638      	mov	r0, r7
 800a482:	f7ff fe4f 	bl	800a124 <_free_r>
 800a486:	89a3      	ldrh	r3, [r4, #12]
 800a488:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a48c:	81a3      	strh	r3, [r4, #12]
 800a48e:	e7b6      	b.n	800a3fe <__sfvwrite_r+0x162>
 800a490:	6820      	ldr	r0, [r4, #0]
 800a492:	6923      	ldr	r3, [r4, #16]
 800a494:	4298      	cmp	r0, r3
 800a496:	d802      	bhi.n	800a49e <__sfvwrite_r+0x202>
 800a498:	6962      	ldr	r2, [r4, #20]
 800a49a:	4592      	cmp	sl, r2
 800a49c:	d215      	bcs.n	800a4ca <__sfvwrite_r+0x22e>
 800a49e:	4555      	cmp	r5, sl
 800a4a0:	bf28      	it	cs
 800a4a2:	4655      	movcs	r5, sl
 800a4a4:	4649      	mov	r1, r9
 800a4a6:	462a      	mov	r2, r5
 800a4a8:	f000 fb28 	bl	800aafc <memmove>
 800a4ac:	68a3      	ldr	r3, [r4, #8]
 800a4ae:	6822      	ldr	r2, [r4, #0]
 800a4b0:	1b5b      	subs	r3, r3, r5
 800a4b2:	442a      	add	r2, r5
 800a4b4:	60a3      	str	r3, [r4, #8]
 800a4b6:	6022      	str	r2, [r4, #0]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d1ce      	bne.n	800a45a <__sfvwrite_r+0x1be>
 800a4bc:	4621      	mov	r1, r4
 800a4be:	4638      	mov	r0, r7
 800a4c0:	f7ff fcc4 	bl	8009e4c <_fflush_r>
 800a4c4:	2800      	cmp	r0, #0
 800a4c6:	d0c8      	beq.n	800a45a <__sfvwrite_r+0x1be>
 800a4c8:	e79b      	b.n	800a402 <__sfvwrite_r+0x166>
 800a4ca:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800a4ce:	4553      	cmp	r3, sl
 800a4d0:	bf28      	it	cs
 800a4d2:	4653      	movcs	r3, sl
 800a4d4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4d8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800a4da:	4353      	muls	r3, r2
 800a4dc:	6a21      	ldr	r1, [r4, #32]
 800a4de:	464a      	mov	r2, r9
 800a4e0:	4638      	mov	r0, r7
 800a4e2:	47a8      	blx	r5
 800a4e4:	1e05      	subs	r5, r0, #0
 800a4e6:	dcb8      	bgt.n	800a45a <__sfvwrite_r+0x1be>
 800a4e8:	e78b      	b.n	800a402 <__sfvwrite_r+0x166>
 800a4ea:	e896 0c00 	ldmia.w	r6, {sl, fp}
 800a4ee:	2000      	movs	r0, #0
 800a4f0:	3608      	adds	r6, #8
 800a4f2:	e71d      	b.n	800a330 <__sfvwrite_r+0x94>
 800a4f4:	f10b 0901 	add.w	r9, fp, #1
 800a4f8:	e72a      	b.n	800a350 <__sfvwrite_r+0xb4>
 800a4fa:	4293      	cmp	r3, r2
 800a4fc:	db09      	blt.n	800a512 <__sfvwrite_r+0x276>
 800a4fe:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800a500:	4613      	mov	r3, r2
 800a502:	6a21      	ldr	r1, [r4, #32]
 800a504:	4652      	mov	r2, sl
 800a506:	4638      	mov	r0, r7
 800a508:	47a8      	blx	r5
 800a50a:	1e05      	subs	r5, r0, #0
 800a50c:	f73f af3c 	bgt.w	800a388 <__sfvwrite_r+0xec>
 800a510:	e777      	b.n	800a402 <__sfvwrite_r+0x166>
 800a512:	461a      	mov	r2, r3
 800a514:	4651      	mov	r1, sl
 800a516:	9301      	str	r3, [sp, #4]
 800a518:	f000 faf0 	bl	800aafc <memmove>
 800a51c:	9b01      	ldr	r3, [sp, #4]
 800a51e:	68a2      	ldr	r2, [r4, #8]
 800a520:	461d      	mov	r5, r3
 800a522:	1ad2      	subs	r2, r2, r3
 800a524:	60a2      	str	r2, [r4, #8]
 800a526:	6822      	ldr	r2, [r4, #0]
 800a528:	441a      	add	r2, r3
 800a52a:	6022      	str	r2, [r4, #0]
 800a52c:	e72c      	b.n	800a388 <__sfvwrite_r+0xec>
 800a52e:	2001      	movs	r0, #1
 800a530:	e734      	b.n	800a39c <__sfvwrite_r+0x100>
 800a532:	bf00      	nop
 800a534:	7ffffc00 	.word	0x7ffffc00

0800a538 <_fwalk_reent>:
 800a538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a53c:	4680      	mov	r8, r0
 800a53e:	4689      	mov	r9, r1
 800a540:	2600      	movs	r6, #0
 800a542:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 800a546:	b914      	cbnz	r4, 800a54e <_fwalk_reent+0x16>
 800a548:	4630      	mov	r0, r6
 800a54a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a54e:	68a5      	ldr	r5, [r4, #8]
 800a550:	6867      	ldr	r7, [r4, #4]
 800a552:	3f01      	subs	r7, #1
 800a554:	d501      	bpl.n	800a55a <_fwalk_reent+0x22>
 800a556:	6824      	ldr	r4, [r4, #0]
 800a558:	e7f5      	b.n	800a546 <_fwalk_reent+0xe>
 800a55a:	89ab      	ldrh	r3, [r5, #12]
 800a55c:	2b01      	cmp	r3, #1
 800a55e:	d907      	bls.n	800a570 <_fwalk_reent+0x38>
 800a560:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a564:	3301      	adds	r3, #1
 800a566:	d003      	beq.n	800a570 <_fwalk_reent+0x38>
 800a568:	4629      	mov	r1, r5
 800a56a:	4640      	mov	r0, r8
 800a56c:	47c8      	blx	r9
 800a56e:	4306      	orrs	r6, r0
 800a570:	3568      	adds	r5, #104	; 0x68
 800a572:	e7ee      	b.n	800a552 <_fwalk_reent+0x1a>

0800a574 <__locale_mb_cur_max>:
 800a574:	4b04      	ldr	r3, [pc, #16]	; (800a588 <__locale_mb_cur_max+0x14>)
 800a576:	4a05      	ldr	r2, [pc, #20]	; (800a58c <__locale_mb_cur_max+0x18>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	6a1b      	ldr	r3, [r3, #32]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	bf08      	it	eq
 800a580:	4613      	moveq	r3, r2
 800a582:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800a586:	4770      	bx	lr
 800a588:	2000008c 	.word	0x2000008c
 800a58c:	20000180 	.word	0x20000180

0800a590 <__locale_ctype_ptr_l>:
 800a590:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a594:	4770      	bx	lr
	...

0800a598 <_localeconv_r>:
 800a598:	4b04      	ldr	r3, [pc, #16]	; (800a5ac <_localeconv_r+0x14>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	6a18      	ldr	r0, [r3, #32]
 800a59e:	4b04      	ldr	r3, [pc, #16]	; (800a5b0 <_localeconv_r+0x18>)
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	bf08      	it	eq
 800a5a4:	4618      	moveq	r0, r3
 800a5a6:	30f0      	adds	r0, #240	; 0xf0
 800a5a8:	4770      	bx	lr
 800a5aa:	bf00      	nop
 800a5ac:	2000008c 	.word	0x2000008c
 800a5b0:	20000180 	.word	0x20000180

0800a5b4 <__retarget_lock_init_recursive>:
 800a5b4:	4770      	bx	lr

0800a5b6 <__retarget_lock_close_recursive>:
 800a5b6:	4770      	bx	lr

0800a5b8 <__retarget_lock_acquire_recursive>:
 800a5b8:	4770      	bx	lr

0800a5ba <__retarget_lock_release_recursive>:
 800a5ba:	4770      	bx	lr

0800a5bc <__swhatbuf_r>:
 800a5bc:	b570      	push	{r4, r5, r6, lr}
 800a5be:	460e      	mov	r6, r1
 800a5c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5c4:	b090      	sub	sp, #64	; 0x40
 800a5c6:	2900      	cmp	r1, #0
 800a5c8:	4614      	mov	r4, r2
 800a5ca:	461d      	mov	r5, r3
 800a5cc:	da09      	bge.n	800a5e2 <__swhatbuf_r+0x26>
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	89b3      	ldrh	r3, [r6, #12]
 800a5d2:	602a      	str	r2, [r5, #0]
 800a5d4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a5d8:	d116      	bne.n	800a608 <__swhatbuf_r+0x4c>
 800a5da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a5de:	6023      	str	r3, [r4, #0]
 800a5e0:	e015      	b.n	800a60e <__swhatbuf_r+0x52>
 800a5e2:	aa01      	add	r2, sp, #4
 800a5e4:	f001 f93a 	bl	800b85c <_fstat_r>
 800a5e8:	2800      	cmp	r0, #0
 800a5ea:	dbf0      	blt.n	800a5ce <__swhatbuf_r+0x12>
 800a5ec:	9a02      	ldr	r2, [sp, #8]
 800a5ee:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a5f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a5f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a5fa:	425a      	negs	r2, r3
 800a5fc:	415a      	adcs	r2, r3
 800a5fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a602:	602a      	str	r2, [r5, #0]
 800a604:	6023      	str	r3, [r4, #0]
 800a606:	e002      	b.n	800a60e <__swhatbuf_r+0x52>
 800a608:	2340      	movs	r3, #64	; 0x40
 800a60a:	4610      	mov	r0, r2
 800a60c:	6023      	str	r3, [r4, #0]
 800a60e:	b010      	add	sp, #64	; 0x40
 800a610:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a614 <__smakebuf_r>:
 800a614:	898b      	ldrh	r3, [r1, #12]
 800a616:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a618:	079d      	lsls	r5, r3, #30
 800a61a:	4606      	mov	r6, r0
 800a61c:	460c      	mov	r4, r1
 800a61e:	d507      	bpl.n	800a630 <__smakebuf_r+0x1c>
 800a620:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a624:	6023      	str	r3, [r4, #0]
 800a626:	6123      	str	r3, [r4, #16]
 800a628:	2301      	movs	r3, #1
 800a62a:	6163      	str	r3, [r4, #20]
 800a62c:	b002      	add	sp, #8
 800a62e:	bd70      	pop	{r4, r5, r6, pc}
 800a630:	ab01      	add	r3, sp, #4
 800a632:	466a      	mov	r2, sp
 800a634:	f7ff ffc2 	bl	800a5bc <__swhatbuf_r>
 800a638:	9900      	ldr	r1, [sp, #0]
 800a63a:	4605      	mov	r5, r0
 800a63c:	4630      	mov	r0, r6
 800a63e:	f000 f831 	bl	800a6a4 <_malloc_r>
 800a642:	b948      	cbnz	r0, 800a658 <__smakebuf_r+0x44>
 800a644:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a648:	059a      	lsls	r2, r3, #22
 800a64a:	d4ef      	bmi.n	800a62c <__smakebuf_r+0x18>
 800a64c:	f023 0303 	bic.w	r3, r3, #3
 800a650:	f043 0302 	orr.w	r3, r3, #2
 800a654:	81a3      	strh	r3, [r4, #12]
 800a656:	e7e3      	b.n	800a620 <__smakebuf_r+0xc>
 800a658:	4b0d      	ldr	r3, [pc, #52]	; (800a690 <__smakebuf_r+0x7c>)
 800a65a:	62b3      	str	r3, [r6, #40]	; 0x28
 800a65c:	89a3      	ldrh	r3, [r4, #12]
 800a65e:	6020      	str	r0, [r4, #0]
 800a660:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a664:	81a3      	strh	r3, [r4, #12]
 800a666:	9b00      	ldr	r3, [sp, #0]
 800a668:	6120      	str	r0, [r4, #16]
 800a66a:	6163      	str	r3, [r4, #20]
 800a66c:	9b01      	ldr	r3, [sp, #4]
 800a66e:	b15b      	cbz	r3, 800a688 <__smakebuf_r+0x74>
 800a670:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a674:	4630      	mov	r0, r6
 800a676:	f001 f903 	bl	800b880 <_isatty_r>
 800a67a:	b128      	cbz	r0, 800a688 <__smakebuf_r+0x74>
 800a67c:	89a3      	ldrh	r3, [r4, #12]
 800a67e:	f023 0303 	bic.w	r3, r3, #3
 800a682:	f043 0301 	orr.w	r3, r3, #1
 800a686:	81a3      	strh	r3, [r4, #12]
 800a688:	89a3      	ldrh	r3, [r4, #12]
 800a68a:	431d      	orrs	r5, r3
 800a68c:	81a5      	strh	r5, [r4, #12]
 800a68e:	e7cd      	b.n	800a62c <__smakebuf_r+0x18>
 800a690:	08009ec5 	.word	0x08009ec5

0800a694 <malloc>:
 800a694:	4b02      	ldr	r3, [pc, #8]	; (800a6a0 <malloc+0xc>)
 800a696:	4601      	mov	r1, r0
 800a698:	6818      	ldr	r0, [r3, #0]
 800a69a:	f000 b803 	b.w	800a6a4 <_malloc_r>
 800a69e:	bf00      	nop
 800a6a0:	2000008c 	.word	0x2000008c

0800a6a4 <_malloc_r>:
 800a6a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6a8:	f101 040b 	add.w	r4, r1, #11
 800a6ac:	2c16      	cmp	r4, #22
 800a6ae:	4681      	mov	r9, r0
 800a6b0:	d907      	bls.n	800a6c2 <_malloc_r+0x1e>
 800a6b2:	f034 0407 	bics.w	r4, r4, #7
 800a6b6:	d505      	bpl.n	800a6c4 <_malloc_r+0x20>
 800a6b8:	230c      	movs	r3, #12
 800a6ba:	f8c9 3000 	str.w	r3, [r9]
 800a6be:	2600      	movs	r6, #0
 800a6c0:	e131      	b.n	800a926 <_malloc_r+0x282>
 800a6c2:	2410      	movs	r4, #16
 800a6c4:	428c      	cmp	r4, r1
 800a6c6:	d3f7      	bcc.n	800a6b8 <_malloc_r+0x14>
 800a6c8:	4648      	mov	r0, r9
 800a6ca:	f000 fa31 	bl	800ab30 <__malloc_lock>
 800a6ce:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800a6d2:	4d9b      	ldr	r5, [pc, #620]	; (800a940 <_malloc_r+0x29c>)
 800a6d4:	d236      	bcs.n	800a744 <_malloc_r+0xa0>
 800a6d6:	f104 0208 	add.w	r2, r4, #8
 800a6da:	442a      	add	r2, r5
 800a6dc:	6856      	ldr	r6, [r2, #4]
 800a6de:	f1a2 0108 	sub.w	r1, r2, #8
 800a6e2:	428e      	cmp	r6, r1
 800a6e4:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800a6e8:	d102      	bne.n	800a6f0 <_malloc_r+0x4c>
 800a6ea:	68d6      	ldr	r6, [r2, #12]
 800a6ec:	42b2      	cmp	r2, r6
 800a6ee:	d010      	beq.n	800a712 <_malloc_r+0x6e>
 800a6f0:	6873      	ldr	r3, [r6, #4]
 800a6f2:	68f2      	ldr	r2, [r6, #12]
 800a6f4:	68b1      	ldr	r1, [r6, #8]
 800a6f6:	f023 0303 	bic.w	r3, r3, #3
 800a6fa:	60ca      	str	r2, [r1, #12]
 800a6fc:	4433      	add	r3, r6
 800a6fe:	6091      	str	r1, [r2, #8]
 800a700:	685a      	ldr	r2, [r3, #4]
 800a702:	f042 0201 	orr.w	r2, r2, #1
 800a706:	605a      	str	r2, [r3, #4]
 800a708:	4648      	mov	r0, r9
 800a70a:	f000 fa17 	bl	800ab3c <__malloc_unlock>
 800a70e:	3608      	adds	r6, #8
 800a710:	e109      	b.n	800a926 <_malloc_r+0x282>
 800a712:	3302      	adds	r3, #2
 800a714:	4a8b      	ldr	r2, [pc, #556]	; (800a944 <_malloc_r+0x2a0>)
 800a716:	692e      	ldr	r6, [r5, #16]
 800a718:	4611      	mov	r1, r2
 800a71a:	4296      	cmp	r6, r2
 800a71c:	d06d      	beq.n	800a7fa <_malloc_r+0x156>
 800a71e:	6870      	ldr	r0, [r6, #4]
 800a720:	f020 0003 	bic.w	r0, r0, #3
 800a724:	1b07      	subs	r7, r0, r4
 800a726:	2f0f      	cmp	r7, #15
 800a728:	dd47      	ble.n	800a7ba <_malloc_r+0x116>
 800a72a:	1933      	adds	r3, r6, r4
 800a72c:	f044 0401 	orr.w	r4, r4, #1
 800a730:	6074      	str	r4, [r6, #4]
 800a732:	616b      	str	r3, [r5, #20]
 800a734:	612b      	str	r3, [r5, #16]
 800a736:	60da      	str	r2, [r3, #12]
 800a738:	609a      	str	r2, [r3, #8]
 800a73a:	f047 0201 	orr.w	r2, r7, #1
 800a73e:	605a      	str	r2, [r3, #4]
 800a740:	5037      	str	r7, [r6, r0]
 800a742:	e7e1      	b.n	800a708 <_malloc_r+0x64>
 800a744:	0a63      	lsrs	r3, r4, #9
 800a746:	d02a      	beq.n	800a79e <_malloc_r+0xfa>
 800a748:	2b04      	cmp	r3, #4
 800a74a:	d812      	bhi.n	800a772 <_malloc_r+0xce>
 800a74c:	09a3      	lsrs	r3, r4, #6
 800a74e:	3338      	adds	r3, #56	; 0x38
 800a750:	1c5a      	adds	r2, r3, #1
 800a752:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800a756:	6856      	ldr	r6, [r2, #4]
 800a758:	f1a2 0008 	sub.w	r0, r2, #8
 800a75c:	4286      	cmp	r6, r0
 800a75e:	d006      	beq.n	800a76e <_malloc_r+0xca>
 800a760:	6872      	ldr	r2, [r6, #4]
 800a762:	f022 0203 	bic.w	r2, r2, #3
 800a766:	1b11      	subs	r1, r2, r4
 800a768:	290f      	cmp	r1, #15
 800a76a:	dd1c      	ble.n	800a7a6 <_malloc_r+0x102>
 800a76c:	3b01      	subs	r3, #1
 800a76e:	3301      	adds	r3, #1
 800a770:	e7d0      	b.n	800a714 <_malloc_r+0x70>
 800a772:	2b14      	cmp	r3, #20
 800a774:	d801      	bhi.n	800a77a <_malloc_r+0xd6>
 800a776:	335b      	adds	r3, #91	; 0x5b
 800a778:	e7ea      	b.n	800a750 <_malloc_r+0xac>
 800a77a:	2b54      	cmp	r3, #84	; 0x54
 800a77c:	d802      	bhi.n	800a784 <_malloc_r+0xe0>
 800a77e:	0b23      	lsrs	r3, r4, #12
 800a780:	336e      	adds	r3, #110	; 0x6e
 800a782:	e7e5      	b.n	800a750 <_malloc_r+0xac>
 800a784:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a788:	d802      	bhi.n	800a790 <_malloc_r+0xec>
 800a78a:	0be3      	lsrs	r3, r4, #15
 800a78c:	3377      	adds	r3, #119	; 0x77
 800a78e:	e7df      	b.n	800a750 <_malloc_r+0xac>
 800a790:	f240 5254 	movw	r2, #1364	; 0x554
 800a794:	4293      	cmp	r3, r2
 800a796:	d804      	bhi.n	800a7a2 <_malloc_r+0xfe>
 800a798:	0ca3      	lsrs	r3, r4, #18
 800a79a:	337c      	adds	r3, #124	; 0x7c
 800a79c:	e7d8      	b.n	800a750 <_malloc_r+0xac>
 800a79e:	233f      	movs	r3, #63	; 0x3f
 800a7a0:	e7d6      	b.n	800a750 <_malloc_r+0xac>
 800a7a2:	237e      	movs	r3, #126	; 0x7e
 800a7a4:	e7d4      	b.n	800a750 <_malloc_r+0xac>
 800a7a6:	2900      	cmp	r1, #0
 800a7a8:	68f1      	ldr	r1, [r6, #12]
 800a7aa:	db04      	blt.n	800a7b6 <_malloc_r+0x112>
 800a7ac:	68b3      	ldr	r3, [r6, #8]
 800a7ae:	60d9      	str	r1, [r3, #12]
 800a7b0:	608b      	str	r3, [r1, #8]
 800a7b2:	18b3      	adds	r3, r6, r2
 800a7b4:	e7a4      	b.n	800a700 <_malloc_r+0x5c>
 800a7b6:	460e      	mov	r6, r1
 800a7b8:	e7d0      	b.n	800a75c <_malloc_r+0xb8>
 800a7ba:	2f00      	cmp	r7, #0
 800a7bc:	616a      	str	r2, [r5, #20]
 800a7be:	612a      	str	r2, [r5, #16]
 800a7c0:	db05      	blt.n	800a7ce <_malloc_r+0x12a>
 800a7c2:	4430      	add	r0, r6
 800a7c4:	6843      	ldr	r3, [r0, #4]
 800a7c6:	f043 0301 	orr.w	r3, r3, #1
 800a7ca:	6043      	str	r3, [r0, #4]
 800a7cc:	e79c      	b.n	800a708 <_malloc_r+0x64>
 800a7ce:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a7d2:	d244      	bcs.n	800a85e <_malloc_r+0x1ba>
 800a7d4:	2201      	movs	r2, #1
 800a7d6:	08c0      	lsrs	r0, r0, #3
 800a7d8:	1087      	asrs	r7, r0, #2
 800a7da:	fa02 f707 	lsl.w	r7, r2, r7
 800a7de:	686a      	ldr	r2, [r5, #4]
 800a7e0:	3001      	adds	r0, #1
 800a7e2:	433a      	orrs	r2, r7
 800a7e4:	606a      	str	r2, [r5, #4]
 800a7e6:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800a7ea:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800a7ee:	3a08      	subs	r2, #8
 800a7f0:	60f2      	str	r2, [r6, #12]
 800a7f2:	60b7      	str	r7, [r6, #8]
 800a7f4:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800a7f8:	60fe      	str	r6, [r7, #12]
 800a7fa:	2001      	movs	r0, #1
 800a7fc:	109a      	asrs	r2, r3, #2
 800a7fe:	fa00 f202 	lsl.w	r2, r0, r2
 800a802:	6868      	ldr	r0, [r5, #4]
 800a804:	4282      	cmp	r2, r0
 800a806:	f200 809f 	bhi.w	800a948 <_malloc_r+0x2a4>
 800a80a:	4202      	tst	r2, r0
 800a80c:	d106      	bne.n	800a81c <_malloc_r+0x178>
 800a80e:	f023 0303 	bic.w	r3, r3, #3
 800a812:	0052      	lsls	r2, r2, #1
 800a814:	4202      	tst	r2, r0
 800a816:	f103 0304 	add.w	r3, r3, #4
 800a81a:	d0fa      	beq.n	800a812 <_malloc_r+0x16e>
 800a81c:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800a820:	46e0      	mov	r8, ip
 800a822:	469e      	mov	lr, r3
 800a824:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800a828:	4546      	cmp	r6, r8
 800a82a:	d153      	bne.n	800a8d4 <_malloc_r+0x230>
 800a82c:	f10e 0e01 	add.w	lr, lr, #1
 800a830:	f01e 0f03 	tst.w	lr, #3
 800a834:	f108 0808 	add.w	r8, r8, #8
 800a838:	d1f4      	bne.n	800a824 <_malloc_r+0x180>
 800a83a:	0798      	lsls	r0, r3, #30
 800a83c:	d179      	bne.n	800a932 <_malloc_r+0x28e>
 800a83e:	686b      	ldr	r3, [r5, #4]
 800a840:	ea23 0302 	bic.w	r3, r3, r2
 800a844:	606b      	str	r3, [r5, #4]
 800a846:	6868      	ldr	r0, [r5, #4]
 800a848:	0052      	lsls	r2, r2, #1
 800a84a:	4282      	cmp	r2, r0
 800a84c:	d87c      	bhi.n	800a948 <_malloc_r+0x2a4>
 800a84e:	2a00      	cmp	r2, #0
 800a850:	d07a      	beq.n	800a948 <_malloc_r+0x2a4>
 800a852:	4673      	mov	r3, lr
 800a854:	4202      	tst	r2, r0
 800a856:	d1e1      	bne.n	800a81c <_malloc_r+0x178>
 800a858:	3304      	adds	r3, #4
 800a85a:	0052      	lsls	r2, r2, #1
 800a85c:	e7fa      	b.n	800a854 <_malloc_r+0x1b0>
 800a85e:	0a42      	lsrs	r2, r0, #9
 800a860:	2a04      	cmp	r2, #4
 800a862:	d815      	bhi.n	800a890 <_malloc_r+0x1ec>
 800a864:	0982      	lsrs	r2, r0, #6
 800a866:	3238      	adds	r2, #56	; 0x38
 800a868:	1c57      	adds	r7, r2, #1
 800a86a:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800a86e:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800a872:	45be      	cmp	lr, r7
 800a874:	d126      	bne.n	800a8c4 <_malloc_r+0x220>
 800a876:	2001      	movs	r0, #1
 800a878:	1092      	asrs	r2, r2, #2
 800a87a:	fa00 f202 	lsl.w	r2, r0, r2
 800a87e:	6868      	ldr	r0, [r5, #4]
 800a880:	4310      	orrs	r0, r2
 800a882:	6068      	str	r0, [r5, #4]
 800a884:	f8c6 e00c 	str.w	lr, [r6, #12]
 800a888:	60b7      	str	r7, [r6, #8]
 800a88a:	f8ce 6008 	str.w	r6, [lr, #8]
 800a88e:	e7b3      	b.n	800a7f8 <_malloc_r+0x154>
 800a890:	2a14      	cmp	r2, #20
 800a892:	d801      	bhi.n	800a898 <_malloc_r+0x1f4>
 800a894:	325b      	adds	r2, #91	; 0x5b
 800a896:	e7e7      	b.n	800a868 <_malloc_r+0x1c4>
 800a898:	2a54      	cmp	r2, #84	; 0x54
 800a89a:	d802      	bhi.n	800a8a2 <_malloc_r+0x1fe>
 800a89c:	0b02      	lsrs	r2, r0, #12
 800a89e:	326e      	adds	r2, #110	; 0x6e
 800a8a0:	e7e2      	b.n	800a868 <_malloc_r+0x1c4>
 800a8a2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a8a6:	d802      	bhi.n	800a8ae <_malloc_r+0x20a>
 800a8a8:	0bc2      	lsrs	r2, r0, #15
 800a8aa:	3277      	adds	r2, #119	; 0x77
 800a8ac:	e7dc      	b.n	800a868 <_malloc_r+0x1c4>
 800a8ae:	f240 5754 	movw	r7, #1364	; 0x554
 800a8b2:	42ba      	cmp	r2, r7
 800a8b4:	bf9a      	itte	ls
 800a8b6:	0c82      	lsrls	r2, r0, #18
 800a8b8:	327c      	addls	r2, #124	; 0x7c
 800a8ba:	227e      	movhi	r2, #126	; 0x7e
 800a8bc:	e7d4      	b.n	800a868 <_malloc_r+0x1c4>
 800a8be:	68bf      	ldr	r7, [r7, #8]
 800a8c0:	45be      	cmp	lr, r7
 800a8c2:	d004      	beq.n	800a8ce <_malloc_r+0x22a>
 800a8c4:	687a      	ldr	r2, [r7, #4]
 800a8c6:	f022 0203 	bic.w	r2, r2, #3
 800a8ca:	4290      	cmp	r0, r2
 800a8cc:	d3f7      	bcc.n	800a8be <_malloc_r+0x21a>
 800a8ce:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800a8d2:	e7d7      	b.n	800a884 <_malloc_r+0x1e0>
 800a8d4:	6870      	ldr	r0, [r6, #4]
 800a8d6:	68f7      	ldr	r7, [r6, #12]
 800a8d8:	f020 0003 	bic.w	r0, r0, #3
 800a8dc:	eba0 0a04 	sub.w	sl, r0, r4
 800a8e0:	f1ba 0f0f 	cmp.w	sl, #15
 800a8e4:	dd10      	ble.n	800a908 <_malloc_r+0x264>
 800a8e6:	68b2      	ldr	r2, [r6, #8]
 800a8e8:	1933      	adds	r3, r6, r4
 800a8ea:	f044 0401 	orr.w	r4, r4, #1
 800a8ee:	6074      	str	r4, [r6, #4]
 800a8f0:	60d7      	str	r7, [r2, #12]
 800a8f2:	60ba      	str	r2, [r7, #8]
 800a8f4:	f04a 0201 	orr.w	r2, sl, #1
 800a8f8:	616b      	str	r3, [r5, #20]
 800a8fa:	612b      	str	r3, [r5, #16]
 800a8fc:	60d9      	str	r1, [r3, #12]
 800a8fe:	6099      	str	r1, [r3, #8]
 800a900:	605a      	str	r2, [r3, #4]
 800a902:	f846 a000 	str.w	sl, [r6, r0]
 800a906:	e6ff      	b.n	800a708 <_malloc_r+0x64>
 800a908:	f1ba 0f00 	cmp.w	sl, #0
 800a90c:	db0f      	blt.n	800a92e <_malloc_r+0x28a>
 800a90e:	4430      	add	r0, r6
 800a910:	6843      	ldr	r3, [r0, #4]
 800a912:	f043 0301 	orr.w	r3, r3, #1
 800a916:	6043      	str	r3, [r0, #4]
 800a918:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800a91c:	4648      	mov	r0, r9
 800a91e:	60df      	str	r7, [r3, #12]
 800a920:	60bb      	str	r3, [r7, #8]
 800a922:	f000 f90b 	bl	800ab3c <__malloc_unlock>
 800a926:	4630      	mov	r0, r6
 800a928:	b003      	add	sp, #12
 800a92a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a92e:	463e      	mov	r6, r7
 800a930:	e77a      	b.n	800a828 <_malloc_r+0x184>
 800a932:	f85c 0908 	ldr.w	r0, [ip], #-8
 800a936:	3b01      	subs	r3, #1
 800a938:	4584      	cmp	ip, r0
 800a93a:	f43f af7e 	beq.w	800a83a <_malloc_r+0x196>
 800a93e:	e782      	b.n	800a846 <_malloc_r+0x1a2>
 800a940:	200002ec 	.word	0x200002ec
 800a944:	200002f4 	.word	0x200002f4
 800a948:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800a94c:	f8db 6004 	ldr.w	r6, [fp, #4]
 800a950:	f026 0603 	bic.w	r6, r6, #3
 800a954:	42b4      	cmp	r4, r6
 800a956:	d803      	bhi.n	800a960 <_malloc_r+0x2bc>
 800a958:	1b33      	subs	r3, r6, r4
 800a95a:	2b0f      	cmp	r3, #15
 800a95c:	f300 8095 	bgt.w	800aa8a <_malloc_r+0x3e6>
 800a960:	4a4f      	ldr	r2, [pc, #316]	; (800aaa0 <_malloc_r+0x3fc>)
 800a962:	eb0b 0306 	add.w	r3, fp, r6
 800a966:	6817      	ldr	r7, [r2, #0]
 800a968:	4a4e      	ldr	r2, [pc, #312]	; (800aaa4 <_malloc_r+0x400>)
 800a96a:	3710      	adds	r7, #16
 800a96c:	6811      	ldr	r1, [r2, #0]
 800a96e:	4427      	add	r7, r4
 800a970:	3101      	adds	r1, #1
 800a972:	d005      	beq.n	800a980 <_malloc_r+0x2dc>
 800a974:	494c      	ldr	r1, [pc, #304]	; (800aaa8 <_malloc_r+0x404>)
 800a976:	3901      	subs	r1, #1
 800a978:	440f      	add	r7, r1
 800a97a:	3101      	adds	r1, #1
 800a97c:	4249      	negs	r1, r1
 800a97e:	400f      	ands	r7, r1
 800a980:	4639      	mov	r1, r7
 800a982:	4648      	mov	r0, r9
 800a984:	9201      	str	r2, [sp, #4]
 800a986:	9300      	str	r3, [sp, #0]
 800a988:	f000 fd32 	bl	800b3f0 <_sbrk_r>
 800a98c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a990:	4680      	mov	r8, r0
 800a992:	d055      	beq.n	800aa40 <_malloc_r+0x39c>
 800a994:	9b00      	ldr	r3, [sp, #0]
 800a996:	9a01      	ldr	r2, [sp, #4]
 800a998:	4283      	cmp	r3, r0
 800a99a:	d901      	bls.n	800a9a0 <_malloc_r+0x2fc>
 800a99c:	45ab      	cmp	fp, r5
 800a99e:	d14f      	bne.n	800aa40 <_malloc_r+0x39c>
 800a9a0:	4842      	ldr	r0, [pc, #264]	; (800aaac <_malloc_r+0x408>)
 800a9a2:	4543      	cmp	r3, r8
 800a9a4:	6801      	ldr	r1, [r0, #0]
 800a9a6:	4682      	mov	sl, r0
 800a9a8:	eb07 0e01 	add.w	lr, r7, r1
 800a9ac:	f8c0 e000 	str.w	lr, [r0]
 800a9b0:	493f      	ldr	r1, [pc, #252]	; (800aab0 <_malloc_r+0x40c>)
 800a9b2:	d113      	bne.n	800a9dc <_malloc_r+0x338>
 800a9b4:	420b      	tst	r3, r1
 800a9b6:	d111      	bne.n	800a9dc <_malloc_r+0x338>
 800a9b8:	68ab      	ldr	r3, [r5, #8]
 800a9ba:	443e      	add	r6, r7
 800a9bc:	f046 0601 	orr.w	r6, r6, #1
 800a9c0:	605e      	str	r6, [r3, #4]
 800a9c2:	4a3c      	ldr	r2, [pc, #240]	; (800aab4 <_malloc_r+0x410>)
 800a9c4:	f8da 3000 	ldr.w	r3, [sl]
 800a9c8:	6811      	ldr	r1, [r2, #0]
 800a9ca:	428b      	cmp	r3, r1
 800a9cc:	bf88      	it	hi
 800a9ce:	6013      	strhi	r3, [r2, #0]
 800a9d0:	4a39      	ldr	r2, [pc, #228]	; (800aab8 <_malloc_r+0x414>)
 800a9d2:	6811      	ldr	r1, [r2, #0]
 800a9d4:	428b      	cmp	r3, r1
 800a9d6:	bf88      	it	hi
 800a9d8:	6013      	strhi	r3, [r2, #0]
 800a9da:	e031      	b.n	800aa40 <_malloc_r+0x39c>
 800a9dc:	6810      	ldr	r0, [r2, #0]
 800a9de:	3001      	adds	r0, #1
 800a9e0:	bf1b      	ittet	ne
 800a9e2:	eba8 0303 	subne.w	r3, r8, r3
 800a9e6:	4473      	addne	r3, lr
 800a9e8:	f8c2 8000 	streq.w	r8, [r2]
 800a9ec:	f8ca 3000 	strne.w	r3, [sl]
 800a9f0:	f018 0007 	ands.w	r0, r8, #7
 800a9f4:	bf1c      	itt	ne
 800a9f6:	f1c0 0008 	rsbne	r0, r0, #8
 800a9fa:	4480      	addne	r8, r0
 800a9fc:	4b2a      	ldr	r3, [pc, #168]	; (800aaa8 <_malloc_r+0x404>)
 800a9fe:	4447      	add	r7, r8
 800aa00:	4418      	add	r0, r3
 800aa02:	400f      	ands	r7, r1
 800aa04:	1bc7      	subs	r7, r0, r7
 800aa06:	4639      	mov	r1, r7
 800aa08:	4648      	mov	r0, r9
 800aa0a:	f000 fcf1 	bl	800b3f0 <_sbrk_r>
 800aa0e:	1c43      	adds	r3, r0, #1
 800aa10:	bf04      	itt	eq
 800aa12:	4640      	moveq	r0, r8
 800aa14:	2700      	moveq	r7, #0
 800aa16:	f8da 3000 	ldr.w	r3, [sl]
 800aa1a:	eba0 0008 	sub.w	r0, r0, r8
 800aa1e:	443b      	add	r3, r7
 800aa20:	4407      	add	r7, r0
 800aa22:	f047 0701 	orr.w	r7, r7, #1
 800aa26:	45ab      	cmp	fp, r5
 800aa28:	f8c5 8008 	str.w	r8, [r5, #8]
 800aa2c:	f8ca 3000 	str.w	r3, [sl]
 800aa30:	f8c8 7004 	str.w	r7, [r8, #4]
 800aa34:	d0c5      	beq.n	800a9c2 <_malloc_r+0x31e>
 800aa36:	2e0f      	cmp	r6, #15
 800aa38:	d810      	bhi.n	800aa5c <_malloc_r+0x3b8>
 800aa3a:	2301      	movs	r3, #1
 800aa3c:	f8c8 3004 	str.w	r3, [r8, #4]
 800aa40:	68ab      	ldr	r3, [r5, #8]
 800aa42:	685a      	ldr	r2, [r3, #4]
 800aa44:	f022 0203 	bic.w	r2, r2, #3
 800aa48:	4294      	cmp	r4, r2
 800aa4a:	eba2 0304 	sub.w	r3, r2, r4
 800aa4e:	d801      	bhi.n	800aa54 <_malloc_r+0x3b0>
 800aa50:	2b0f      	cmp	r3, #15
 800aa52:	dc1a      	bgt.n	800aa8a <_malloc_r+0x3e6>
 800aa54:	4648      	mov	r0, r9
 800aa56:	f000 f871 	bl	800ab3c <__malloc_unlock>
 800aa5a:	e630      	b.n	800a6be <_malloc_r+0x1a>
 800aa5c:	2205      	movs	r2, #5
 800aa5e:	f8db 3004 	ldr.w	r3, [fp, #4]
 800aa62:	3e0c      	subs	r6, #12
 800aa64:	f026 0607 	bic.w	r6, r6, #7
 800aa68:	f003 0301 	and.w	r3, r3, #1
 800aa6c:	4333      	orrs	r3, r6
 800aa6e:	f8cb 3004 	str.w	r3, [fp, #4]
 800aa72:	2e0f      	cmp	r6, #15
 800aa74:	eb0b 0306 	add.w	r3, fp, r6
 800aa78:	605a      	str	r2, [r3, #4]
 800aa7a:	609a      	str	r2, [r3, #8]
 800aa7c:	d9a1      	bls.n	800a9c2 <_malloc_r+0x31e>
 800aa7e:	f10b 0108 	add.w	r1, fp, #8
 800aa82:	4648      	mov	r0, r9
 800aa84:	f7ff fb4e 	bl	800a124 <_free_r>
 800aa88:	e79b      	b.n	800a9c2 <_malloc_r+0x31e>
 800aa8a:	68ae      	ldr	r6, [r5, #8]
 800aa8c:	f044 0201 	orr.w	r2, r4, #1
 800aa90:	f043 0301 	orr.w	r3, r3, #1
 800aa94:	4434      	add	r4, r6
 800aa96:	6072      	str	r2, [r6, #4]
 800aa98:	60ac      	str	r4, [r5, #8]
 800aa9a:	6063      	str	r3, [r4, #4]
 800aa9c:	e634      	b.n	800a708 <_malloc_r+0x64>
 800aa9e:	bf00      	nop
 800aaa0:	20001aa4 	.word	0x20001aa4
 800aaa4:	200006f4 	.word	0x200006f4
 800aaa8:	00000080 	.word	0x00000080
 800aaac:	20001a74 	.word	0x20001a74
 800aab0:	0000007f 	.word	0x0000007f
 800aab4:	20001a9c 	.word	0x20001a9c
 800aab8:	20001aa0 	.word	0x20001aa0

0800aabc <__ascii_mbtowc>:
 800aabc:	b082      	sub	sp, #8
 800aabe:	b901      	cbnz	r1, 800aac2 <__ascii_mbtowc+0x6>
 800aac0:	a901      	add	r1, sp, #4
 800aac2:	b142      	cbz	r2, 800aad6 <__ascii_mbtowc+0x1a>
 800aac4:	b14b      	cbz	r3, 800aada <__ascii_mbtowc+0x1e>
 800aac6:	7813      	ldrb	r3, [r2, #0]
 800aac8:	600b      	str	r3, [r1, #0]
 800aaca:	7812      	ldrb	r2, [r2, #0]
 800aacc:	1c10      	adds	r0, r2, #0
 800aace:	bf18      	it	ne
 800aad0:	2001      	movne	r0, #1
 800aad2:	b002      	add	sp, #8
 800aad4:	4770      	bx	lr
 800aad6:	4610      	mov	r0, r2
 800aad8:	e7fb      	b.n	800aad2 <__ascii_mbtowc+0x16>
 800aada:	f06f 0001 	mvn.w	r0, #1
 800aade:	e7f8      	b.n	800aad2 <__ascii_mbtowc+0x16>

0800aae0 <memchr>:
 800aae0:	b510      	push	{r4, lr}
 800aae2:	b2c9      	uxtb	r1, r1
 800aae4:	4402      	add	r2, r0
 800aae6:	4290      	cmp	r0, r2
 800aae8:	4603      	mov	r3, r0
 800aaea:	d101      	bne.n	800aaf0 <memchr+0x10>
 800aaec:	2000      	movs	r0, #0
 800aaee:	bd10      	pop	{r4, pc}
 800aaf0:	781c      	ldrb	r4, [r3, #0]
 800aaf2:	3001      	adds	r0, #1
 800aaf4:	428c      	cmp	r4, r1
 800aaf6:	d1f6      	bne.n	800aae6 <memchr+0x6>
 800aaf8:	4618      	mov	r0, r3
 800aafa:	bd10      	pop	{r4, pc}

0800aafc <memmove>:
 800aafc:	4288      	cmp	r0, r1
 800aafe:	b510      	push	{r4, lr}
 800ab00:	eb01 0302 	add.w	r3, r1, r2
 800ab04:	d803      	bhi.n	800ab0e <memmove+0x12>
 800ab06:	1e42      	subs	r2, r0, #1
 800ab08:	4299      	cmp	r1, r3
 800ab0a:	d10c      	bne.n	800ab26 <memmove+0x2a>
 800ab0c:	bd10      	pop	{r4, pc}
 800ab0e:	4298      	cmp	r0, r3
 800ab10:	d2f9      	bcs.n	800ab06 <memmove+0xa>
 800ab12:	1881      	adds	r1, r0, r2
 800ab14:	1ad2      	subs	r2, r2, r3
 800ab16:	42d3      	cmn	r3, r2
 800ab18:	d100      	bne.n	800ab1c <memmove+0x20>
 800ab1a:	bd10      	pop	{r4, pc}
 800ab1c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab20:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ab24:	e7f7      	b.n	800ab16 <memmove+0x1a>
 800ab26:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab2a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ab2e:	e7eb      	b.n	800ab08 <memmove+0xc>

0800ab30 <__malloc_lock>:
 800ab30:	4801      	ldr	r0, [pc, #4]	; (800ab38 <__malloc_lock+0x8>)
 800ab32:	f7ff bd41 	b.w	800a5b8 <__retarget_lock_acquire_recursive>
 800ab36:	bf00      	nop
 800ab38:	2000aac8 	.word	0x2000aac8

0800ab3c <__malloc_unlock>:
 800ab3c:	4801      	ldr	r0, [pc, #4]	; (800ab44 <__malloc_unlock+0x8>)
 800ab3e:	f7ff bd3c 	b.w	800a5ba <__retarget_lock_release_recursive>
 800ab42:	bf00      	nop
 800ab44:	2000aac8 	.word	0x2000aac8

0800ab48 <_Balloc>:
 800ab48:	b570      	push	{r4, r5, r6, lr}
 800ab4a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ab4c:	4604      	mov	r4, r0
 800ab4e:	460e      	mov	r6, r1
 800ab50:	b93d      	cbnz	r5, 800ab62 <_Balloc+0x1a>
 800ab52:	2010      	movs	r0, #16
 800ab54:	f7ff fd9e 	bl	800a694 <malloc>
 800ab58:	6260      	str	r0, [r4, #36]	; 0x24
 800ab5a:	6045      	str	r5, [r0, #4]
 800ab5c:	6085      	str	r5, [r0, #8]
 800ab5e:	6005      	str	r5, [r0, #0]
 800ab60:	60c5      	str	r5, [r0, #12]
 800ab62:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ab64:	68eb      	ldr	r3, [r5, #12]
 800ab66:	b183      	cbz	r3, 800ab8a <_Balloc+0x42>
 800ab68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab6a:	68db      	ldr	r3, [r3, #12]
 800ab6c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ab70:	b9b8      	cbnz	r0, 800aba2 <_Balloc+0x5a>
 800ab72:	2101      	movs	r1, #1
 800ab74:	fa01 f506 	lsl.w	r5, r1, r6
 800ab78:	1d6a      	adds	r2, r5, #5
 800ab7a:	0092      	lsls	r2, r2, #2
 800ab7c:	4620      	mov	r0, r4
 800ab7e:	f000 fd59 	bl	800b634 <_calloc_r>
 800ab82:	b160      	cbz	r0, 800ab9e <_Balloc+0x56>
 800ab84:	6046      	str	r6, [r0, #4]
 800ab86:	6085      	str	r5, [r0, #8]
 800ab88:	e00e      	b.n	800aba8 <_Balloc+0x60>
 800ab8a:	2221      	movs	r2, #33	; 0x21
 800ab8c:	2104      	movs	r1, #4
 800ab8e:	4620      	mov	r0, r4
 800ab90:	f000 fd50 	bl	800b634 <_calloc_r>
 800ab94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab96:	60e8      	str	r0, [r5, #12]
 800ab98:	68db      	ldr	r3, [r3, #12]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d1e4      	bne.n	800ab68 <_Balloc+0x20>
 800ab9e:	2000      	movs	r0, #0
 800aba0:	bd70      	pop	{r4, r5, r6, pc}
 800aba2:	6802      	ldr	r2, [r0, #0]
 800aba4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800aba8:	2300      	movs	r3, #0
 800abaa:	6103      	str	r3, [r0, #16]
 800abac:	60c3      	str	r3, [r0, #12]
 800abae:	bd70      	pop	{r4, r5, r6, pc}

0800abb0 <_Bfree>:
 800abb0:	b570      	push	{r4, r5, r6, lr}
 800abb2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800abb4:	4606      	mov	r6, r0
 800abb6:	460d      	mov	r5, r1
 800abb8:	b93c      	cbnz	r4, 800abca <_Bfree+0x1a>
 800abba:	2010      	movs	r0, #16
 800abbc:	f7ff fd6a 	bl	800a694 <malloc>
 800abc0:	6270      	str	r0, [r6, #36]	; 0x24
 800abc2:	6044      	str	r4, [r0, #4]
 800abc4:	6084      	str	r4, [r0, #8]
 800abc6:	6004      	str	r4, [r0, #0]
 800abc8:	60c4      	str	r4, [r0, #12]
 800abca:	b13d      	cbz	r5, 800abdc <_Bfree+0x2c>
 800abcc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800abce:	686a      	ldr	r2, [r5, #4]
 800abd0:	68db      	ldr	r3, [r3, #12]
 800abd2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800abd6:	6029      	str	r1, [r5, #0]
 800abd8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800abdc:	bd70      	pop	{r4, r5, r6, pc}

0800abde <__multadd>:
 800abde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abe2:	461f      	mov	r7, r3
 800abe4:	4606      	mov	r6, r0
 800abe6:	460c      	mov	r4, r1
 800abe8:	2300      	movs	r3, #0
 800abea:	690d      	ldr	r5, [r1, #16]
 800abec:	f101 0e14 	add.w	lr, r1, #20
 800abf0:	f8de 0000 	ldr.w	r0, [lr]
 800abf4:	3301      	adds	r3, #1
 800abf6:	b281      	uxth	r1, r0
 800abf8:	fb02 7101 	mla	r1, r2, r1, r7
 800abfc:	0c00      	lsrs	r0, r0, #16
 800abfe:	0c0f      	lsrs	r7, r1, #16
 800ac00:	fb02 7000 	mla	r0, r2, r0, r7
 800ac04:	b289      	uxth	r1, r1
 800ac06:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ac0a:	429d      	cmp	r5, r3
 800ac0c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ac10:	f84e 1b04 	str.w	r1, [lr], #4
 800ac14:	dcec      	bgt.n	800abf0 <__multadd+0x12>
 800ac16:	b1d7      	cbz	r7, 800ac4e <__multadd+0x70>
 800ac18:	68a3      	ldr	r3, [r4, #8]
 800ac1a:	429d      	cmp	r5, r3
 800ac1c:	db12      	blt.n	800ac44 <__multadd+0x66>
 800ac1e:	6861      	ldr	r1, [r4, #4]
 800ac20:	4630      	mov	r0, r6
 800ac22:	3101      	adds	r1, #1
 800ac24:	f7ff ff90 	bl	800ab48 <_Balloc>
 800ac28:	4680      	mov	r8, r0
 800ac2a:	6922      	ldr	r2, [r4, #16]
 800ac2c:	f104 010c 	add.w	r1, r4, #12
 800ac30:	3202      	adds	r2, #2
 800ac32:	0092      	lsls	r2, r2, #2
 800ac34:	300c      	adds	r0, #12
 800ac36:	f7fb ff4c 	bl	8006ad2 <memcpy>
 800ac3a:	4621      	mov	r1, r4
 800ac3c:	4630      	mov	r0, r6
 800ac3e:	f7ff ffb7 	bl	800abb0 <_Bfree>
 800ac42:	4644      	mov	r4, r8
 800ac44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ac48:	3501      	adds	r5, #1
 800ac4a:	615f      	str	r7, [r3, #20]
 800ac4c:	6125      	str	r5, [r4, #16]
 800ac4e:	4620      	mov	r0, r4
 800ac50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ac54 <__hi0bits>:
 800ac54:	0c02      	lsrs	r2, r0, #16
 800ac56:	0412      	lsls	r2, r2, #16
 800ac58:	4603      	mov	r3, r0
 800ac5a:	b9b2      	cbnz	r2, 800ac8a <__hi0bits+0x36>
 800ac5c:	0403      	lsls	r3, r0, #16
 800ac5e:	2010      	movs	r0, #16
 800ac60:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ac64:	bf04      	itt	eq
 800ac66:	021b      	lsleq	r3, r3, #8
 800ac68:	3008      	addeq	r0, #8
 800ac6a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ac6e:	bf04      	itt	eq
 800ac70:	011b      	lsleq	r3, r3, #4
 800ac72:	3004      	addeq	r0, #4
 800ac74:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ac78:	bf04      	itt	eq
 800ac7a:	009b      	lsleq	r3, r3, #2
 800ac7c:	3002      	addeq	r0, #2
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	db06      	blt.n	800ac90 <__hi0bits+0x3c>
 800ac82:	005b      	lsls	r3, r3, #1
 800ac84:	d503      	bpl.n	800ac8e <__hi0bits+0x3a>
 800ac86:	3001      	adds	r0, #1
 800ac88:	4770      	bx	lr
 800ac8a:	2000      	movs	r0, #0
 800ac8c:	e7e8      	b.n	800ac60 <__hi0bits+0xc>
 800ac8e:	2020      	movs	r0, #32
 800ac90:	4770      	bx	lr

0800ac92 <__lo0bits>:
 800ac92:	6803      	ldr	r3, [r0, #0]
 800ac94:	4601      	mov	r1, r0
 800ac96:	f013 0207 	ands.w	r2, r3, #7
 800ac9a:	d00b      	beq.n	800acb4 <__lo0bits+0x22>
 800ac9c:	07da      	lsls	r2, r3, #31
 800ac9e:	d423      	bmi.n	800ace8 <__lo0bits+0x56>
 800aca0:	0798      	lsls	r0, r3, #30
 800aca2:	bf49      	itett	mi
 800aca4:	085b      	lsrmi	r3, r3, #1
 800aca6:	089b      	lsrpl	r3, r3, #2
 800aca8:	2001      	movmi	r0, #1
 800acaa:	600b      	strmi	r3, [r1, #0]
 800acac:	bf5c      	itt	pl
 800acae:	600b      	strpl	r3, [r1, #0]
 800acb0:	2002      	movpl	r0, #2
 800acb2:	4770      	bx	lr
 800acb4:	b298      	uxth	r0, r3
 800acb6:	b9a8      	cbnz	r0, 800ace4 <__lo0bits+0x52>
 800acb8:	2010      	movs	r0, #16
 800acba:	0c1b      	lsrs	r3, r3, #16
 800acbc:	f013 0fff 	tst.w	r3, #255	; 0xff
 800acc0:	bf04      	itt	eq
 800acc2:	0a1b      	lsreq	r3, r3, #8
 800acc4:	3008      	addeq	r0, #8
 800acc6:	071a      	lsls	r2, r3, #28
 800acc8:	bf04      	itt	eq
 800acca:	091b      	lsreq	r3, r3, #4
 800accc:	3004      	addeq	r0, #4
 800acce:	079a      	lsls	r2, r3, #30
 800acd0:	bf04      	itt	eq
 800acd2:	089b      	lsreq	r3, r3, #2
 800acd4:	3002      	addeq	r0, #2
 800acd6:	07da      	lsls	r2, r3, #31
 800acd8:	d402      	bmi.n	800ace0 <__lo0bits+0x4e>
 800acda:	085b      	lsrs	r3, r3, #1
 800acdc:	d006      	beq.n	800acec <__lo0bits+0x5a>
 800acde:	3001      	adds	r0, #1
 800ace0:	600b      	str	r3, [r1, #0]
 800ace2:	4770      	bx	lr
 800ace4:	4610      	mov	r0, r2
 800ace6:	e7e9      	b.n	800acbc <__lo0bits+0x2a>
 800ace8:	2000      	movs	r0, #0
 800acea:	4770      	bx	lr
 800acec:	2020      	movs	r0, #32
 800acee:	4770      	bx	lr

0800acf0 <__i2b>:
 800acf0:	b510      	push	{r4, lr}
 800acf2:	460c      	mov	r4, r1
 800acf4:	2101      	movs	r1, #1
 800acf6:	f7ff ff27 	bl	800ab48 <_Balloc>
 800acfa:	2201      	movs	r2, #1
 800acfc:	6144      	str	r4, [r0, #20]
 800acfe:	6102      	str	r2, [r0, #16]
 800ad00:	bd10      	pop	{r4, pc}

0800ad02 <__multiply>:
 800ad02:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad06:	4614      	mov	r4, r2
 800ad08:	690a      	ldr	r2, [r1, #16]
 800ad0a:	6923      	ldr	r3, [r4, #16]
 800ad0c:	4689      	mov	r9, r1
 800ad0e:	429a      	cmp	r2, r3
 800ad10:	bfbe      	ittt	lt
 800ad12:	460b      	movlt	r3, r1
 800ad14:	46a1      	movlt	r9, r4
 800ad16:	461c      	movlt	r4, r3
 800ad18:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ad1c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ad20:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800ad24:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ad28:	eb07 060a 	add.w	r6, r7, sl
 800ad2c:	429e      	cmp	r6, r3
 800ad2e:	bfc8      	it	gt
 800ad30:	3101      	addgt	r1, #1
 800ad32:	f7ff ff09 	bl	800ab48 <_Balloc>
 800ad36:	f100 0514 	add.w	r5, r0, #20
 800ad3a:	462b      	mov	r3, r5
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ad42:	4543      	cmp	r3, r8
 800ad44:	d316      	bcc.n	800ad74 <__multiply+0x72>
 800ad46:	f104 0214 	add.w	r2, r4, #20
 800ad4a:	f109 0114 	add.w	r1, r9, #20
 800ad4e:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800ad52:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ad56:	9301      	str	r3, [sp, #4]
 800ad58:	9c01      	ldr	r4, [sp, #4]
 800ad5a:	4613      	mov	r3, r2
 800ad5c:	4294      	cmp	r4, r2
 800ad5e:	d80c      	bhi.n	800ad7a <__multiply+0x78>
 800ad60:	2e00      	cmp	r6, #0
 800ad62:	dd03      	ble.n	800ad6c <__multiply+0x6a>
 800ad64:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d054      	beq.n	800ae16 <__multiply+0x114>
 800ad6c:	6106      	str	r6, [r0, #16]
 800ad6e:	b003      	add	sp, #12
 800ad70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad74:	f843 2b04 	str.w	r2, [r3], #4
 800ad78:	e7e3      	b.n	800ad42 <__multiply+0x40>
 800ad7a:	f8b3 a000 	ldrh.w	sl, [r3]
 800ad7e:	3204      	adds	r2, #4
 800ad80:	f1ba 0f00 	cmp.w	sl, #0
 800ad84:	d020      	beq.n	800adc8 <__multiply+0xc6>
 800ad86:	46ae      	mov	lr, r5
 800ad88:	4689      	mov	r9, r1
 800ad8a:	f04f 0c00 	mov.w	ip, #0
 800ad8e:	f859 4b04 	ldr.w	r4, [r9], #4
 800ad92:	f8be b000 	ldrh.w	fp, [lr]
 800ad96:	b2a3      	uxth	r3, r4
 800ad98:	fb0a b303 	mla	r3, sl, r3, fp
 800ad9c:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800ada0:	f8de 4000 	ldr.w	r4, [lr]
 800ada4:	4463      	add	r3, ip
 800ada6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800adaa:	fb0a c40b 	mla	r4, sl, fp, ip
 800adae:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800adb2:	b29b      	uxth	r3, r3
 800adb4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800adb8:	454f      	cmp	r7, r9
 800adba:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800adbe:	f84e 3b04 	str.w	r3, [lr], #4
 800adc2:	d8e4      	bhi.n	800ad8e <__multiply+0x8c>
 800adc4:	f8ce c000 	str.w	ip, [lr]
 800adc8:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800adcc:	f1b9 0f00 	cmp.w	r9, #0
 800add0:	d01f      	beq.n	800ae12 <__multiply+0x110>
 800add2:	46ae      	mov	lr, r5
 800add4:	468c      	mov	ip, r1
 800add6:	f04f 0a00 	mov.w	sl, #0
 800adda:	682b      	ldr	r3, [r5, #0]
 800addc:	f8bc 4000 	ldrh.w	r4, [ip]
 800ade0:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ade4:	b29b      	uxth	r3, r3
 800ade6:	fb09 b404 	mla	r4, r9, r4, fp
 800adea:	44a2      	add	sl, r4
 800adec:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800adf0:	f84e 3b04 	str.w	r3, [lr], #4
 800adf4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800adf8:	f8be 4000 	ldrh.w	r4, [lr]
 800adfc:	0c1b      	lsrs	r3, r3, #16
 800adfe:	fb09 4303 	mla	r3, r9, r3, r4
 800ae02:	4567      	cmp	r7, ip
 800ae04:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800ae08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae0c:	d8e6      	bhi.n	800addc <__multiply+0xda>
 800ae0e:	f8ce 3000 	str.w	r3, [lr]
 800ae12:	3504      	adds	r5, #4
 800ae14:	e7a0      	b.n	800ad58 <__multiply+0x56>
 800ae16:	3e01      	subs	r6, #1
 800ae18:	e7a2      	b.n	800ad60 <__multiply+0x5e>
	...

0800ae1c <__pow5mult>:
 800ae1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae20:	4615      	mov	r5, r2
 800ae22:	f012 0203 	ands.w	r2, r2, #3
 800ae26:	4606      	mov	r6, r0
 800ae28:	460f      	mov	r7, r1
 800ae2a:	d007      	beq.n	800ae3c <__pow5mult+0x20>
 800ae2c:	4c21      	ldr	r4, [pc, #132]	; (800aeb4 <__pow5mult+0x98>)
 800ae2e:	3a01      	subs	r2, #1
 800ae30:	2300      	movs	r3, #0
 800ae32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae36:	f7ff fed2 	bl	800abde <__multadd>
 800ae3a:	4607      	mov	r7, r0
 800ae3c:	10ad      	asrs	r5, r5, #2
 800ae3e:	d035      	beq.n	800aeac <__pow5mult+0x90>
 800ae40:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ae42:	b93c      	cbnz	r4, 800ae54 <__pow5mult+0x38>
 800ae44:	2010      	movs	r0, #16
 800ae46:	f7ff fc25 	bl	800a694 <malloc>
 800ae4a:	6270      	str	r0, [r6, #36]	; 0x24
 800ae4c:	6044      	str	r4, [r0, #4]
 800ae4e:	6084      	str	r4, [r0, #8]
 800ae50:	6004      	str	r4, [r0, #0]
 800ae52:	60c4      	str	r4, [r0, #12]
 800ae54:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ae58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae5c:	b94c      	cbnz	r4, 800ae72 <__pow5mult+0x56>
 800ae5e:	f240 2171 	movw	r1, #625	; 0x271
 800ae62:	4630      	mov	r0, r6
 800ae64:	f7ff ff44 	bl	800acf0 <__i2b>
 800ae68:	2300      	movs	r3, #0
 800ae6a:	4604      	mov	r4, r0
 800ae6c:	f8c8 0008 	str.w	r0, [r8, #8]
 800ae70:	6003      	str	r3, [r0, #0]
 800ae72:	f04f 0800 	mov.w	r8, #0
 800ae76:	07eb      	lsls	r3, r5, #31
 800ae78:	d50a      	bpl.n	800ae90 <__pow5mult+0x74>
 800ae7a:	4639      	mov	r1, r7
 800ae7c:	4622      	mov	r2, r4
 800ae7e:	4630      	mov	r0, r6
 800ae80:	f7ff ff3f 	bl	800ad02 <__multiply>
 800ae84:	4681      	mov	r9, r0
 800ae86:	4639      	mov	r1, r7
 800ae88:	4630      	mov	r0, r6
 800ae8a:	f7ff fe91 	bl	800abb0 <_Bfree>
 800ae8e:	464f      	mov	r7, r9
 800ae90:	106d      	asrs	r5, r5, #1
 800ae92:	d00b      	beq.n	800aeac <__pow5mult+0x90>
 800ae94:	6820      	ldr	r0, [r4, #0]
 800ae96:	b938      	cbnz	r0, 800aea8 <__pow5mult+0x8c>
 800ae98:	4622      	mov	r2, r4
 800ae9a:	4621      	mov	r1, r4
 800ae9c:	4630      	mov	r0, r6
 800ae9e:	f7ff ff30 	bl	800ad02 <__multiply>
 800aea2:	6020      	str	r0, [r4, #0]
 800aea4:	f8c0 8000 	str.w	r8, [r0]
 800aea8:	4604      	mov	r4, r0
 800aeaa:	e7e4      	b.n	800ae76 <__pow5mult+0x5a>
 800aeac:	4638      	mov	r0, r7
 800aeae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aeb2:	bf00      	nop
 800aeb4:	0800c158 	.word	0x0800c158

0800aeb8 <__lshift>:
 800aeb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aebc:	460c      	mov	r4, r1
 800aebe:	4607      	mov	r7, r0
 800aec0:	4616      	mov	r6, r2
 800aec2:	6923      	ldr	r3, [r4, #16]
 800aec4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aec8:	eb0a 0903 	add.w	r9, sl, r3
 800aecc:	6849      	ldr	r1, [r1, #4]
 800aece:	68a3      	ldr	r3, [r4, #8]
 800aed0:	f109 0501 	add.w	r5, r9, #1
 800aed4:	42ab      	cmp	r3, r5
 800aed6:	db31      	blt.n	800af3c <__lshift+0x84>
 800aed8:	4638      	mov	r0, r7
 800aeda:	f7ff fe35 	bl	800ab48 <_Balloc>
 800aede:	2200      	movs	r2, #0
 800aee0:	4680      	mov	r8, r0
 800aee2:	4611      	mov	r1, r2
 800aee4:	f100 0314 	add.w	r3, r0, #20
 800aee8:	4552      	cmp	r2, sl
 800aeea:	db2a      	blt.n	800af42 <__lshift+0x8a>
 800aeec:	6920      	ldr	r0, [r4, #16]
 800aeee:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aef2:	f104 0114 	add.w	r1, r4, #20
 800aef6:	f016 021f 	ands.w	r2, r6, #31
 800aefa:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800aefe:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800af02:	d022      	beq.n	800af4a <__lshift+0x92>
 800af04:	2000      	movs	r0, #0
 800af06:	f1c2 0c20 	rsb	ip, r2, #32
 800af0a:	680e      	ldr	r6, [r1, #0]
 800af0c:	4096      	lsls	r6, r2
 800af0e:	4330      	orrs	r0, r6
 800af10:	f843 0b04 	str.w	r0, [r3], #4
 800af14:	f851 0b04 	ldr.w	r0, [r1], #4
 800af18:	458e      	cmp	lr, r1
 800af1a:	fa20 f00c 	lsr.w	r0, r0, ip
 800af1e:	d8f4      	bhi.n	800af0a <__lshift+0x52>
 800af20:	6018      	str	r0, [r3, #0]
 800af22:	b108      	cbz	r0, 800af28 <__lshift+0x70>
 800af24:	f109 0502 	add.w	r5, r9, #2
 800af28:	3d01      	subs	r5, #1
 800af2a:	4638      	mov	r0, r7
 800af2c:	f8c8 5010 	str.w	r5, [r8, #16]
 800af30:	4621      	mov	r1, r4
 800af32:	f7ff fe3d 	bl	800abb0 <_Bfree>
 800af36:	4640      	mov	r0, r8
 800af38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af3c:	3101      	adds	r1, #1
 800af3e:	005b      	lsls	r3, r3, #1
 800af40:	e7c8      	b.n	800aed4 <__lshift+0x1c>
 800af42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800af46:	3201      	adds	r2, #1
 800af48:	e7ce      	b.n	800aee8 <__lshift+0x30>
 800af4a:	3b04      	subs	r3, #4
 800af4c:	f851 2b04 	ldr.w	r2, [r1], #4
 800af50:	458e      	cmp	lr, r1
 800af52:	f843 2f04 	str.w	r2, [r3, #4]!
 800af56:	d8f9      	bhi.n	800af4c <__lshift+0x94>
 800af58:	e7e6      	b.n	800af28 <__lshift+0x70>

0800af5a <__mcmp>:
 800af5a:	6903      	ldr	r3, [r0, #16]
 800af5c:	690a      	ldr	r2, [r1, #16]
 800af5e:	b530      	push	{r4, r5, lr}
 800af60:	1a9b      	subs	r3, r3, r2
 800af62:	d10c      	bne.n	800af7e <__mcmp+0x24>
 800af64:	0092      	lsls	r2, r2, #2
 800af66:	3014      	adds	r0, #20
 800af68:	3114      	adds	r1, #20
 800af6a:	1884      	adds	r4, r0, r2
 800af6c:	4411      	add	r1, r2
 800af6e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800af72:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800af76:	4295      	cmp	r5, r2
 800af78:	d003      	beq.n	800af82 <__mcmp+0x28>
 800af7a:	d305      	bcc.n	800af88 <__mcmp+0x2e>
 800af7c:	2301      	movs	r3, #1
 800af7e:	4618      	mov	r0, r3
 800af80:	bd30      	pop	{r4, r5, pc}
 800af82:	42a0      	cmp	r0, r4
 800af84:	d3f3      	bcc.n	800af6e <__mcmp+0x14>
 800af86:	e7fa      	b.n	800af7e <__mcmp+0x24>
 800af88:	f04f 33ff 	mov.w	r3, #4294967295
 800af8c:	e7f7      	b.n	800af7e <__mcmp+0x24>

0800af8e <__mdiff>:
 800af8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af92:	460d      	mov	r5, r1
 800af94:	4607      	mov	r7, r0
 800af96:	4611      	mov	r1, r2
 800af98:	4628      	mov	r0, r5
 800af9a:	4614      	mov	r4, r2
 800af9c:	f7ff ffdd 	bl	800af5a <__mcmp>
 800afa0:	1e06      	subs	r6, r0, #0
 800afa2:	d108      	bne.n	800afb6 <__mdiff+0x28>
 800afa4:	4631      	mov	r1, r6
 800afa6:	4638      	mov	r0, r7
 800afa8:	f7ff fdce 	bl	800ab48 <_Balloc>
 800afac:	2301      	movs	r3, #1
 800afae:	6146      	str	r6, [r0, #20]
 800afb0:	6103      	str	r3, [r0, #16]
 800afb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afb6:	bfa4      	itt	ge
 800afb8:	4623      	movge	r3, r4
 800afba:	462c      	movge	r4, r5
 800afbc:	4638      	mov	r0, r7
 800afbe:	6861      	ldr	r1, [r4, #4]
 800afc0:	bfa6      	itte	ge
 800afc2:	461d      	movge	r5, r3
 800afc4:	2600      	movge	r6, #0
 800afc6:	2601      	movlt	r6, #1
 800afc8:	f7ff fdbe 	bl	800ab48 <_Balloc>
 800afcc:	f04f 0c00 	mov.w	ip, #0
 800afd0:	60c6      	str	r6, [r0, #12]
 800afd2:	692b      	ldr	r3, [r5, #16]
 800afd4:	6926      	ldr	r6, [r4, #16]
 800afd6:	f104 0214 	add.w	r2, r4, #20
 800afda:	f105 0914 	add.w	r9, r5, #20
 800afde:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800afe2:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800afe6:	f100 0114 	add.w	r1, r0, #20
 800afea:	f852 ab04 	ldr.w	sl, [r2], #4
 800afee:	f859 5b04 	ldr.w	r5, [r9], #4
 800aff2:	fa1f f38a 	uxth.w	r3, sl
 800aff6:	4463      	add	r3, ip
 800aff8:	b2ac      	uxth	r4, r5
 800affa:	1b1b      	subs	r3, r3, r4
 800affc:	0c2c      	lsrs	r4, r5, #16
 800affe:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800b002:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800b006:	b29b      	uxth	r3, r3
 800b008:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800b00c:	45c8      	cmp	r8, r9
 800b00e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800b012:	4696      	mov	lr, r2
 800b014:	f841 4b04 	str.w	r4, [r1], #4
 800b018:	d8e7      	bhi.n	800afea <__mdiff+0x5c>
 800b01a:	45be      	cmp	lr, r7
 800b01c:	d305      	bcc.n	800b02a <__mdiff+0x9c>
 800b01e:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800b022:	b18b      	cbz	r3, 800b048 <__mdiff+0xba>
 800b024:	6106      	str	r6, [r0, #16]
 800b026:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b02a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b02e:	b2a2      	uxth	r2, r4
 800b030:	4462      	add	r2, ip
 800b032:	1413      	asrs	r3, r2, #16
 800b034:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b038:	b292      	uxth	r2, r2
 800b03a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b03e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800b042:	f841 2b04 	str.w	r2, [r1], #4
 800b046:	e7e8      	b.n	800b01a <__mdiff+0x8c>
 800b048:	3e01      	subs	r6, #1
 800b04a:	e7e8      	b.n	800b01e <__mdiff+0x90>

0800b04c <__d2b>:
 800b04c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800b050:	461c      	mov	r4, r3
 800b052:	2101      	movs	r1, #1
 800b054:	4690      	mov	r8, r2
 800b056:	9e08      	ldr	r6, [sp, #32]
 800b058:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b05a:	f7ff fd75 	bl	800ab48 <_Balloc>
 800b05e:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800b062:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800b066:	4607      	mov	r7, r0
 800b068:	bb34      	cbnz	r4, 800b0b8 <__d2b+0x6c>
 800b06a:	9201      	str	r2, [sp, #4]
 800b06c:	f1b8 0f00 	cmp.w	r8, #0
 800b070:	d027      	beq.n	800b0c2 <__d2b+0x76>
 800b072:	a802      	add	r0, sp, #8
 800b074:	f840 8d08 	str.w	r8, [r0, #-8]!
 800b078:	f7ff fe0b 	bl	800ac92 <__lo0bits>
 800b07c:	9900      	ldr	r1, [sp, #0]
 800b07e:	b1f0      	cbz	r0, 800b0be <__d2b+0x72>
 800b080:	9a01      	ldr	r2, [sp, #4]
 800b082:	f1c0 0320 	rsb	r3, r0, #32
 800b086:	fa02 f303 	lsl.w	r3, r2, r3
 800b08a:	430b      	orrs	r3, r1
 800b08c:	40c2      	lsrs	r2, r0
 800b08e:	617b      	str	r3, [r7, #20]
 800b090:	9201      	str	r2, [sp, #4]
 800b092:	9b01      	ldr	r3, [sp, #4]
 800b094:	2b00      	cmp	r3, #0
 800b096:	bf14      	ite	ne
 800b098:	2102      	movne	r1, #2
 800b09a:	2101      	moveq	r1, #1
 800b09c:	61bb      	str	r3, [r7, #24]
 800b09e:	6139      	str	r1, [r7, #16]
 800b0a0:	b1c4      	cbz	r4, 800b0d4 <__d2b+0x88>
 800b0a2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b0a6:	4404      	add	r4, r0
 800b0a8:	6034      	str	r4, [r6, #0]
 800b0aa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b0ae:	6028      	str	r0, [r5, #0]
 800b0b0:	4638      	mov	r0, r7
 800b0b2:	b002      	add	sp, #8
 800b0b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0b8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800b0bc:	e7d5      	b.n	800b06a <__d2b+0x1e>
 800b0be:	6179      	str	r1, [r7, #20]
 800b0c0:	e7e7      	b.n	800b092 <__d2b+0x46>
 800b0c2:	a801      	add	r0, sp, #4
 800b0c4:	f7ff fde5 	bl	800ac92 <__lo0bits>
 800b0c8:	2101      	movs	r1, #1
 800b0ca:	9b01      	ldr	r3, [sp, #4]
 800b0cc:	6139      	str	r1, [r7, #16]
 800b0ce:	617b      	str	r3, [r7, #20]
 800b0d0:	3020      	adds	r0, #32
 800b0d2:	e7e5      	b.n	800b0a0 <__d2b+0x54>
 800b0d4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b0d8:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b0dc:	6030      	str	r0, [r6, #0]
 800b0de:	6918      	ldr	r0, [r3, #16]
 800b0e0:	f7ff fdb8 	bl	800ac54 <__hi0bits>
 800b0e4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b0e8:	e7e1      	b.n	800b0ae <__d2b+0x62>
	...

0800b0ec <_realloc_r>:
 800b0ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0f0:	4682      	mov	sl, r0
 800b0f2:	460c      	mov	r4, r1
 800b0f4:	b929      	cbnz	r1, 800b102 <_realloc_r+0x16>
 800b0f6:	4611      	mov	r1, r2
 800b0f8:	b003      	add	sp, #12
 800b0fa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0fe:	f7ff bad1 	b.w	800a6a4 <_malloc_r>
 800b102:	9201      	str	r2, [sp, #4]
 800b104:	f7ff fd14 	bl	800ab30 <__malloc_lock>
 800b108:	9a01      	ldr	r2, [sp, #4]
 800b10a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800b10e:	f102 080b 	add.w	r8, r2, #11
 800b112:	f1b8 0f16 	cmp.w	r8, #22
 800b116:	f1a4 0908 	sub.w	r9, r4, #8
 800b11a:	f025 0603 	bic.w	r6, r5, #3
 800b11e:	d90a      	bls.n	800b136 <_realloc_r+0x4a>
 800b120:	f038 0807 	bics.w	r8, r8, #7
 800b124:	d509      	bpl.n	800b13a <_realloc_r+0x4e>
 800b126:	230c      	movs	r3, #12
 800b128:	2700      	movs	r7, #0
 800b12a:	f8ca 3000 	str.w	r3, [sl]
 800b12e:	4638      	mov	r0, r7
 800b130:	b003      	add	sp, #12
 800b132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b136:	f04f 0810 	mov.w	r8, #16
 800b13a:	4590      	cmp	r8, r2
 800b13c:	d3f3      	bcc.n	800b126 <_realloc_r+0x3a>
 800b13e:	45b0      	cmp	r8, r6
 800b140:	f340 8148 	ble.w	800b3d4 <_realloc_r+0x2e8>
 800b144:	4ba9      	ldr	r3, [pc, #676]	; (800b3ec <_realloc_r+0x300>)
 800b146:	eb09 0106 	add.w	r1, r9, r6
 800b14a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800b14e:	469b      	mov	fp, r3
 800b150:	4571      	cmp	r1, lr
 800b152:	684b      	ldr	r3, [r1, #4]
 800b154:	d005      	beq.n	800b162 <_realloc_r+0x76>
 800b156:	f023 0001 	bic.w	r0, r3, #1
 800b15a:	4408      	add	r0, r1
 800b15c:	6840      	ldr	r0, [r0, #4]
 800b15e:	07c7      	lsls	r7, r0, #31
 800b160:	d447      	bmi.n	800b1f2 <_realloc_r+0x106>
 800b162:	f023 0303 	bic.w	r3, r3, #3
 800b166:	4571      	cmp	r1, lr
 800b168:	eb06 0703 	add.w	r7, r6, r3
 800b16c:	d119      	bne.n	800b1a2 <_realloc_r+0xb6>
 800b16e:	f108 0010 	add.w	r0, r8, #16
 800b172:	4287      	cmp	r7, r0
 800b174:	db3f      	blt.n	800b1f6 <_realloc_r+0x10a>
 800b176:	eba7 0708 	sub.w	r7, r7, r8
 800b17a:	eb09 0308 	add.w	r3, r9, r8
 800b17e:	f047 0701 	orr.w	r7, r7, #1
 800b182:	f8cb 3008 	str.w	r3, [fp, #8]
 800b186:	605f      	str	r7, [r3, #4]
 800b188:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b18c:	4650      	mov	r0, sl
 800b18e:	f003 0301 	and.w	r3, r3, #1
 800b192:	ea43 0308 	orr.w	r3, r3, r8
 800b196:	f844 3c04 	str.w	r3, [r4, #-4]
 800b19a:	f7ff fccf 	bl	800ab3c <__malloc_unlock>
 800b19e:	4627      	mov	r7, r4
 800b1a0:	e7c5      	b.n	800b12e <_realloc_r+0x42>
 800b1a2:	45b8      	cmp	r8, r7
 800b1a4:	dc27      	bgt.n	800b1f6 <_realloc_r+0x10a>
 800b1a6:	68cb      	ldr	r3, [r1, #12]
 800b1a8:	688a      	ldr	r2, [r1, #8]
 800b1aa:	60d3      	str	r3, [r2, #12]
 800b1ac:	609a      	str	r2, [r3, #8]
 800b1ae:	eba7 0008 	sub.w	r0, r7, r8
 800b1b2:	280f      	cmp	r0, #15
 800b1b4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b1b8:	eb09 0207 	add.w	r2, r9, r7
 800b1bc:	f240 810c 	bls.w	800b3d8 <_realloc_r+0x2ec>
 800b1c0:	f003 0301 	and.w	r3, r3, #1
 800b1c4:	eb09 0108 	add.w	r1, r9, r8
 800b1c8:	ea43 0308 	orr.w	r3, r3, r8
 800b1cc:	f040 0001 	orr.w	r0, r0, #1
 800b1d0:	f8c9 3004 	str.w	r3, [r9, #4]
 800b1d4:	6048      	str	r0, [r1, #4]
 800b1d6:	6853      	ldr	r3, [r2, #4]
 800b1d8:	3108      	adds	r1, #8
 800b1da:	f043 0301 	orr.w	r3, r3, #1
 800b1de:	6053      	str	r3, [r2, #4]
 800b1e0:	4650      	mov	r0, sl
 800b1e2:	f7fe ff9f 	bl	800a124 <_free_r>
 800b1e6:	4650      	mov	r0, sl
 800b1e8:	f7ff fca8 	bl	800ab3c <__malloc_unlock>
 800b1ec:	f109 0708 	add.w	r7, r9, #8
 800b1f0:	e79d      	b.n	800b12e <_realloc_r+0x42>
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	4619      	mov	r1, r3
 800b1f6:	07e8      	lsls	r0, r5, #31
 800b1f8:	f100 8085 	bmi.w	800b306 <_realloc_r+0x21a>
 800b1fc:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800b200:	eba9 0505 	sub.w	r5, r9, r5
 800b204:	6868      	ldr	r0, [r5, #4]
 800b206:	f020 0003 	bic.w	r0, r0, #3
 800b20a:	4430      	add	r0, r6
 800b20c:	2900      	cmp	r1, #0
 800b20e:	d077      	beq.n	800b300 <_realloc_r+0x214>
 800b210:	4571      	cmp	r1, lr
 800b212:	d151      	bne.n	800b2b8 <_realloc_r+0x1cc>
 800b214:	4403      	add	r3, r0
 800b216:	f108 0110 	add.w	r1, r8, #16
 800b21a:	428b      	cmp	r3, r1
 800b21c:	db70      	blt.n	800b300 <_realloc_r+0x214>
 800b21e:	462f      	mov	r7, r5
 800b220:	68ea      	ldr	r2, [r5, #12]
 800b222:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800b226:	60ca      	str	r2, [r1, #12]
 800b228:	6091      	str	r1, [r2, #8]
 800b22a:	1f32      	subs	r2, r6, #4
 800b22c:	2a24      	cmp	r2, #36	; 0x24
 800b22e:	d83c      	bhi.n	800b2aa <_realloc_r+0x1be>
 800b230:	2a13      	cmp	r2, #19
 800b232:	d937      	bls.n	800b2a4 <_realloc_r+0x1b8>
 800b234:	6821      	ldr	r1, [r4, #0]
 800b236:	2a1b      	cmp	r2, #27
 800b238:	60a9      	str	r1, [r5, #8]
 800b23a:	6861      	ldr	r1, [r4, #4]
 800b23c:	60e9      	str	r1, [r5, #12]
 800b23e:	d81c      	bhi.n	800b27a <_realloc_r+0x18e>
 800b240:	f105 0210 	add.w	r2, r5, #16
 800b244:	f104 0108 	add.w	r1, r4, #8
 800b248:	6808      	ldr	r0, [r1, #0]
 800b24a:	6010      	str	r0, [r2, #0]
 800b24c:	6848      	ldr	r0, [r1, #4]
 800b24e:	6050      	str	r0, [r2, #4]
 800b250:	6889      	ldr	r1, [r1, #8]
 800b252:	6091      	str	r1, [r2, #8]
 800b254:	eba3 0308 	sub.w	r3, r3, r8
 800b258:	eb05 0208 	add.w	r2, r5, r8
 800b25c:	f043 0301 	orr.w	r3, r3, #1
 800b260:	f8cb 2008 	str.w	r2, [fp, #8]
 800b264:	6053      	str	r3, [r2, #4]
 800b266:	686b      	ldr	r3, [r5, #4]
 800b268:	f003 0301 	and.w	r3, r3, #1
 800b26c:	ea43 0308 	orr.w	r3, r3, r8
 800b270:	606b      	str	r3, [r5, #4]
 800b272:	4650      	mov	r0, sl
 800b274:	f7ff fc62 	bl	800ab3c <__malloc_unlock>
 800b278:	e759      	b.n	800b12e <_realloc_r+0x42>
 800b27a:	68a1      	ldr	r1, [r4, #8]
 800b27c:	2a24      	cmp	r2, #36	; 0x24
 800b27e:	6129      	str	r1, [r5, #16]
 800b280:	68e1      	ldr	r1, [r4, #12]
 800b282:	bf18      	it	ne
 800b284:	f105 0218 	addne.w	r2, r5, #24
 800b288:	6169      	str	r1, [r5, #20]
 800b28a:	bf09      	itett	eq
 800b28c:	6922      	ldreq	r2, [r4, #16]
 800b28e:	f104 0110 	addne.w	r1, r4, #16
 800b292:	61aa      	streq	r2, [r5, #24]
 800b294:	6960      	ldreq	r0, [r4, #20]
 800b296:	bf02      	ittt	eq
 800b298:	f105 0220 	addeq.w	r2, r5, #32
 800b29c:	f104 0118 	addeq.w	r1, r4, #24
 800b2a0:	61e8      	streq	r0, [r5, #28]
 800b2a2:	e7d1      	b.n	800b248 <_realloc_r+0x15c>
 800b2a4:	463a      	mov	r2, r7
 800b2a6:	4621      	mov	r1, r4
 800b2a8:	e7ce      	b.n	800b248 <_realloc_r+0x15c>
 800b2aa:	4621      	mov	r1, r4
 800b2ac:	4638      	mov	r0, r7
 800b2ae:	9301      	str	r3, [sp, #4]
 800b2b0:	f7ff fc24 	bl	800aafc <memmove>
 800b2b4:	9b01      	ldr	r3, [sp, #4]
 800b2b6:	e7cd      	b.n	800b254 <_realloc_r+0x168>
 800b2b8:	18c7      	adds	r7, r0, r3
 800b2ba:	45b8      	cmp	r8, r7
 800b2bc:	dc20      	bgt.n	800b300 <_realloc_r+0x214>
 800b2be:	68cb      	ldr	r3, [r1, #12]
 800b2c0:	688a      	ldr	r2, [r1, #8]
 800b2c2:	60d3      	str	r3, [r2, #12]
 800b2c4:	609a      	str	r2, [r3, #8]
 800b2c6:	4628      	mov	r0, r5
 800b2c8:	68eb      	ldr	r3, [r5, #12]
 800b2ca:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b2ce:	60d3      	str	r3, [r2, #12]
 800b2d0:	609a      	str	r2, [r3, #8]
 800b2d2:	1f32      	subs	r2, r6, #4
 800b2d4:	2a24      	cmp	r2, #36	; 0x24
 800b2d6:	d843      	bhi.n	800b360 <_realloc_r+0x274>
 800b2d8:	2a13      	cmp	r2, #19
 800b2da:	d93f      	bls.n	800b35c <_realloc_r+0x270>
 800b2dc:	6823      	ldr	r3, [r4, #0]
 800b2de:	2a1b      	cmp	r2, #27
 800b2e0:	60ab      	str	r3, [r5, #8]
 800b2e2:	6863      	ldr	r3, [r4, #4]
 800b2e4:	60eb      	str	r3, [r5, #12]
 800b2e6:	d824      	bhi.n	800b332 <_realloc_r+0x246>
 800b2e8:	f105 0010 	add.w	r0, r5, #16
 800b2ec:	f104 0308 	add.w	r3, r4, #8
 800b2f0:	681a      	ldr	r2, [r3, #0]
 800b2f2:	6002      	str	r2, [r0, #0]
 800b2f4:	685a      	ldr	r2, [r3, #4]
 800b2f6:	6042      	str	r2, [r0, #4]
 800b2f8:	689b      	ldr	r3, [r3, #8]
 800b2fa:	6083      	str	r3, [r0, #8]
 800b2fc:	46a9      	mov	r9, r5
 800b2fe:	e756      	b.n	800b1ae <_realloc_r+0xc2>
 800b300:	4580      	cmp	r8, r0
 800b302:	4607      	mov	r7, r0
 800b304:	dddf      	ble.n	800b2c6 <_realloc_r+0x1da>
 800b306:	4611      	mov	r1, r2
 800b308:	4650      	mov	r0, sl
 800b30a:	f7ff f9cb 	bl	800a6a4 <_malloc_r>
 800b30e:	4607      	mov	r7, r0
 800b310:	2800      	cmp	r0, #0
 800b312:	d0ae      	beq.n	800b272 <_realloc_r+0x186>
 800b314:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b318:	f1a0 0208 	sub.w	r2, r0, #8
 800b31c:	f023 0301 	bic.w	r3, r3, #1
 800b320:	444b      	add	r3, r9
 800b322:	429a      	cmp	r2, r3
 800b324:	d120      	bne.n	800b368 <_realloc_r+0x27c>
 800b326:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b32a:	f027 0703 	bic.w	r7, r7, #3
 800b32e:	4437      	add	r7, r6
 800b330:	e73d      	b.n	800b1ae <_realloc_r+0xc2>
 800b332:	68a3      	ldr	r3, [r4, #8]
 800b334:	2a24      	cmp	r2, #36	; 0x24
 800b336:	612b      	str	r3, [r5, #16]
 800b338:	68e3      	ldr	r3, [r4, #12]
 800b33a:	bf18      	it	ne
 800b33c:	f105 0018 	addne.w	r0, r5, #24
 800b340:	616b      	str	r3, [r5, #20]
 800b342:	bf09      	itett	eq
 800b344:	6923      	ldreq	r3, [r4, #16]
 800b346:	f104 0310 	addne.w	r3, r4, #16
 800b34a:	61ab      	streq	r3, [r5, #24]
 800b34c:	6962      	ldreq	r2, [r4, #20]
 800b34e:	bf02      	ittt	eq
 800b350:	f105 0020 	addeq.w	r0, r5, #32
 800b354:	f104 0318 	addeq.w	r3, r4, #24
 800b358:	61ea      	streq	r2, [r5, #28]
 800b35a:	e7c9      	b.n	800b2f0 <_realloc_r+0x204>
 800b35c:	4623      	mov	r3, r4
 800b35e:	e7c7      	b.n	800b2f0 <_realloc_r+0x204>
 800b360:	4621      	mov	r1, r4
 800b362:	f7ff fbcb 	bl	800aafc <memmove>
 800b366:	e7c9      	b.n	800b2fc <_realloc_r+0x210>
 800b368:	1f32      	subs	r2, r6, #4
 800b36a:	2a24      	cmp	r2, #36	; 0x24
 800b36c:	d82e      	bhi.n	800b3cc <_realloc_r+0x2e0>
 800b36e:	2a13      	cmp	r2, #19
 800b370:	d929      	bls.n	800b3c6 <_realloc_r+0x2da>
 800b372:	6823      	ldr	r3, [r4, #0]
 800b374:	2a1b      	cmp	r2, #27
 800b376:	6003      	str	r3, [r0, #0]
 800b378:	6863      	ldr	r3, [r4, #4]
 800b37a:	6043      	str	r3, [r0, #4]
 800b37c:	d80e      	bhi.n	800b39c <_realloc_r+0x2b0>
 800b37e:	f100 0308 	add.w	r3, r0, #8
 800b382:	f104 0208 	add.w	r2, r4, #8
 800b386:	6811      	ldr	r1, [r2, #0]
 800b388:	6019      	str	r1, [r3, #0]
 800b38a:	6851      	ldr	r1, [r2, #4]
 800b38c:	6059      	str	r1, [r3, #4]
 800b38e:	6892      	ldr	r2, [r2, #8]
 800b390:	609a      	str	r2, [r3, #8]
 800b392:	4621      	mov	r1, r4
 800b394:	4650      	mov	r0, sl
 800b396:	f7fe fec5 	bl	800a124 <_free_r>
 800b39a:	e76a      	b.n	800b272 <_realloc_r+0x186>
 800b39c:	68a3      	ldr	r3, [r4, #8]
 800b39e:	2a24      	cmp	r2, #36	; 0x24
 800b3a0:	6083      	str	r3, [r0, #8]
 800b3a2:	68e3      	ldr	r3, [r4, #12]
 800b3a4:	bf18      	it	ne
 800b3a6:	f104 0210 	addne.w	r2, r4, #16
 800b3aa:	60c3      	str	r3, [r0, #12]
 800b3ac:	bf09      	itett	eq
 800b3ae:	6923      	ldreq	r3, [r4, #16]
 800b3b0:	f100 0310 	addne.w	r3, r0, #16
 800b3b4:	6103      	streq	r3, [r0, #16]
 800b3b6:	6961      	ldreq	r1, [r4, #20]
 800b3b8:	bf02      	ittt	eq
 800b3ba:	f100 0318 	addeq.w	r3, r0, #24
 800b3be:	f104 0218 	addeq.w	r2, r4, #24
 800b3c2:	6141      	streq	r1, [r0, #20]
 800b3c4:	e7df      	b.n	800b386 <_realloc_r+0x29a>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	4622      	mov	r2, r4
 800b3ca:	e7dc      	b.n	800b386 <_realloc_r+0x29a>
 800b3cc:	4621      	mov	r1, r4
 800b3ce:	f7ff fb95 	bl	800aafc <memmove>
 800b3d2:	e7de      	b.n	800b392 <_realloc_r+0x2a6>
 800b3d4:	4637      	mov	r7, r6
 800b3d6:	e6ea      	b.n	800b1ae <_realloc_r+0xc2>
 800b3d8:	f003 0301 	and.w	r3, r3, #1
 800b3dc:	431f      	orrs	r7, r3
 800b3de:	f8c9 7004 	str.w	r7, [r9, #4]
 800b3e2:	6853      	ldr	r3, [r2, #4]
 800b3e4:	f043 0301 	orr.w	r3, r3, #1
 800b3e8:	6053      	str	r3, [r2, #4]
 800b3ea:	e6fc      	b.n	800b1e6 <_realloc_r+0xfa>
 800b3ec:	200002ec 	.word	0x200002ec

0800b3f0 <_sbrk_r>:
 800b3f0:	b538      	push	{r3, r4, r5, lr}
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	4c05      	ldr	r4, [pc, #20]	; (800b40c <_sbrk_r+0x1c>)
 800b3f6:	4605      	mov	r5, r0
 800b3f8:	4608      	mov	r0, r1
 800b3fa:	6023      	str	r3, [r4, #0]
 800b3fc:	f7fb fa00 	bl	8006800 <_sbrk>
 800b400:	1c43      	adds	r3, r0, #1
 800b402:	d102      	bne.n	800b40a <_sbrk_r+0x1a>
 800b404:	6823      	ldr	r3, [r4, #0]
 800b406:	b103      	cbz	r3, 800b40a <_sbrk_r+0x1a>
 800b408:	602b      	str	r3, [r5, #0]
 800b40a:	bd38      	pop	{r3, r4, r5, pc}
 800b40c:	2000aac0 	.word	0x2000aac0

0800b410 <__sread>:
 800b410:	b510      	push	{r4, lr}
 800b412:	460c      	mov	r4, r1
 800b414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b418:	f000 fa54 	bl	800b8c4 <_read_r>
 800b41c:	2800      	cmp	r0, #0
 800b41e:	bfab      	itete	ge
 800b420:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b422:	89a3      	ldrhlt	r3, [r4, #12]
 800b424:	181b      	addge	r3, r3, r0
 800b426:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b42a:	bfac      	ite	ge
 800b42c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b42e:	81a3      	strhlt	r3, [r4, #12]
 800b430:	bd10      	pop	{r4, pc}

0800b432 <__swrite>:
 800b432:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b436:	461f      	mov	r7, r3
 800b438:	898b      	ldrh	r3, [r1, #12]
 800b43a:	4605      	mov	r5, r0
 800b43c:	05db      	lsls	r3, r3, #23
 800b43e:	460c      	mov	r4, r1
 800b440:	4616      	mov	r6, r2
 800b442:	d505      	bpl.n	800b450 <__swrite+0x1e>
 800b444:	2302      	movs	r3, #2
 800b446:	2200      	movs	r2, #0
 800b448:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b44c:	f000 fa28 	bl	800b8a0 <_lseek_r>
 800b450:	89a3      	ldrh	r3, [r4, #12]
 800b452:	4632      	mov	r2, r6
 800b454:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b458:	81a3      	strh	r3, [r4, #12]
 800b45a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b45e:	463b      	mov	r3, r7
 800b460:	4628      	mov	r0, r5
 800b462:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b466:	f000 b8d3 	b.w	800b610 <_write_r>

0800b46a <__sseek>:
 800b46a:	b510      	push	{r4, lr}
 800b46c:	460c      	mov	r4, r1
 800b46e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b472:	f000 fa15 	bl	800b8a0 <_lseek_r>
 800b476:	1c43      	adds	r3, r0, #1
 800b478:	89a3      	ldrh	r3, [r4, #12]
 800b47a:	bf15      	itete	ne
 800b47c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b47e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b482:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b486:	81a3      	strheq	r3, [r4, #12]
 800b488:	bf18      	it	ne
 800b48a:	81a3      	strhne	r3, [r4, #12]
 800b48c:	bd10      	pop	{r4, pc}

0800b48e <__sclose>:
 800b48e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b492:	f000 b8fd 	b.w	800b690 <_close_r>

0800b496 <__ssprint_r>:
 800b496:	6893      	ldr	r3, [r2, #8]
 800b498:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b49c:	4681      	mov	r9, r0
 800b49e:	460c      	mov	r4, r1
 800b4a0:	4617      	mov	r7, r2
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d060      	beq.n	800b568 <__ssprint_r+0xd2>
 800b4a6:	f04f 0b00 	mov.w	fp, #0
 800b4aa:	465e      	mov	r6, fp
 800b4ac:	f8d2 a000 	ldr.w	sl, [r2]
 800b4b0:	b356      	cbz	r6, 800b508 <__ssprint_r+0x72>
 800b4b2:	68a3      	ldr	r3, [r4, #8]
 800b4b4:	429e      	cmp	r6, r3
 800b4b6:	d344      	bcc.n	800b542 <__ssprint_r+0xac>
 800b4b8:	89a2      	ldrh	r2, [r4, #12]
 800b4ba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b4be:	d03e      	beq.n	800b53e <__ssprint_r+0xa8>
 800b4c0:	2302      	movs	r3, #2
 800b4c2:	6825      	ldr	r5, [r4, #0]
 800b4c4:	6921      	ldr	r1, [r4, #16]
 800b4c6:	eba5 0801 	sub.w	r8, r5, r1
 800b4ca:	6965      	ldr	r5, [r4, #20]
 800b4cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b4d0:	fb95 f5f3 	sdiv	r5, r5, r3
 800b4d4:	f108 0301 	add.w	r3, r8, #1
 800b4d8:	4433      	add	r3, r6
 800b4da:	429d      	cmp	r5, r3
 800b4dc:	bf38      	it	cc
 800b4de:	461d      	movcc	r5, r3
 800b4e0:	0553      	lsls	r3, r2, #21
 800b4e2:	d546      	bpl.n	800b572 <__ssprint_r+0xdc>
 800b4e4:	4629      	mov	r1, r5
 800b4e6:	4648      	mov	r0, r9
 800b4e8:	f7ff f8dc 	bl	800a6a4 <_malloc_r>
 800b4ec:	b998      	cbnz	r0, 800b516 <__ssprint_r+0x80>
 800b4ee:	230c      	movs	r3, #12
 800b4f0:	f8c9 3000 	str.w	r3, [r9]
 800b4f4:	89a3      	ldrh	r3, [r4, #12]
 800b4f6:	f04f 30ff 	mov.w	r0, #4294967295
 800b4fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4fe:	81a3      	strh	r3, [r4, #12]
 800b500:	2300      	movs	r3, #0
 800b502:	60bb      	str	r3, [r7, #8]
 800b504:	607b      	str	r3, [r7, #4]
 800b506:	e031      	b.n	800b56c <__ssprint_r+0xd6>
 800b508:	f8da b000 	ldr.w	fp, [sl]
 800b50c:	f8da 6004 	ldr.w	r6, [sl, #4]
 800b510:	f10a 0a08 	add.w	sl, sl, #8
 800b514:	e7cc      	b.n	800b4b0 <__ssprint_r+0x1a>
 800b516:	4642      	mov	r2, r8
 800b518:	6921      	ldr	r1, [r4, #16]
 800b51a:	9001      	str	r0, [sp, #4]
 800b51c:	f7fb fad9 	bl	8006ad2 <memcpy>
 800b520:	89a2      	ldrh	r2, [r4, #12]
 800b522:	9b01      	ldr	r3, [sp, #4]
 800b524:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b528:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b52c:	81a2      	strh	r2, [r4, #12]
 800b52e:	6123      	str	r3, [r4, #16]
 800b530:	4443      	add	r3, r8
 800b532:	6023      	str	r3, [r4, #0]
 800b534:	4633      	mov	r3, r6
 800b536:	6165      	str	r5, [r4, #20]
 800b538:	eba5 0508 	sub.w	r5, r5, r8
 800b53c:	60a5      	str	r5, [r4, #8]
 800b53e:	429e      	cmp	r6, r3
 800b540:	d200      	bcs.n	800b544 <__ssprint_r+0xae>
 800b542:	4633      	mov	r3, r6
 800b544:	461a      	mov	r2, r3
 800b546:	4659      	mov	r1, fp
 800b548:	6820      	ldr	r0, [r4, #0]
 800b54a:	9301      	str	r3, [sp, #4]
 800b54c:	f7ff fad6 	bl	800aafc <memmove>
 800b550:	68a2      	ldr	r2, [r4, #8]
 800b552:	9b01      	ldr	r3, [sp, #4]
 800b554:	1ad2      	subs	r2, r2, r3
 800b556:	60a2      	str	r2, [r4, #8]
 800b558:	6822      	ldr	r2, [r4, #0]
 800b55a:	4413      	add	r3, r2
 800b55c:	6023      	str	r3, [r4, #0]
 800b55e:	68bb      	ldr	r3, [r7, #8]
 800b560:	1b9e      	subs	r6, r3, r6
 800b562:	60be      	str	r6, [r7, #8]
 800b564:	2e00      	cmp	r6, #0
 800b566:	d1cf      	bne.n	800b508 <__ssprint_r+0x72>
 800b568:	2000      	movs	r0, #0
 800b56a:	6078      	str	r0, [r7, #4]
 800b56c:	b003      	add	sp, #12
 800b56e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b572:	462a      	mov	r2, r5
 800b574:	4648      	mov	r0, r9
 800b576:	f7ff fdb9 	bl	800b0ec <_realloc_r>
 800b57a:	4603      	mov	r3, r0
 800b57c:	2800      	cmp	r0, #0
 800b57e:	d1d6      	bne.n	800b52e <__ssprint_r+0x98>
 800b580:	6921      	ldr	r1, [r4, #16]
 800b582:	4648      	mov	r0, r9
 800b584:	f7fe fdce 	bl	800a124 <_free_r>
 800b588:	e7b1      	b.n	800b4ee <__ssprint_r+0x58>

0800b58a <__sprint_r>:
 800b58a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b58e:	6893      	ldr	r3, [r2, #8]
 800b590:	4680      	mov	r8, r0
 800b592:	460f      	mov	r7, r1
 800b594:	4614      	mov	r4, r2
 800b596:	b91b      	cbnz	r3, 800b5a0 <__sprint_r+0x16>
 800b598:	6053      	str	r3, [r2, #4]
 800b59a:	4618      	mov	r0, r3
 800b59c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5a0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b5a2:	049d      	lsls	r5, r3, #18
 800b5a4:	d523      	bpl.n	800b5ee <__sprint_r+0x64>
 800b5a6:	6815      	ldr	r5, [r2, #0]
 800b5a8:	68a0      	ldr	r0, [r4, #8]
 800b5aa:	3508      	adds	r5, #8
 800b5ac:	b920      	cbnz	r0, 800b5b8 <__sprint_r+0x2e>
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	60a3      	str	r3, [r4, #8]
 800b5b2:	6063      	str	r3, [r4, #4]
 800b5b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5b8:	f04f 0900 	mov.w	r9, #0
 800b5bc:	f855 6c04 	ldr.w	r6, [r5, #-4]
 800b5c0:	f855 bc08 	ldr.w	fp, [r5, #-8]
 800b5c4:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800b5c8:	45ca      	cmp	sl, r9
 800b5ca:	dc05      	bgt.n	800b5d8 <__sprint_r+0x4e>
 800b5cc:	68a3      	ldr	r3, [r4, #8]
 800b5ce:	f026 0603 	bic.w	r6, r6, #3
 800b5d2:	1b9e      	subs	r6, r3, r6
 800b5d4:	60a6      	str	r6, [r4, #8]
 800b5d6:	e7e7      	b.n	800b5a8 <__sprint_r+0x1e>
 800b5d8:	463a      	mov	r2, r7
 800b5da:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800b5de:	4640      	mov	r0, r8
 800b5e0:	f000 f913 	bl	800b80a <_fputwc_r>
 800b5e4:	1c43      	adds	r3, r0, #1
 800b5e6:	d0e2      	beq.n	800b5ae <__sprint_r+0x24>
 800b5e8:	f109 0901 	add.w	r9, r9, #1
 800b5ec:	e7ec      	b.n	800b5c8 <__sprint_r+0x3e>
 800b5ee:	f7fe fe55 	bl	800a29c <__sfvwrite_r>
 800b5f2:	e7dc      	b.n	800b5ae <__sprint_r+0x24>

0800b5f4 <__ascii_wctomb>:
 800b5f4:	b149      	cbz	r1, 800b60a <__ascii_wctomb+0x16>
 800b5f6:	2aff      	cmp	r2, #255	; 0xff
 800b5f8:	bf8b      	itete	hi
 800b5fa:	238a      	movhi	r3, #138	; 0x8a
 800b5fc:	700a      	strbls	r2, [r1, #0]
 800b5fe:	6003      	strhi	r3, [r0, #0]
 800b600:	2001      	movls	r0, #1
 800b602:	bf88      	it	hi
 800b604:	f04f 30ff 	movhi.w	r0, #4294967295
 800b608:	4770      	bx	lr
 800b60a:	4608      	mov	r0, r1
 800b60c:	4770      	bx	lr
	...

0800b610 <_write_r>:
 800b610:	b538      	push	{r3, r4, r5, lr}
 800b612:	4605      	mov	r5, r0
 800b614:	4608      	mov	r0, r1
 800b616:	4611      	mov	r1, r2
 800b618:	2200      	movs	r2, #0
 800b61a:	4c05      	ldr	r4, [pc, #20]	; (800b630 <_write_r+0x20>)
 800b61c:	6022      	str	r2, [r4, #0]
 800b61e:	461a      	mov	r2, r3
 800b620:	f7fb f8d2 	bl	80067c8 <_write>
 800b624:	1c43      	adds	r3, r0, #1
 800b626:	d102      	bne.n	800b62e <_write_r+0x1e>
 800b628:	6823      	ldr	r3, [r4, #0]
 800b62a:	b103      	cbz	r3, 800b62e <_write_r+0x1e>
 800b62c:	602b      	str	r3, [r5, #0]
 800b62e:	bd38      	pop	{r3, r4, r5, pc}
 800b630:	2000aac0 	.word	0x2000aac0

0800b634 <_calloc_r>:
 800b634:	b510      	push	{r4, lr}
 800b636:	4351      	muls	r1, r2
 800b638:	f7ff f834 	bl	800a6a4 <_malloc_r>
 800b63c:	4604      	mov	r4, r0
 800b63e:	b198      	cbz	r0, 800b668 <_calloc_r+0x34>
 800b640:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b644:	f022 0203 	bic.w	r2, r2, #3
 800b648:	3a04      	subs	r2, #4
 800b64a:	2a24      	cmp	r2, #36	; 0x24
 800b64c:	d81b      	bhi.n	800b686 <_calloc_r+0x52>
 800b64e:	2a13      	cmp	r2, #19
 800b650:	d917      	bls.n	800b682 <_calloc_r+0x4e>
 800b652:	2100      	movs	r1, #0
 800b654:	2a1b      	cmp	r2, #27
 800b656:	6001      	str	r1, [r0, #0]
 800b658:	6041      	str	r1, [r0, #4]
 800b65a:	d807      	bhi.n	800b66c <_calloc_r+0x38>
 800b65c:	f100 0308 	add.w	r3, r0, #8
 800b660:	2200      	movs	r2, #0
 800b662:	601a      	str	r2, [r3, #0]
 800b664:	605a      	str	r2, [r3, #4]
 800b666:	609a      	str	r2, [r3, #8]
 800b668:	4620      	mov	r0, r4
 800b66a:	bd10      	pop	{r4, pc}
 800b66c:	2a24      	cmp	r2, #36	; 0x24
 800b66e:	6081      	str	r1, [r0, #8]
 800b670:	60c1      	str	r1, [r0, #12]
 800b672:	bf11      	iteee	ne
 800b674:	f100 0310 	addne.w	r3, r0, #16
 800b678:	6101      	streq	r1, [r0, #16]
 800b67a:	f100 0318 	addeq.w	r3, r0, #24
 800b67e:	6141      	streq	r1, [r0, #20]
 800b680:	e7ee      	b.n	800b660 <_calloc_r+0x2c>
 800b682:	4603      	mov	r3, r0
 800b684:	e7ec      	b.n	800b660 <_calloc_r+0x2c>
 800b686:	2100      	movs	r1, #0
 800b688:	f7fb fa2e 	bl	8006ae8 <memset>
 800b68c:	e7ec      	b.n	800b668 <_calloc_r+0x34>
	...

0800b690 <_close_r>:
 800b690:	b538      	push	{r3, r4, r5, lr}
 800b692:	2300      	movs	r3, #0
 800b694:	4c05      	ldr	r4, [pc, #20]	; (800b6ac <_close_r+0x1c>)
 800b696:	4605      	mov	r5, r0
 800b698:	4608      	mov	r0, r1
 800b69a:	6023      	str	r3, [r4, #0]
 800b69c:	f7fb f8ce 	bl	800683c <_close>
 800b6a0:	1c43      	adds	r3, r0, #1
 800b6a2:	d102      	bne.n	800b6aa <_close_r+0x1a>
 800b6a4:	6823      	ldr	r3, [r4, #0]
 800b6a6:	b103      	cbz	r3, 800b6aa <_close_r+0x1a>
 800b6a8:	602b      	str	r3, [r5, #0]
 800b6aa:	bd38      	pop	{r3, r4, r5, pc}
 800b6ac:	2000aac0 	.word	0x2000aac0

0800b6b0 <_fclose_r>:
 800b6b0:	b570      	push	{r4, r5, r6, lr}
 800b6b2:	4605      	mov	r5, r0
 800b6b4:	460c      	mov	r4, r1
 800b6b6:	b911      	cbnz	r1, 800b6be <_fclose_r+0xe>
 800b6b8:	2600      	movs	r6, #0
 800b6ba:	4630      	mov	r0, r6
 800b6bc:	bd70      	pop	{r4, r5, r6, pc}
 800b6be:	b118      	cbz	r0, 800b6c8 <_fclose_r+0x18>
 800b6c0:	6983      	ldr	r3, [r0, #24]
 800b6c2:	b90b      	cbnz	r3, 800b6c8 <_fclose_r+0x18>
 800b6c4:	f7fe fc56 	bl	8009f74 <__sinit>
 800b6c8:	4b2c      	ldr	r3, [pc, #176]	; (800b77c <_fclose_r+0xcc>)
 800b6ca:	429c      	cmp	r4, r3
 800b6cc:	d114      	bne.n	800b6f8 <_fclose_r+0x48>
 800b6ce:	686c      	ldr	r4, [r5, #4]
 800b6d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6d2:	07d8      	lsls	r0, r3, #31
 800b6d4:	d405      	bmi.n	800b6e2 <_fclose_r+0x32>
 800b6d6:	89a3      	ldrh	r3, [r4, #12]
 800b6d8:	0599      	lsls	r1, r3, #22
 800b6da:	d402      	bmi.n	800b6e2 <_fclose_r+0x32>
 800b6dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6de:	f7fe ff6b 	bl	800a5b8 <__retarget_lock_acquire_recursive>
 800b6e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6e6:	b98b      	cbnz	r3, 800b70c <_fclose_r+0x5c>
 800b6e8:	6e66      	ldr	r6, [r4, #100]	; 0x64
 800b6ea:	f016 0601 	ands.w	r6, r6, #1
 800b6ee:	d1e3      	bne.n	800b6b8 <_fclose_r+0x8>
 800b6f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6f2:	f7fe ff62 	bl	800a5ba <__retarget_lock_release_recursive>
 800b6f6:	e7e0      	b.n	800b6ba <_fclose_r+0xa>
 800b6f8:	4b21      	ldr	r3, [pc, #132]	; (800b780 <_fclose_r+0xd0>)
 800b6fa:	429c      	cmp	r4, r3
 800b6fc:	d101      	bne.n	800b702 <_fclose_r+0x52>
 800b6fe:	68ac      	ldr	r4, [r5, #8]
 800b700:	e7e6      	b.n	800b6d0 <_fclose_r+0x20>
 800b702:	4b20      	ldr	r3, [pc, #128]	; (800b784 <_fclose_r+0xd4>)
 800b704:	429c      	cmp	r4, r3
 800b706:	bf08      	it	eq
 800b708:	68ec      	ldreq	r4, [r5, #12]
 800b70a:	e7e1      	b.n	800b6d0 <_fclose_r+0x20>
 800b70c:	4621      	mov	r1, r4
 800b70e:	4628      	mov	r0, r5
 800b710:	f7fe fb0a 	bl	8009d28 <__sflush_r>
 800b714:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b716:	4606      	mov	r6, r0
 800b718:	b133      	cbz	r3, 800b728 <_fclose_r+0x78>
 800b71a:	6a21      	ldr	r1, [r4, #32]
 800b71c:	4628      	mov	r0, r5
 800b71e:	4798      	blx	r3
 800b720:	2800      	cmp	r0, #0
 800b722:	bfb8      	it	lt
 800b724:	f04f 36ff 	movlt.w	r6, #4294967295
 800b728:	89a3      	ldrh	r3, [r4, #12]
 800b72a:	061a      	lsls	r2, r3, #24
 800b72c:	d503      	bpl.n	800b736 <_fclose_r+0x86>
 800b72e:	6921      	ldr	r1, [r4, #16]
 800b730:	4628      	mov	r0, r5
 800b732:	f7fe fcf7 	bl	800a124 <_free_r>
 800b736:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b738:	b141      	cbz	r1, 800b74c <_fclose_r+0x9c>
 800b73a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b73e:	4299      	cmp	r1, r3
 800b740:	d002      	beq.n	800b748 <_fclose_r+0x98>
 800b742:	4628      	mov	r0, r5
 800b744:	f7fe fcee 	bl	800a124 <_free_r>
 800b748:	2300      	movs	r3, #0
 800b74a:	6363      	str	r3, [r4, #52]	; 0x34
 800b74c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b74e:	b121      	cbz	r1, 800b75a <_fclose_r+0xaa>
 800b750:	4628      	mov	r0, r5
 800b752:	f7fe fce7 	bl	800a124 <_free_r>
 800b756:	2300      	movs	r3, #0
 800b758:	64a3      	str	r3, [r4, #72]	; 0x48
 800b75a:	f7fe fbf3 	bl	8009f44 <__sfp_lock_acquire>
 800b75e:	2300      	movs	r3, #0
 800b760:	81a3      	strh	r3, [r4, #12]
 800b762:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b764:	07db      	lsls	r3, r3, #31
 800b766:	d402      	bmi.n	800b76e <_fclose_r+0xbe>
 800b768:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b76a:	f7fe ff26 	bl	800a5ba <__retarget_lock_release_recursive>
 800b76e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b770:	f7fe ff21 	bl	800a5b6 <__retarget_lock_close_recursive>
 800b774:	f7fe fbec 	bl	8009f50 <__sfp_lock_release>
 800b778:	e79f      	b.n	800b6ba <_fclose_r+0xa>
 800b77a:	bf00      	nop
 800b77c:	0800c018 	.word	0x0800c018
 800b780:	0800c038 	.word	0x0800c038
 800b784:	0800bff8 	.word	0x0800bff8

0800b788 <__fputwc>:
 800b788:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b78c:	4680      	mov	r8, r0
 800b78e:	460e      	mov	r6, r1
 800b790:	4614      	mov	r4, r2
 800b792:	f7fe feef 	bl	800a574 <__locale_mb_cur_max>
 800b796:	2801      	cmp	r0, #1
 800b798:	d11c      	bne.n	800b7d4 <__fputwc+0x4c>
 800b79a:	1e73      	subs	r3, r6, #1
 800b79c:	2bfe      	cmp	r3, #254	; 0xfe
 800b79e:	d819      	bhi.n	800b7d4 <__fputwc+0x4c>
 800b7a0:	4605      	mov	r5, r0
 800b7a2:	f88d 6004 	strb.w	r6, [sp, #4]
 800b7a6:	2700      	movs	r7, #0
 800b7a8:	f10d 0904 	add.w	r9, sp, #4
 800b7ac:	42af      	cmp	r7, r5
 800b7ae:	d020      	beq.n	800b7f2 <__fputwc+0x6a>
 800b7b0:	68a3      	ldr	r3, [r4, #8]
 800b7b2:	f817 1009 	ldrb.w	r1, [r7, r9]
 800b7b6:	3b01      	subs	r3, #1
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	60a3      	str	r3, [r4, #8]
 800b7bc:	da04      	bge.n	800b7c8 <__fputwc+0x40>
 800b7be:	69a2      	ldr	r2, [r4, #24]
 800b7c0:	4293      	cmp	r3, r2
 800b7c2:	db1a      	blt.n	800b7fa <__fputwc+0x72>
 800b7c4:	290a      	cmp	r1, #10
 800b7c6:	d018      	beq.n	800b7fa <__fputwc+0x72>
 800b7c8:	6823      	ldr	r3, [r4, #0]
 800b7ca:	1c5a      	adds	r2, r3, #1
 800b7cc:	6022      	str	r2, [r4, #0]
 800b7ce:	7019      	strb	r1, [r3, #0]
 800b7d0:	3701      	adds	r7, #1
 800b7d2:	e7eb      	b.n	800b7ac <__fputwc+0x24>
 800b7d4:	4632      	mov	r2, r6
 800b7d6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800b7da:	a901      	add	r1, sp, #4
 800b7dc:	4640      	mov	r0, r8
 800b7de:	f000 f8e1 	bl	800b9a4 <_wcrtomb_r>
 800b7e2:	1c42      	adds	r2, r0, #1
 800b7e4:	4605      	mov	r5, r0
 800b7e6:	d1de      	bne.n	800b7a6 <__fputwc+0x1e>
 800b7e8:	4606      	mov	r6, r0
 800b7ea:	89a3      	ldrh	r3, [r4, #12]
 800b7ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7f0:	81a3      	strh	r3, [r4, #12]
 800b7f2:	4630      	mov	r0, r6
 800b7f4:	b003      	add	sp, #12
 800b7f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b7fa:	4622      	mov	r2, r4
 800b7fc:	4640      	mov	r0, r8
 800b7fe:	f000 f873 	bl	800b8e8 <__swbuf_r>
 800b802:	1c43      	adds	r3, r0, #1
 800b804:	d1e4      	bne.n	800b7d0 <__fputwc+0x48>
 800b806:	4606      	mov	r6, r0
 800b808:	e7f3      	b.n	800b7f2 <__fputwc+0x6a>

0800b80a <_fputwc_r>:
 800b80a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b80c:	b570      	push	{r4, r5, r6, lr}
 800b80e:	07db      	lsls	r3, r3, #31
 800b810:	4605      	mov	r5, r0
 800b812:	460e      	mov	r6, r1
 800b814:	4614      	mov	r4, r2
 800b816:	d405      	bmi.n	800b824 <_fputwc_r+0x1a>
 800b818:	8993      	ldrh	r3, [r2, #12]
 800b81a:	0598      	lsls	r0, r3, #22
 800b81c:	d402      	bmi.n	800b824 <_fputwc_r+0x1a>
 800b81e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b820:	f7fe feca 	bl	800a5b8 <__retarget_lock_acquire_recursive>
 800b824:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b828:	0499      	lsls	r1, r3, #18
 800b82a:	d406      	bmi.n	800b83a <_fputwc_r+0x30>
 800b82c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b830:	81a3      	strh	r3, [r4, #12]
 800b832:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b834:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b838:	6663      	str	r3, [r4, #100]	; 0x64
 800b83a:	4622      	mov	r2, r4
 800b83c:	4628      	mov	r0, r5
 800b83e:	4631      	mov	r1, r6
 800b840:	f7ff ffa2 	bl	800b788 <__fputwc>
 800b844:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b846:	4605      	mov	r5, r0
 800b848:	07da      	lsls	r2, r3, #31
 800b84a:	d405      	bmi.n	800b858 <_fputwc_r+0x4e>
 800b84c:	89a3      	ldrh	r3, [r4, #12]
 800b84e:	059b      	lsls	r3, r3, #22
 800b850:	d402      	bmi.n	800b858 <_fputwc_r+0x4e>
 800b852:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b854:	f7fe feb1 	bl	800a5ba <__retarget_lock_release_recursive>
 800b858:	4628      	mov	r0, r5
 800b85a:	bd70      	pop	{r4, r5, r6, pc}

0800b85c <_fstat_r>:
 800b85c:	b538      	push	{r3, r4, r5, lr}
 800b85e:	2300      	movs	r3, #0
 800b860:	4c06      	ldr	r4, [pc, #24]	; (800b87c <_fstat_r+0x20>)
 800b862:	4605      	mov	r5, r0
 800b864:	4608      	mov	r0, r1
 800b866:	4611      	mov	r1, r2
 800b868:	6023      	str	r3, [r4, #0]
 800b86a:	f7fa fff7 	bl	800685c <_fstat>
 800b86e:	1c43      	adds	r3, r0, #1
 800b870:	d102      	bne.n	800b878 <_fstat_r+0x1c>
 800b872:	6823      	ldr	r3, [r4, #0]
 800b874:	b103      	cbz	r3, 800b878 <_fstat_r+0x1c>
 800b876:	602b      	str	r3, [r5, #0]
 800b878:	bd38      	pop	{r3, r4, r5, pc}
 800b87a:	bf00      	nop
 800b87c:	2000aac0 	.word	0x2000aac0

0800b880 <_isatty_r>:
 800b880:	b538      	push	{r3, r4, r5, lr}
 800b882:	2300      	movs	r3, #0
 800b884:	4c05      	ldr	r4, [pc, #20]	; (800b89c <_isatty_r+0x1c>)
 800b886:	4605      	mov	r5, r0
 800b888:	4608      	mov	r0, r1
 800b88a:	6023      	str	r3, [r4, #0]
 800b88c:	f7fa fff8 	bl	8006880 <_isatty>
 800b890:	1c43      	adds	r3, r0, #1
 800b892:	d102      	bne.n	800b89a <_isatty_r+0x1a>
 800b894:	6823      	ldr	r3, [r4, #0]
 800b896:	b103      	cbz	r3, 800b89a <_isatty_r+0x1a>
 800b898:	602b      	str	r3, [r5, #0]
 800b89a:	bd38      	pop	{r3, r4, r5, pc}
 800b89c:	2000aac0 	.word	0x2000aac0

0800b8a0 <_lseek_r>:
 800b8a0:	b538      	push	{r3, r4, r5, lr}
 800b8a2:	4605      	mov	r5, r0
 800b8a4:	4608      	mov	r0, r1
 800b8a6:	4611      	mov	r1, r2
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	4c05      	ldr	r4, [pc, #20]	; (800b8c0 <_lseek_r+0x20>)
 800b8ac:	6022      	str	r2, [r4, #0]
 800b8ae:	461a      	mov	r2, r3
 800b8b0:	f7fa fff6 	bl	80068a0 <_lseek>
 800b8b4:	1c43      	adds	r3, r0, #1
 800b8b6:	d102      	bne.n	800b8be <_lseek_r+0x1e>
 800b8b8:	6823      	ldr	r3, [r4, #0]
 800b8ba:	b103      	cbz	r3, 800b8be <_lseek_r+0x1e>
 800b8bc:	602b      	str	r3, [r5, #0]
 800b8be:	bd38      	pop	{r3, r4, r5, pc}
 800b8c0:	2000aac0 	.word	0x2000aac0

0800b8c4 <_read_r>:
 800b8c4:	b538      	push	{r3, r4, r5, lr}
 800b8c6:	4605      	mov	r5, r0
 800b8c8:	4608      	mov	r0, r1
 800b8ca:	4611      	mov	r1, r2
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	4c05      	ldr	r4, [pc, #20]	; (800b8e4 <_read_r+0x20>)
 800b8d0:	6022      	str	r2, [r4, #0]
 800b8d2:	461a      	mov	r2, r3
 800b8d4:	f7fa fff6 	bl	80068c4 <_read>
 800b8d8:	1c43      	adds	r3, r0, #1
 800b8da:	d102      	bne.n	800b8e2 <_read_r+0x1e>
 800b8dc:	6823      	ldr	r3, [r4, #0]
 800b8de:	b103      	cbz	r3, 800b8e2 <_read_r+0x1e>
 800b8e0:	602b      	str	r3, [r5, #0]
 800b8e2:	bd38      	pop	{r3, r4, r5, pc}
 800b8e4:	2000aac0 	.word	0x2000aac0

0800b8e8 <__swbuf_r>:
 800b8e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8ea:	460e      	mov	r6, r1
 800b8ec:	4614      	mov	r4, r2
 800b8ee:	4605      	mov	r5, r0
 800b8f0:	b118      	cbz	r0, 800b8fa <__swbuf_r+0x12>
 800b8f2:	6983      	ldr	r3, [r0, #24]
 800b8f4:	b90b      	cbnz	r3, 800b8fa <__swbuf_r+0x12>
 800b8f6:	f7fe fb3d 	bl	8009f74 <__sinit>
 800b8fa:	4b27      	ldr	r3, [pc, #156]	; (800b998 <__swbuf_r+0xb0>)
 800b8fc:	429c      	cmp	r4, r3
 800b8fe:	d12f      	bne.n	800b960 <__swbuf_r+0x78>
 800b900:	686c      	ldr	r4, [r5, #4]
 800b902:	69a3      	ldr	r3, [r4, #24]
 800b904:	60a3      	str	r3, [r4, #8]
 800b906:	89a3      	ldrh	r3, [r4, #12]
 800b908:	0719      	lsls	r1, r3, #28
 800b90a:	d533      	bpl.n	800b974 <__swbuf_r+0x8c>
 800b90c:	6923      	ldr	r3, [r4, #16]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d030      	beq.n	800b974 <__swbuf_r+0x8c>
 800b912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b916:	b2f6      	uxtb	r6, r6
 800b918:	049a      	lsls	r2, r3, #18
 800b91a:	4637      	mov	r7, r6
 800b91c:	d534      	bpl.n	800b988 <__swbuf_r+0xa0>
 800b91e:	6923      	ldr	r3, [r4, #16]
 800b920:	6820      	ldr	r0, [r4, #0]
 800b922:	1ac0      	subs	r0, r0, r3
 800b924:	6963      	ldr	r3, [r4, #20]
 800b926:	4298      	cmp	r0, r3
 800b928:	db04      	blt.n	800b934 <__swbuf_r+0x4c>
 800b92a:	4621      	mov	r1, r4
 800b92c:	4628      	mov	r0, r5
 800b92e:	f7fe fa8d 	bl	8009e4c <_fflush_r>
 800b932:	bb28      	cbnz	r0, 800b980 <__swbuf_r+0x98>
 800b934:	68a3      	ldr	r3, [r4, #8]
 800b936:	3001      	adds	r0, #1
 800b938:	3b01      	subs	r3, #1
 800b93a:	60a3      	str	r3, [r4, #8]
 800b93c:	6823      	ldr	r3, [r4, #0]
 800b93e:	1c5a      	adds	r2, r3, #1
 800b940:	6022      	str	r2, [r4, #0]
 800b942:	701e      	strb	r6, [r3, #0]
 800b944:	6963      	ldr	r3, [r4, #20]
 800b946:	4298      	cmp	r0, r3
 800b948:	d004      	beq.n	800b954 <__swbuf_r+0x6c>
 800b94a:	89a3      	ldrh	r3, [r4, #12]
 800b94c:	07db      	lsls	r3, r3, #31
 800b94e:	d519      	bpl.n	800b984 <__swbuf_r+0x9c>
 800b950:	2e0a      	cmp	r6, #10
 800b952:	d117      	bne.n	800b984 <__swbuf_r+0x9c>
 800b954:	4621      	mov	r1, r4
 800b956:	4628      	mov	r0, r5
 800b958:	f7fe fa78 	bl	8009e4c <_fflush_r>
 800b95c:	b190      	cbz	r0, 800b984 <__swbuf_r+0x9c>
 800b95e:	e00f      	b.n	800b980 <__swbuf_r+0x98>
 800b960:	4b0e      	ldr	r3, [pc, #56]	; (800b99c <__swbuf_r+0xb4>)
 800b962:	429c      	cmp	r4, r3
 800b964:	d101      	bne.n	800b96a <__swbuf_r+0x82>
 800b966:	68ac      	ldr	r4, [r5, #8]
 800b968:	e7cb      	b.n	800b902 <__swbuf_r+0x1a>
 800b96a:	4b0d      	ldr	r3, [pc, #52]	; (800b9a0 <__swbuf_r+0xb8>)
 800b96c:	429c      	cmp	r4, r3
 800b96e:	bf08      	it	eq
 800b970:	68ec      	ldreq	r4, [r5, #12]
 800b972:	e7c6      	b.n	800b902 <__swbuf_r+0x1a>
 800b974:	4621      	mov	r1, r4
 800b976:	4628      	mov	r0, r5
 800b978:	f7fd fb06 	bl	8008f88 <__swsetup_r>
 800b97c:	2800      	cmp	r0, #0
 800b97e:	d0c8      	beq.n	800b912 <__swbuf_r+0x2a>
 800b980:	f04f 37ff 	mov.w	r7, #4294967295
 800b984:	4638      	mov	r0, r7
 800b986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b988:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b98c:	81a3      	strh	r3, [r4, #12]
 800b98e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b990:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b994:	6663      	str	r3, [r4, #100]	; 0x64
 800b996:	e7c2      	b.n	800b91e <__swbuf_r+0x36>
 800b998:	0800c018 	.word	0x0800c018
 800b99c:	0800c038 	.word	0x0800c038
 800b9a0:	0800bff8 	.word	0x0800bff8

0800b9a4 <_wcrtomb_r>:
 800b9a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9a6:	4605      	mov	r5, r0
 800b9a8:	b085      	sub	sp, #20
 800b9aa:	461e      	mov	r6, r3
 800b9ac:	460f      	mov	r7, r1
 800b9ae:	4c0f      	ldr	r4, [pc, #60]	; (800b9ec <_wcrtomb_r+0x48>)
 800b9b0:	b991      	cbnz	r1, 800b9d8 <_wcrtomb_r+0x34>
 800b9b2:	6822      	ldr	r2, [r4, #0]
 800b9b4:	490e      	ldr	r1, [pc, #56]	; (800b9f0 <_wcrtomb_r+0x4c>)
 800b9b6:	6a12      	ldr	r2, [r2, #32]
 800b9b8:	2a00      	cmp	r2, #0
 800b9ba:	bf08      	it	eq
 800b9bc:	460a      	moveq	r2, r1
 800b9be:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 800b9c2:	463a      	mov	r2, r7
 800b9c4:	a901      	add	r1, sp, #4
 800b9c6:	47a0      	blx	r4
 800b9c8:	1c43      	adds	r3, r0, #1
 800b9ca:	bf01      	itttt	eq
 800b9cc:	2300      	moveq	r3, #0
 800b9ce:	6033      	streq	r3, [r6, #0]
 800b9d0:	238a      	moveq	r3, #138	; 0x8a
 800b9d2:	602b      	streq	r3, [r5, #0]
 800b9d4:	b005      	add	sp, #20
 800b9d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9d8:	6824      	ldr	r4, [r4, #0]
 800b9da:	4f05      	ldr	r7, [pc, #20]	; (800b9f0 <_wcrtomb_r+0x4c>)
 800b9dc:	6a24      	ldr	r4, [r4, #32]
 800b9de:	2c00      	cmp	r4, #0
 800b9e0:	bf08      	it	eq
 800b9e2:	463c      	moveq	r4, r7
 800b9e4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800b9e8:	e7ed      	b.n	800b9c6 <_wcrtomb_r+0x22>
 800b9ea:	bf00      	nop
 800b9ec:	2000008c 	.word	0x2000008c
 800b9f0:	20000180 	.word	0x20000180

0800b9f4 <_init>:
 800b9f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9f6:	bf00      	nop
 800b9f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9fa:	bc08      	pop	{r3}
 800b9fc:	469e      	mov	lr, r3
 800b9fe:	4770      	bx	lr

0800ba00 <_fini>:
 800ba00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba02:	bf00      	nop
 800ba04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba06:	bc08      	pop	{r3}
 800ba08:	469e      	mov	lr, r3
 800ba0a:	4770      	bx	lr
