/*
 * Generated by Bluespec Compiler, version 2023.01-4-g3c518b2a (build 3c518b2a)
 * 
 * On Fri Apr 21 22:27:22 PDT 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkProcessor.h"


/* String declarations */
static std::string const __str_literal_6("Dumping the state of the processor", 34u);
static std::string const __str_literal_8("Quitting simulation.", 20u);
static std::string const __str_literal_4("Reached unsupported instruction", 31u);
static std::string const __str_literal_5("Total Clock Cycles = %d\nTotal Instruction Count = %d",
					 52u);
static std::string const __str_literal_9("[0x%8x:0x%04x] \t\t Mem read from 0x%08x\n", 39u);
static std::string const __str_literal_10("[0x%8x:0x%04x] \t\t MemOp write 0x%08x to 0x%08x\n",
					  47u);
static std::string const __str_literal_3("[0x%8x:0x%04x] Executing\n", 25u);
static std::string const __str_literal_11("[0x%8x:0x%04x] MemOpRead writing %x to %d\n", 42u);
static std::string const __str_literal_12("[0x%8x:0x%04x] Writeback writing %x to %d\n", 42u);
static std::string const __str_literal_2("[0x%8x:0x%04x] decoding 0x%08x\n", 31u);
static std::string const __str_literal_1("[0x%8x:0x%4x] Fetching instruction count 0x%4x\n", 47u);
static std::string const __str_literal_7("pc = 0x%x", 9u);


/* Constructor */
MOD_mkProcessor::MOD_mkProcessor(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cycles(simHdl, "cycles", this, 32u, 0u, (tUInt8)0u),
    INST_d2e(simHdl, "d2e", this, 158u, 2u, (tUInt8)1u, 0u),
    INST_dmemReqQ(simHdl, "dmemReqQ", this, 67u, 2u, (tUInt8)1u, 0u),
    INST_dmemRespQ(simHdl, "dmemRespQ", this, 32u, 2u, (tUInt8)1u, 0u),
    INST_e2m(simHdl, "e2m", this, 73u, 2u, (tUInt8)1u, 0u),
    INST_execCnt(simHdl, "execCnt", this, 32u, 0u, (tUInt8)0u),
    INST_f2d(simHdl, "f2d", this, 32u, 2u, (tUInt8)1u, 0u),
    INST_fetchCnt(simHdl, "fetchCnt", this, 32u, 0u, (tUInt8)0u),
    INST_imemReqQ(simHdl, "imemReqQ", this, 67u, 2u, (tUInt8)1u, 0u),
    INST_imemRespQ(simHdl, "imemRespQ", this, 32u, 2u, (tUInt8)1u, 0u),
    INST_pc(simHdl, "pc", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_0(simHdl, "rf_rfile_0", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_1(simHdl, "rf_rfile_1", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_10(simHdl, "rf_rfile_10", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_11(simHdl, "rf_rfile_11", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_12(simHdl, "rf_rfile_12", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_13(simHdl, "rf_rfile_13", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_14(simHdl, "rf_rfile_14", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_15(simHdl, "rf_rfile_15", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_16(simHdl, "rf_rfile_16", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_17(simHdl, "rf_rfile_17", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_18(simHdl, "rf_rfile_18", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_19(simHdl, "rf_rfile_19", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_2(simHdl, "rf_rfile_2", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_20(simHdl, "rf_rfile_20", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_21(simHdl, "rf_rfile_21", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_22(simHdl, "rf_rfile_22", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_23(simHdl, "rf_rfile_23", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_24(simHdl, "rf_rfile_24", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_25(simHdl, "rf_rfile_25", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_26(simHdl, "rf_rfile_26", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_27(simHdl, "rf_rfile_27", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_28(simHdl, "rf_rfile_28", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_29(simHdl, "rf_rfile_29", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_3(simHdl, "rf_rfile_3", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_30(simHdl, "rf_rfile_30", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_31(simHdl, "rf_rfile_31", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_4(simHdl, "rf_rfile_4", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_5(simHdl, "rf_rfile_5", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_6(simHdl, "rf_rfile_6", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_7(simHdl, "rf_rfile_7", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_8(simHdl, "rf_rfile_8", this, 32u, 0u, (tUInt8)0u),
    INST_rf_rfile_9(simHdl, "rf_rfile_9", this, 32u, 0u, (tUInt8)0u),
    INST_stage(simHdl, "stage", this, 2u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_d2e_first____d283(158u),
    DEF_e2m_first____d431(73u),
    DEF_f2d_first__0_CONCAT_IF_imemRespQ_first__1_BITS_ETC___d281(158u),
    DEF_d2e_first__83_BITS_157_TO_126_01_CONCAT_d2e_fi_ETC___d426(73u),
    DEF_pc_CONCAT_DONTCARE_CONCAT_6___d10(67u),
    DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_0_98_OR_ETC___d417(67u),
    DEF_dMemReq__avValue2(67u),
    DEF_iMemReq__avValue1(67u)
{
  PORT_iMemReq.setSize(67u);
  PORT_iMemReq.clear();
  PORT_dMemReq.setSize(67u);
  PORT_dMemReq.clear();
  symbol_count = 51u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkProcessor::init_symbols_0()
{
  init_symbol(&symbols[0u], "cycles", SYM_MODULE, &INST_cycles);
  init_symbol(&symbols[1u], "d2e", SYM_MODULE, &INST_d2e);
  init_symbol(&symbols[2u], "dMemReq", SYM_PORT, &PORT_dMemReq, 67u);
  init_symbol(&symbols[3u], "dmemReqQ", SYM_MODULE, &INST_dmemReqQ);
  init_symbol(&symbols[4u], "dmemRespQ", SYM_MODULE, &INST_dmemRespQ);
  init_symbol(&symbols[5u], "e2m", SYM_MODULE, &INST_e2m);
  init_symbol(&symbols[6u], "execCnt", SYM_MODULE, &INST_execCnt);
  init_symbol(&symbols[7u], "f2d", SYM_MODULE, &INST_f2d);
  init_symbol(&symbols[8u], "fetchCnt", SYM_MODULE, &INST_fetchCnt);
  init_symbol(&symbols[9u], "iMemReq", SYM_PORT, &PORT_iMemReq, 67u);
  init_symbol(&symbols[10u], "imemReqQ", SYM_MODULE, &INST_imemReqQ);
  init_symbol(&symbols[11u], "imemRespQ", SYM_MODULE, &INST_imemRespQ);
  init_symbol(&symbols[12u], "pc", SYM_MODULE, &INST_pc);
  init_symbol(&symbols[13u], "RL_doDecode", SYM_RULE);
  init_symbol(&symbols[14u], "RL_doExecute", SYM_RULE);
  init_symbol(&symbols[15u], "RL_doFetch", SYM_RULE);
  init_symbol(&symbols[16u], "RL_doWriteback", SYM_RULE);
  init_symbol(&symbols[17u], "RL_incCycle", SYM_RULE);
  init_symbol(&symbols[18u], "rf_rfile_0", SYM_MODULE, &INST_rf_rfile_0);
  init_symbol(&symbols[19u], "rf_rfile_1", SYM_MODULE, &INST_rf_rfile_1);
  init_symbol(&symbols[20u], "rf_rfile_10", SYM_MODULE, &INST_rf_rfile_10);
  init_symbol(&symbols[21u], "rf_rfile_11", SYM_MODULE, &INST_rf_rfile_11);
  init_symbol(&symbols[22u], "rf_rfile_12", SYM_MODULE, &INST_rf_rfile_12);
  init_symbol(&symbols[23u], "rf_rfile_13", SYM_MODULE, &INST_rf_rfile_13);
  init_symbol(&symbols[24u], "rf_rfile_14", SYM_MODULE, &INST_rf_rfile_14);
  init_symbol(&symbols[25u], "rf_rfile_15", SYM_MODULE, &INST_rf_rfile_15);
  init_symbol(&symbols[26u], "rf_rfile_16", SYM_MODULE, &INST_rf_rfile_16);
  init_symbol(&symbols[27u], "rf_rfile_17", SYM_MODULE, &INST_rf_rfile_17);
  init_symbol(&symbols[28u], "rf_rfile_18", SYM_MODULE, &INST_rf_rfile_18);
  init_symbol(&symbols[29u], "rf_rfile_19", SYM_MODULE, &INST_rf_rfile_19);
  init_symbol(&symbols[30u], "rf_rfile_2", SYM_MODULE, &INST_rf_rfile_2);
  init_symbol(&symbols[31u], "rf_rfile_20", SYM_MODULE, &INST_rf_rfile_20);
  init_symbol(&symbols[32u], "rf_rfile_21", SYM_MODULE, &INST_rf_rfile_21);
  init_symbol(&symbols[33u], "rf_rfile_22", SYM_MODULE, &INST_rf_rfile_22);
  init_symbol(&symbols[34u], "rf_rfile_23", SYM_MODULE, &INST_rf_rfile_23);
  init_symbol(&symbols[35u], "rf_rfile_24", SYM_MODULE, &INST_rf_rfile_24);
  init_symbol(&symbols[36u], "rf_rfile_25", SYM_MODULE, &INST_rf_rfile_25);
  init_symbol(&symbols[37u], "rf_rfile_26", SYM_MODULE, &INST_rf_rfile_26);
  init_symbol(&symbols[38u], "rf_rfile_27", SYM_MODULE, &INST_rf_rfile_27);
  init_symbol(&symbols[39u], "rf_rfile_28", SYM_MODULE, &INST_rf_rfile_28);
  init_symbol(&symbols[40u], "rf_rfile_29", SYM_MODULE, &INST_rf_rfile_29);
  init_symbol(&symbols[41u], "rf_rfile_3", SYM_MODULE, &INST_rf_rfile_3);
  init_symbol(&symbols[42u], "rf_rfile_30", SYM_MODULE, &INST_rf_rfile_30);
  init_symbol(&symbols[43u], "rf_rfile_31", SYM_MODULE, &INST_rf_rfile_31);
  init_symbol(&symbols[44u], "rf_rfile_4", SYM_MODULE, &INST_rf_rfile_4);
  init_symbol(&symbols[45u], "rf_rfile_5", SYM_MODULE, &INST_rf_rfile_5);
  init_symbol(&symbols[46u], "rf_rfile_6", SYM_MODULE, &INST_rf_rfile_6);
  init_symbol(&symbols[47u], "rf_rfile_7", SYM_MODULE, &INST_rf_rfile_7);
  init_symbol(&symbols[48u], "rf_rfile_8", SYM_MODULE, &INST_rf_rfile_8);
  init_symbol(&symbols[49u], "rf_rfile_9", SYM_MODULE, &INST_rf_rfile_9);
  init_symbol(&symbols[50u], "stage", SYM_MODULE, &INST_stage);
}


/* Rule actions */

void MOD_mkProcessor::RL_incCycle()
{
  tUInt32 DEF_x__h2855;
  DEF_x__h2875 = INST_cycles.METH_read();
  DEF_x__h2855 = DEF_x__h2875 + 1u;
  INST_cycles.METH_write(DEF_x__h2855);
}

void MOD_mkProcessor::RL_doFetch()
{
  tUInt32 DEF_x__h3004;
  tUInt32 DEF_x__h2922;
  tUInt32 DEF_x__h3023;
  DEF_x__h3023 = INST_fetchCnt.METH_read();
  DEF_x__h2875 = INST_cycles.METH_read();
  DEF_x__h2922 = INST_pc.METH_read();
  DEF_x__h3004 = DEF_x__h3023 + 1u;
  DEF_pc_CONCAT_DONTCARE_CONCAT_6___d10.set_bits_in_word((tUInt8)(DEF_x__h2922 >> 29u),
							 2u,
							 0u,
							 3u).set_whole_word((((tUInt32)(536870911u & DEF_x__h2922)) << 3u) | (tUInt32)((tUInt8)(22906492246llu >> 32u)),
									    1u).set_whole_word((tUInt32)(22906492246llu),
											       0u);
  INST_imemReqQ.METH_enq(DEF_pc_CONCAT_DONTCARE_CONCAT_6___d10);
  INST_f2d.METH_enq(DEF_x__h2922);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_write(sim_hdl,
		 this,
		 "s,32,32,32",
		 &__str_literal_1,
		 DEF_x__h2875,
		 DEF_x__h2922,
		 DEF_x__h3023);
  INST_fetchCnt.METH_write(DEF_x__h3004);
  INST_stage.METH_write((tUInt8)1u);
}

void MOD_mkProcessor::RL_doDecode()
{
  tUInt32 DEF_x__h5012;
  tUInt32 DEF_x__h4806;
  tUInt32 DEF_x__h4918;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d137;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b1_3_ETC___d233;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d238;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d119;
  tUInt8 DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b111___d32;
  tUInt8 DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b110___d31;
  tUInt8 DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b100___d30;
  tUInt8 DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b11___d29;
  tUInt8 DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10___d28;
  tUInt8 DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0___d27;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d45;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d96;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d42;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d56;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d78;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d74;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d65;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d111;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d59;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d47;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d88;
  tUInt8 DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b101___d34;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d160;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d140;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d181;
  tUInt8 DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b100000___d43;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d139;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d159;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d180;
  tUInt8 DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0___d25;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d144;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d164;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d188;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d171;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d170;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d150;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d184;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d168;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d167;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d147;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d162;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d142;
  tUInt8 DEF_x__h4523;
  tUInt8 DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d183;
  tUInt8 DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b1___d33;
  tUInt32 DEF_immB__h3124;
  tUInt32 DEF_immS__h3123;
  tUInt8 DEF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11___d69;
  tUInt32 DEF_immI__h3122;
  tUInt32 DEF_immJ__h3126;
  tUInt32 DEF_immU__h3125;
  tUInt32 DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d200;
  tUInt32 DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b10011_ETC___d228;
  tUInt32 DEF_x__h6629;
  tUInt32 DEF_x__h5610;
  tUInt8 DEF_imemRespQ_first__1_BIT_31___d201;
  tUInt8 DEF_funct3__h3116;
  tUInt8 DEF_dst__h3118;
  tUInt8 DEF_src1__h3119;
  tUInt8 DEF_src2__h3120;
  tUInt8 DEF_opcode__h3115;
  tUInt8 DEF_funct7__h3117;
  tUInt32 DEF_x__h4771;
  tUInt32 DEF_f2d_first____d20;
  tUInt32 DEF_imemRespQ_first____d21;
  tUInt32 DEF__read__h974;
  tUInt32 DEF__read__h1005;
  tUInt32 DEF__read__h1036;
  tUInt32 DEF__read__h1067;
  tUInt32 DEF__read__h1098;
  tUInt32 DEF__read__h1129;
  tUInt32 DEF__read__h1160;
  tUInt32 DEF__read__h1191;
  tUInt32 DEF__read__h1222;
  tUInt32 DEF__read__h1253;
  tUInt32 DEF__read__h1284;
  tUInt32 DEF__read__h1315;
  tUInt32 DEF__read__h1346;
  tUInt32 DEF__read__h1377;
  tUInt32 DEF__read__h1408;
  tUInt32 DEF__read__h1439;
  tUInt32 DEF__read__h1470;
  tUInt32 DEF__read__h1501;
  tUInt32 DEF__read__h1532;
  tUInt32 DEF__read__h1563;
  tUInt32 DEF__read__h1594;
  tUInt32 DEF__read__h1625;
  tUInt32 DEF__read__h1656;
  tUInt32 DEF__read__h1687;
  tUInt32 DEF__read__h1718;
  tUInt32 DEF__read__h1749;
  tUInt32 DEF__read__h1780;
  tUInt32 DEF__read__h1811;
  tUInt32 DEF__read__h1842;
  tUInt32 DEF__read__h1873;
  tUInt32 DEF__read__h1904;
  tUInt32 DEF__read__h1935;
  tUInt8 DEF_x__h4645;
  tUInt8 DEF_x__h4580;
  DEF__read__h1935 = INST_rf_rfile_31.METH_read();
  DEF__read__h1904 = INST_rf_rfile_30.METH_read();
  DEF__read__h1873 = INST_rf_rfile_29.METH_read();
  DEF__read__h1842 = INST_rf_rfile_28.METH_read();
  DEF__read__h1811 = INST_rf_rfile_27.METH_read();
  DEF__read__h1780 = INST_rf_rfile_26.METH_read();
  DEF__read__h1749 = INST_rf_rfile_25.METH_read();
  DEF__read__h1656 = INST_rf_rfile_22.METH_read();
  DEF__read__h1718 = INST_rf_rfile_24.METH_read();
  DEF__read__h1625 = INST_rf_rfile_21.METH_read();
  DEF__read__h1687 = INST_rf_rfile_23.METH_read();
  DEF__read__h1594 = INST_rf_rfile_20.METH_read();
  DEF__read__h1563 = INST_rf_rfile_19.METH_read();
  DEF__read__h1501 = INST_rf_rfile_17.METH_read();
  DEF__read__h1532 = INST_rf_rfile_18.METH_read();
  DEF__read__h1470 = INST_rf_rfile_16.METH_read();
  DEF__read__h1439 = INST_rf_rfile_15.METH_read();
  DEF__read__h1408 = INST_rf_rfile_14.METH_read();
  DEF__read__h1377 = INST_rf_rfile_13.METH_read();
  DEF__read__h1346 = INST_rf_rfile_12.METH_read();
  DEF__read__h1315 = INST_rf_rfile_11.METH_read();
  DEF__read__h1222 = INST_rf_rfile_8.METH_read();
  DEF__read__h1284 = INST_rf_rfile_10.METH_read();
  DEF__read__h1191 = INST_rf_rfile_7.METH_read();
  DEF__read__h1253 = INST_rf_rfile_9.METH_read();
  DEF__read__h1160 = INST_rf_rfile_6.METH_read();
  DEF__read__h1129 = INST_rf_rfile_5.METH_read();
  DEF__read__h1098 = INST_rf_rfile_4.METH_read();
  DEF__read__h1005 = INST_rf_rfile_1.METH_read();
  DEF__read__h1067 = INST_rf_rfile_3.METH_read();
  DEF__read__h974 = INST_rf_rfile_0.METH_read();
  DEF__read__h1036 = INST_rf_rfile_2.METH_read();
  DEF_x__h2875 = INST_cycles.METH_read();
  DEF_imemRespQ_first____d21 = INST_imemRespQ.METH_first();
  DEF_f2d_first____d20 = INST_f2d.METH_first();
  DEF_x__h4771 = (tUInt32)(DEF_imemRespQ_first____d21 >> 20u);
  DEF_funct7__h3117 = (tUInt8)(DEF_imemRespQ_first____d21 >> 25u);
  DEF_opcode__h3115 = (tUInt8)((tUInt8)127u & DEF_imemRespQ_first____d21);
  DEF_src2__h3120 = (tUInt8)((tUInt8)31u & (DEF_imemRespQ_first____d21 >> 20u));
  DEF_src1__h3119 = (tUInt8)((tUInt8)31u & (DEF_imemRespQ_first____d21 >> 15u));
  DEF_dst__h3118 = (tUInt8)((tUInt8)31u & (DEF_imemRespQ_first____d21 >> 7u));
  DEF_imemRespQ_first__1_BIT_31___d201 = (tUInt8)(DEF_imemRespQ_first____d21 >> 31u);
  DEF_funct3__h3116 = (tUInt8)((tUInt8)7u & (DEF_imemRespQ_first____d21 >> 12u));
  DEF_immU__h3125 = ((tUInt32)(DEF_imemRespQ_first____d21 >> 12u)) << 12u;
  DEF_immI__h3122 = primSignExt32(32u, 12u, (tUInt32)(DEF_x__h4771));
  switch (DEF_funct3__h3116) {
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d200 = DEF_immI__h3122;
  }
  DEF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11___d69 = DEF_opcode__h3115 == (tUInt8)3u;
  DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b1___d33 = DEF_funct3__h3116 == (tUInt8)1u;
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)4u:
  case (tUInt8)5u:
  case (tUInt8)6u:
  case (tUInt8)7u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d168 = DEF_src1__h3119;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d168 = (tUInt8)0u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)4u:
  case (tUInt8)5u:
  case (tUInt8)6u:
  case (tUInt8)7u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d184 = DEF_src2__h3120;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d184 = (tUInt8)0u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)4u:
  case (tUInt8)5u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d150 = DEF_dst__h3118;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d150 = (tUInt8)0u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)4u:
  case (tUInt8)5u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d170 = DEF_src1__h3119;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d170 = (tUInt8)0u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d171 = DEF_src1__h3119;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d171 = (tUInt8)0u;
  }
  switch (DEF_funct7__h3117) {
  case (tUInt8)0u:
  case (tUInt8)32u:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d164 = DEF_src1__h3119;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d164 = (tUInt8)0u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d188 = DEF_src2__h3120;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d188 = (tUInt8)0u;
  }
  switch (DEF_funct7__h3117) {
  case (tUInt8)0u:
  case (tUInt8)32u:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d144 = DEF_dst__h3118;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d144 = (tUInt8)0u;
  }
  DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0___d25 = DEF_funct7__h3117 == (tUInt8)0u;
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)4u:
  case (tUInt8)6u:
  case (tUInt8)7u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d147 = DEF_dst__h3118;
    break;
  case (tUInt8)1u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d147 = DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0___d25 ? DEF_dst__h3118 : (tUInt8)0u;
    break;
  case (tUInt8)5u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d147 = DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d144;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d147 = (tUInt8)0u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)4u:
  case (tUInt8)6u:
  case (tUInt8)7u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d167 = DEF_src1__h3119;
    break;
  case (tUInt8)1u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d167 = DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0___d25 ? DEF_src1__h3119 : (tUInt8)0u;
    break;
  case (tUInt8)5u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d167 = DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d164;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d167 = (tUInt8)0u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)4u:
  case (tUInt8)5u:
  case (tUInt8)6u:
  case (tUInt8)7u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d180 = DEF_src2__h3120;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d180 = (tUInt8)0u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)4u:
  case (tUInt8)5u:
  case (tUInt8)6u:
  case (tUInt8)7u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d159 = DEF_src1__h3119;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d159 = (tUInt8)0u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)4u:
  case (tUInt8)5u:
  case (tUInt8)6u:
  case (tUInt8)7u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d139 = DEF_dst__h3118;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d139 = (tUInt8)0u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d181 = DEF_src2__h3120;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d181 = (tUInt8)0u;
  }
  switch (DEF_funct7__h3117) {
  case (tUInt8)0u:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d183 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d180;
    break;
  case (tUInt8)32u:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d183 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d181;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d183 = (tUInt8)0u;
  }
  switch (DEF_opcode__h3115) {
  case (tUInt8)51u:
    DEF_x__h4645 = DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d183;
    break;
  case (tUInt8)99u:
    DEF_x__h4645 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d184;
    break;
  case (tUInt8)35u:
    DEF_x__h4645 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d188;
    break;
  default:
    DEF_x__h4645 = (tUInt8)0u;
  }
  switch (DEF_x__h4645) {
  case (tUInt8)0u:
    DEF_x__h6629 = DEF__read__h974;
    break;
  case (tUInt8)1u:
    DEF_x__h6629 = DEF__read__h1005;
    break;
  case (tUInt8)2u:
    DEF_x__h6629 = DEF__read__h1036;
    break;
  case (tUInt8)3u:
    DEF_x__h6629 = DEF__read__h1067;
    break;
  case (tUInt8)4u:
    DEF_x__h6629 = DEF__read__h1098;
    break;
  case (tUInt8)5u:
    DEF_x__h6629 = DEF__read__h1129;
    break;
  case (tUInt8)6u:
    DEF_x__h6629 = DEF__read__h1160;
    break;
  case (tUInt8)7u:
    DEF_x__h6629 = DEF__read__h1191;
    break;
  case (tUInt8)8u:
    DEF_x__h6629 = DEF__read__h1222;
    break;
  case (tUInt8)9u:
    DEF_x__h6629 = DEF__read__h1253;
    break;
  case (tUInt8)10u:
    DEF_x__h6629 = DEF__read__h1284;
    break;
  case (tUInt8)11u:
    DEF_x__h6629 = DEF__read__h1315;
    break;
  case (tUInt8)12u:
    DEF_x__h6629 = DEF__read__h1346;
    break;
  case (tUInt8)13u:
    DEF_x__h6629 = DEF__read__h1377;
    break;
  case (tUInt8)14u:
    DEF_x__h6629 = DEF__read__h1408;
    break;
  case (tUInt8)15u:
    DEF_x__h6629 = DEF__read__h1439;
    break;
  case (tUInt8)16u:
    DEF_x__h6629 = DEF__read__h1470;
    break;
  case (tUInt8)17u:
    DEF_x__h6629 = DEF__read__h1501;
    break;
  case (tUInt8)18u:
    DEF_x__h6629 = DEF__read__h1532;
    break;
  case (tUInt8)19u:
    DEF_x__h6629 = DEF__read__h1563;
    break;
  case (tUInt8)20u:
    DEF_x__h6629 = DEF__read__h1594;
    break;
  case (tUInt8)21u:
    DEF_x__h6629 = DEF__read__h1625;
    break;
  case (tUInt8)22u:
    DEF_x__h6629 = DEF__read__h1656;
    break;
  case (tUInt8)23u:
    DEF_x__h6629 = DEF__read__h1687;
    break;
  case (tUInt8)24u:
    DEF_x__h6629 = DEF__read__h1718;
    break;
  case (tUInt8)25u:
    DEF_x__h6629 = DEF__read__h1749;
    break;
  case (tUInt8)26u:
    DEF_x__h6629 = DEF__read__h1780;
    break;
  case (tUInt8)27u:
    DEF_x__h6629 = DEF__read__h1811;
    break;
  case (tUInt8)28u:
    DEF_x__h6629 = DEF__read__h1842;
    break;
  case (tUInt8)29u:
    DEF_x__h6629 = DEF__read__h1873;
    break;
  case (tUInt8)30u:
    DEF_x__h6629 = DEF__read__h1904;
    break;
  case (tUInt8)31u:
    DEF_x__h6629 = DEF__read__h1935;
    break;
  default:
    DEF_x__h6629 = 2863311530u;
  }
  DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b100000___d43 = DEF_funct7__h3117 == (tUInt8)32u;
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d140 = DEF_dst__h3118;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d140 = (tUInt8)0u;
  }
  switch (DEF_funct7__h3117) {
  case (tUInt8)0u:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d142 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d139;
    break;
  case (tUInt8)32u:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d142 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d140;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d142 = (tUInt8)0u;
  }
  switch (DEF_opcode__h3115) {
  case (tUInt8)51u:
    DEF_x__h4523 = DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d142;
    break;
  case (tUInt8)19u:
    DEF_x__h4523 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d147;
    break;
  case (tUInt8)23u:
  case (tUInt8)55u:
  case (tUInt8)103u:
  case (tUInt8)111u:
    DEF_x__h4523 = DEF_dst__h3118;
    break;
  case (tUInt8)3u:
    DEF_x__h4523 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d150;
    break;
  default:
    DEF_x__h4523 = (tUInt8)0u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d160 = DEF_src1__h3119;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d160 = (tUInt8)0u;
  }
  switch (DEF_funct7__h3117) {
  case (tUInt8)0u:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d162 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d159;
    break;
  case (tUInt8)32u:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d162 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d160;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d162 = (tUInt8)0u;
  }
  switch (DEF_opcode__h3115) {
  case (tUInt8)51u:
    DEF_x__h4580 = DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d162;
    break;
  case (tUInt8)19u:
    DEF_x__h4580 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d167;
    break;
  case (tUInt8)99u:
    DEF_x__h4580 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d168;
    break;
  case (tUInt8)103u:
    DEF_x__h4580 = DEF_src1__h3119;
    break;
  case (tUInt8)3u:
    DEF_x__h4580 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d170;
    break;
  case (tUInt8)35u:
    DEF_x__h4580 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d171;
    break;
  default:
    DEF_x__h4580 = (tUInt8)0u;
  }
  switch (DEF_x__h4580) {
  case (tUInt8)0u:
    DEF_x__h5610 = DEF__read__h974;
    break;
  case (tUInt8)1u:
    DEF_x__h5610 = DEF__read__h1005;
    break;
  case (tUInt8)2u:
    DEF_x__h5610 = DEF__read__h1036;
    break;
  case (tUInt8)3u:
    DEF_x__h5610 = DEF__read__h1067;
    break;
  case (tUInt8)4u:
    DEF_x__h5610 = DEF__read__h1098;
    break;
  case (tUInt8)5u:
    DEF_x__h5610 = DEF__read__h1129;
    break;
  case (tUInt8)6u:
    DEF_x__h5610 = DEF__read__h1160;
    break;
  case (tUInt8)7u:
    DEF_x__h5610 = DEF__read__h1191;
    break;
  case (tUInt8)8u:
    DEF_x__h5610 = DEF__read__h1222;
    break;
  case (tUInt8)9u:
    DEF_x__h5610 = DEF__read__h1253;
    break;
  case (tUInt8)10u:
    DEF_x__h5610 = DEF__read__h1284;
    break;
  case (tUInt8)11u:
    DEF_x__h5610 = DEF__read__h1315;
    break;
  case (tUInt8)12u:
    DEF_x__h5610 = DEF__read__h1346;
    break;
  case (tUInt8)13u:
    DEF_x__h5610 = DEF__read__h1377;
    break;
  case (tUInt8)14u:
    DEF_x__h5610 = DEF__read__h1408;
    break;
  case (tUInt8)15u:
    DEF_x__h5610 = DEF__read__h1439;
    break;
  case (tUInt8)16u:
    DEF_x__h5610 = DEF__read__h1470;
    break;
  case (tUInt8)17u:
    DEF_x__h5610 = DEF__read__h1501;
    break;
  case (tUInt8)18u:
    DEF_x__h5610 = DEF__read__h1532;
    break;
  case (tUInt8)19u:
    DEF_x__h5610 = DEF__read__h1563;
    break;
  case (tUInt8)20u:
    DEF_x__h5610 = DEF__read__h1594;
    break;
  case (tUInt8)21u:
    DEF_x__h5610 = DEF__read__h1625;
    break;
  case (tUInt8)22u:
    DEF_x__h5610 = DEF__read__h1656;
    break;
  case (tUInt8)23u:
    DEF_x__h5610 = DEF__read__h1687;
    break;
  case (tUInt8)24u:
    DEF_x__h5610 = DEF__read__h1718;
    break;
  case (tUInt8)25u:
    DEF_x__h5610 = DEF__read__h1749;
    break;
  case (tUInt8)26u:
    DEF_x__h5610 = DEF__read__h1780;
    break;
  case (tUInt8)27u:
    DEF_x__h5610 = DEF__read__h1811;
    break;
  case (tUInt8)28u:
    DEF_x__h5610 = DEF__read__h1842;
    break;
  case (tUInt8)29u:
    DEF_x__h5610 = DEF__read__h1873;
    break;
  case (tUInt8)30u:
    DEF_x__h5610 = DEF__read__h1904;
    break;
  case (tUInt8)31u:
    DEF_x__h5610 = DEF__read__h1935;
    break;
  default:
    DEF_x__h5610 = 2863311530u;
  }
  DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b101___d34 = DEF_funct3__h3116 == (tUInt8)5u;
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d111 = (tUInt8)0u;
    break;
  case (tUInt8)2u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d111 = (tUInt8)5u;
    break;
  case (tUInt8)3u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d111 = (tUInt8)6u;
    break;
  case (tUInt8)4u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d111 = (tUInt8)4u;
    break;
  case (tUInt8)6u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d111 = (tUInt8)3u;
    break;
  case (tUInt8)7u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d111 = (tUInt8)2u;
    break;
  case (tUInt8)1u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d111 = (tUInt8)7u;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d111 = DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0___d25 ? (tUInt8)8u : (tUInt8)9u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)4u:
  case (tUInt8)5u:
  case (tUInt8)6u:
  case (tUInt8)7u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d65 = (tUInt8)2u;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d65 = (tUInt8)9u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)4u:
  case (tUInt8)5u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d74 = (tUInt8)6u;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d74 = (tUInt8)9u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d78 = (tUInt8)7u;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d78 = (tUInt8)9u;
  }
  switch (DEF_funct7__h3117) {
  case (tUInt8)0u:
  case (tUInt8)32u:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d56 = (tUInt8)1u;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d56 = (tUInt8)9u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)4u:
  case (tUInt8)6u:
  case (tUInt8)7u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d59 = (tUInt8)1u;
    break;
  case (tUInt8)1u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d59 = DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0___d25 ? (tUInt8)1u : (tUInt8)9u;
    break;
  case (tUInt8)5u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d59 = DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d56;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d59 = (tUInt8)9u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d96 = (tUInt8)0u;
    break;
  case (tUInt8)2u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d96 = (tUInt8)5u;
    break;
  case (tUInt8)3u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d96 = (tUInt8)6u;
    break;
  case (tUInt8)4u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d96 = (tUInt8)4u;
    break;
  case (tUInt8)6u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d96 = (tUInt8)3u;
    break;
  case (tUInt8)7u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d96 = (tUInt8)2u;
    break;
  case (tUInt8)1u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d96 = (tUInt8)7u;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d96 = (tUInt8)8u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
  case (tUInt8)4u:
  case (tUInt8)5u:
  case (tUInt8)6u:
  case (tUInt8)7u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d42 = (tUInt8)0u;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d42 = (tUInt8)9u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)5u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d45 = (tUInt8)0u;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d45 = (tUInt8)9u;
  }
  switch (DEF_funct7__h3117) {
  case (tUInt8)0u:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d47 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d42;
    break;
  case (tUInt8)32u:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d47 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d45;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d47 = (tUInt8)9u;
  }
  switch (DEF_opcode__h3115) {
  case (tUInt8)51u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d88 = DEF_IF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0_5_ETC___d47;
    break;
  case (tUInt8)19u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d88 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d59;
    break;
  case (tUInt8)99u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d88 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d65;
    break;
  case (tUInt8)55u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d88 = (tUInt8)3u;
    break;
  case (tUInt8)111u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d88 = (tUInt8)4u;
    break;
  case (tUInt8)103u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d88 = (tUInt8)5u;
    break;
  case (tUInt8)3u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d88 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d74;
    break;
  case (tUInt8)35u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d88 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d78;
    break;
  case (tUInt8)23u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d88 = (tUInt8)8u;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d88 = (tUInt8)9u;
  }
  DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0___d27 = DEF_funct3__h3116 == (tUInt8)0u;
  DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10___d28 = DEF_funct3__h3116 == (tUInt8)2u;
  DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b11___d29 = DEF_funct3__h3116 == (tUInt8)3u;
  DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b100___d30 = DEF_funct3__h3116 == (tUInt8)4u;
  DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b111___d32 = DEF_funct3__h3116 == (tUInt8)7u;
  DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b110___d31 = DEF_funct3__h3116 == (tUInt8)6u;
  switch (DEF_funct3__h3116) {
  case (tUInt8)0u:
  case (tUInt8)1u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d119 = DEF_funct3__h3116;
    break;
  case (tUInt8)4u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d119 = (tUInt8)2u;
    break;
  case (tUInt8)5u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d119 = (tUInt8)4u;
    break;
  case (tUInt8)6u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d119 = (tUInt8)3u;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d119 = (tUInt8)5u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)2u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d238 = (tUInt8)3u;
    break;
  case (tUInt8)1u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d238 = (tUInt8)1u;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d238 = (tUInt8)0u;
  }
  switch (DEF_funct3__h3116) {
  case (tUInt8)1u:
  case (tUInt8)5u:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b1_3_ETC___d233 = (tUInt8)1u;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b1_3_ETC___d233 = (tUInt8)0u;
  }
  switch (DEF_opcode__h3115) {
  case (tUInt8)51u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d137 = DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0___d25 ? DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0___d27 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10___d28 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b11___d29 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b100___d30 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b110___d31 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b111___d32 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b1___d33 || DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b101___d34)))))) : DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b100000___d43 && (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0___d27 || DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b101___d34);
    break;
  case (tUInt8)19u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d137 = DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0___d27 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10___d28 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b11___d29 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b100___d30 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b110___d31 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b111___d32 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b1___d33 ? DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0___d25 : DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b101___d34 && (DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0___d25 || DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b100000___d43)))))));
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d137 = !(DEF_opcode__h3115 == (tUInt8)99u) && (DEF_opcode__h3115 == (tUInt8)55u || (DEF_opcode__h3115 == (tUInt8)111u || (DEF_opcode__h3115 == (tUInt8)103u || (DEF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11___d69 ? DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10___d28 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b1___d33 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0___d27 || (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b101___d34 || DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b100___d30))) : DEF_opcode__h3115 == (tUInt8)23u))));
  }
  DEF_x__h4918 = 2097151u & (((((((tUInt32)(DEF_imemRespQ_first__1_BIT_31___d201)) << 20u) | (((tUInt32)((tUInt8)((tUInt8)255u & (DEF_imemRespQ_first____d21 >> 12u)))) << 12u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_imemRespQ_first____d21 >> 20u)))) << 11u)) | (((tUInt32)(1023u & (DEF_imemRespQ_first____d21 >> 21u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_immJ__h3126 = primSignExt32(32u, 21u, (tUInt32)(DEF_x__h4918));
  DEF_x__h4806 = 8191u & (((((((tUInt32)(DEF_imemRespQ_first__1_BIT_31___d201)) << 12u) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_imemRespQ_first____d21 >> 7u)))) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_imemRespQ_first____d21 >> 25u)))) << 5u)) | (((tUInt32)((tUInt8)((tUInt8)15u & (DEF_imemRespQ_first____d21 >> 8u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_immB__h3124 = primSignExt32(32u, 13u, (tUInt32)(DEF_x__h4806));
  DEF_x__h5012 = 4095u & ((((tUInt32)(DEF_funct7__h3117)) << 5u) | (tUInt32)(DEF_dst__h3118));
  DEF_immS__h3123 = primSignExt32(32u, 12u, (tUInt32)(DEF_x__h5012));
  switch (DEF_opcode__h3115) {
  case (tUInt8)19u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b10011_ETC___d228 = DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d200;
    break;
  case (tUInt8)99u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b10011_ETC___d228 = DEF_immB__h3124;
    break;
  case (tUInt8)111u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b10011_ETC___d228 = DEF_immJ__h3126;
    break;
  case (tUInt8)3u:
  case (tUInt8)103u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b10011_ETC___d228 = DEF_immI__h3122;
    break;
  case (tUInt8)35u:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b10011_ETC___d228 = DEF_immS__h3123;
    break;
  default:
    DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b10011_ETC___d228 = DEF_immU__h3125;
  }
  DEF_f2d_first__0_CONCAT_IF_imemRespQ_first__1_BITS_ETC___d281.set_bits_in_word((tUInt32)(DEF_f2d_first____d20 >> 2u),
										 4u,
										 0u,
										 30u).set_whole_word(((((((((((tUInt32)((tUInt8)((tUInt8)3u & DEF_f2d_first____d20))) << 30u) | (((tUInt32)(DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d88)) << 26u)) | (((tUInt32)(DEF_opcode__h3115 == (tUInt8)51u ? (DEF_imemRespQ_first__1_BITS_31_TO_25_4_EQ_0b0___d25 ? DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d96 : (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0___d27 ? (tUInt8)1u : (tUInt8)9u)) : DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d111)) << 22u)) | (((tUInt32)(DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0_7_ETC___d119)) << 19u)) | (((tUInt32)(DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11001_ETC___d137)) << 18u)) | (((tUInt32)(DEF_x__h4523)) << 13u)) | (((tUInt32)(DEF_x__h4580)) << 8u)) | (((tUInt32)(DEF_x__h4645)) << 3u)) | (tUInt32)((tUInt8)(DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b10011_ETC___d228 >> 29u)),
												     3u).build_concat(bs_wide_tmp(96u).build_concat((tUInt32)(536870911u & DEF_IF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b10011_ETC___d228),
																		    67u,
																		    29u).set_bits_in_word(DEF_imemRespQ_first__1_BITS_6_TO_0_2_EQ_0b11___d69 ? (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10___d28 ? (tUInt8)6u : (tUInt8)7u & ((DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b1_3_ETC___d233 << 1u) | (DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b1___d33 || DEF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b0___d27))) : (tUInt8)7u & (DEF_IF_imemRespQ_first__1_BITS_14_TO_12_6_EQ_0b10__ETC___d238 << 1u),
																					  2u,
																					  0u,
																					  3u).set_whole_word(DEF_x__h5610,
																							     1u).set_whole_word(DEF_x__h6629,
																										0u),
														      0u,
														      96u);
  INST_f2d.METH_deq();
  INST_imemRespQ.METH_deq();
  INST_d2e.METH_enq(DEF_f2d_first__0_CONCAT_IF_imemRespQ_first__1_BITS_ETC___d281);
  INST_stage.METH_write((tUInt8)2u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_write(sim_hdl,
		 this,
		 "s,32,32,32",
		 &__str_literal_2,
		 DEF_x__h2875,
		 DEF_f2d_first____d20,
		 DEF_imemRespQ_first____d21);
}

void MOD_mkProcessor::RL_doExecute()
{
  tUInt32 DEF_x__h7052;
  tUInt8 DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6_85_OR_NO_ETC___d420;
  tUInt8 DEF_d2e_first__83_BITS_125_TO_122_84_EQ_9___d342;
  tUInt8 DEF_d2e_first__83_BITS_63_TO_32_06_EQ_d2e_first__8_ETC___d308;
  tUInt8 DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_6_85_TH_ETC___d429;
  tUInt8 DEF_d2e_first__83_BITS_125_TO_122_84_EQ_7___d289;
  tUInt32 DEF_eInst_data__h6796;
  tUInt8 DEF_d2e_first__83_BITS_63_TO_32_06_SLT_d2e_first___ETC___d312;
  tUInt8 DEF_d2e_first__83_BITS_63_TO_32_06_ULT_d2e_first___ETC___d314;
  tUInt8 DEF_IF_d2e_first__83_BITS_117_TO_115_04_EQ_0_05_TH_ETC___d325;
  tUInt32 DEF_nextPc__h7008;
  tUInt32 DEF_nextPc__h6878;
  tUInt32 DEF_x__h6760;
  tUInt32 DEF_nextPc__h6783;
  tUInt8 DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6_85_OR_d2_ETC___d343;
  tUInt32 DEF_eInst_addr__h6797;
  tUInt32 DEF_data__h6876;
  tUInt32 DEF_data__h6874;
  tUInt32 DEF_d2e_first__83_BITS_157_TO_126_01_PLUS_d2e_firs_ETC___d327;
  tUInt8 DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6___d285;
  tUInt8 DEF_x_bytes__h7426;
  tUInt8 DEF_d2e_first__83_BITS_117_TO_115___d304;
  tUInt8 DEF_d2e_first__83_BITS_121_TO_118___d351;
  tUInt8 DEF_d2e_first__83_BITS_4_TO_0___d367;
  tUInt8 DEF_d2e_first__83_BITS_71_TO_67___d391;
  tUInt8 DEF_x_dst__h7922;
  tUInt32 DEF_addr__h7024;
  tUInt32 DEF_rVal2__h6748;
  tUInt32 DEF_rVal1__h6747;
  tUInt32 DEF_imm__h6779;
  tUInt32 DEF_d2e_first__83_BITS_157_TO_126___d301;
  tUInt32 DEF_x__h7071;
  DEF_d2e_first____d283 = INST_d2e.METH_first();
  DEF_x__h7071 = INST_execCnt.METH_read();
  DEF_x__h2875 = INST_cycles.METH_read();
  DEF_d2e_first__83_BITS_157_TO_126___d301 = primExtract32(32u,
							   158u,
							   DEF_d2e_first____d283,
							   32u,
							   157u,
							   32u,
							   126u);
  DEF_imm__h6779 = primExtract32(32u, 158u, DEF_d2e_first____d283, 32u, 98u, 32u, 67u);
  DEF_rVal2__h6748 = DEF_d2e_first____d283.get_whole_word(0u);
  DEF_rVal1__h6747 = DEF_d2e_first____d283.get_whole_word(1u);
  DEF_addr__h7024 = DEF_rVal1__h6747 + DEF_imm__h6779;
  DEF_x_dst__h7922 = DEF_d2e_first____d283.get_bits_in_word8(3u, 13u, 5u);
  DEF_d2e_first__83_BITS_71_TO_67___d391 = DEF_d2e_first____d283.get_bits_in_word8(2u, 3u, 5u);
  DEF_d2e_first__83_BITS_4_TO_0___d367 = DEF_d2e_first____d283.get_bits_in_word8(0u, 0u, 5u);
  DEF_d2e_first__83_BITS_125_TO_122___d284 = DEF_d2e_first____d283.get_bits_in_word8(3u, 26u, 4u);
  DEF_d2e_first__83_BITS_117_TO_115___d304 = DEF_d2e_first____d283.get_bits_in_word8(3u, 19u, 3u);
  DEF_d2e_first__83_BITS_121_TO_118___d351 = DEF_d2e_first____d283.get_bits_in_word8(3u, 22u, 4u);
  DEF_x_bytes__h7426 = DEF_d2e_first____d283.get_bits_in_word8(2u, 1u, 2u);
  DEF_d2e_first__83_BIT_114___d290 = DEF_d2e_first____d283.get_bits_in_word8(3u, 18u, 1u);
  DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6___d285 = DEF_d2e_first__83_BITS_125_TO_122___d284 == (tUInt8)6u;
  DEF_d2e_first__83_BITS_157_TO_126_01_PLUS_d2e_firs_ETC___d327 = DEF_d2e_first__83_BITS_157_TO_126___d301 + DEF_imm__h6779;
  switch (DEF_d2e_first__83_BITS_121_TO_118___d351) {
  case (tUInt8)0u:
    DEF_data__h6876 = DEF_addr__h7024;
    break;
  case (tUInt8)1u:
    DEF_data__h6876 = DEF_rVal1__h6747 - DEF_imm__h6779;
    break;
  case (tUInt8)2u:
    DEF_data__h6876 = DEF_rVal1__h6747 & DEF_imm__h6779;
    break;
  case (tUInt8)3u:
    DEF_data__h6876 = DEF_rVal1__h6747 | DEF_imm__h6779;
    break;
  case (tUInt8)4u:
    DEF_data__h6876 = DEF_rVal1__h6747 ^ DEF_imm__h6779;
    break;
  case (tUInt8)5u:
    DEF_data__h6876 = primSLT8(1u,
			       32u,
			       (tUInt32)(DEF_rVal1__h6747),
			       32u,
			       (tUInt32)(DEF_imm__h6779)) ? 1u : 0u;
    break;
  case (tUInt8)6u:
    DEF_data__h6876 = DEF_rVal1__h6747 < DEF_imm__h6779 ? 1u : 0u;
    break;
  case (tUInt8)7u:
    DEF_data__h6876 = primShiftL32(32u,
				   32u,
				   (tUInt32)(DEF_rVal1__h6747),
				   5u,
				   (tUInt8)(DEF_d2e_first__83_BITS_71_TO_67___d391));
    break;
  case (tUInt8)8u:
    DEF_data__h6876 = primShiftR32(32u,
				   32u,
				   (tUInt32)(DEF_rVal1__h6747),
				   5u,
				   (tUInt8)(DEF_d2e_first__83_BITS_71_TO_67___d391));
    break;
  default:
    DEF_data__h6876 = primShiftRA32(32u,
				    32u,
				    (tUInt32)(DEF_rVal1__h6747),
				    5u,
				    (tUInt8)(DEF_d2e_first__83_BITS_71_TO_67___d391));
  }
  switch (DEF_d2e_first__83_BITS_125_TO_122___d284) {
  case (tUInt8)6u:
  case (tUInt8)7u:
    DEF_eInst_addr__h6797 = DEF_addr__h7024;
    break;
  default:
    DEF_eInst_addr__h6797 = 0u;
  }
  DEF_nextPc__h6783 = DEF_d2e_first__83_BITS_157_TO_126___d301 + 4u;
  DEF_nextPc__h7008 = (((tUInt32)(DEF_addr__h7024 >> 1u)) << 1u) | (tUInt32)((tUInt8)0u);
  DEF_d2e_first__83_BITS_63_TO_32_06_ULT_d2e_first___ETC___d314 = DEF_rVal1__h6747 < DEF_rVal2__h6748;
  DEF_d2e_first__83_BITS_63_TO_32_06_SLT_d2e_first___ETC___d312 = primSLT8(1u,
									   32u,
									   (tUInt32)(DEF_rVal1__h6747),
									   32u,
									   (tUInt32)(DEF_rVal2__h6748));
  switch (DEF_d2e_first__83_BITS_121_TO_118___d351) {
  case (tUInt8)0u:
    DEF_data__h6874 = DEF_rVal1__h6747 + DEF_rVal2__h6748;
    break;
  case (tUInt8)1u:
    DEF_data__h6874 = DEF_rVal1__h6747 - DEF_rVal2__h6748;
    break;
  case (tUInt8)2u:
    DEF_data__h6874 = DEF_rVal1__h6747 & DEF_rVal2__h6748;
    break;
  case (tUInt8)3u:
    DEF_data__h6874 = DEF_rVal1__h6747 | DEF_rVal2__h6748;
    break;
  case (tUInt8)4u:
    DEF_data__h6874 = DEF_rVal1__h6747 ^ DEF_rVal2__h6748;
    break;
  case (tUInt8)5u:
    DEF_data__h6874 = DEF_d2e_first__83_BITS_63_TO_32_06_SLT_d2e_first___ETC___d312 ? 1u : 0u;
    break;
  case (tUInt8)6u:
    DEF_data__h6874 = DEF_d2e_first__83_BITS_63_TO_32_06_ULT_d2e_first___ETC___d314 ? 1u : 0u;
    break;
  case (tUInt8)7u:
    DEF_data__h6874 = primShiftL32(32u,
				   32u,
				   (tUInt32)(DEF_rVal1__h6747),
				   5u,
				   (tUInt8)(DEF_d2e_first__83_BITS_4_TO_0___d367));
    break;
  case (tUInt8)8u:
    DEF_data__h6874 = primShiftR32(32u,
				   32u,
				   (tUInt32)(DEF_rVal1__h6747),
				   5u,
				   (tUInt8)(DEF_d2e_first__83_BITS_4_TO_0___d367));
    break;
  default:
    DEF_data__h6874 = primShiftRA32(32u,
				    32u,
				    (tUInt32)(DEF_rVal1__h6747),
				    5u,
				    (tUInt8)(DEF_d2e_first__83_BITS_4_TO_0___d367));
  }
  switch (DEF_d2e_first__83_BITS_125_TO_122___d284) {
  case (tUInt8)0u:
    DEF_eInst_data__h6796 = DEF_data__h6874;
    break;
  case (tUInt8)1u:
    DEF_eInst_data__h6796 = DEF_data__h6876;
    break;
  case (tUInt8)3u:
    DEF_eInst_data__h6796 = DEF_imm__h6779;
    break;
  case (tUInt8)4u:
  case (tUInt8)5u:
    DEF_eInst_data__h6796 = DEF_nextPc__h6783;
    break;
  case (tUInt8)7u:
    DEF_eInst_data__h6796 = DEF_rVal2__h6748;
    break;
  default:
    DEF_eInst_data__h6796 = DEF_d2e_first__83_BITS_157_TO_126_01_PLUS_d2e_firs_ETC___d327;
  }
  DEF_d2e_first__83_BITS_125_TO_122_84_EQ_7___d289 = DEF_d2e_first__83_BITS_125_TO_122___d284 == (tUInt8)7u;
  DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6_85_OR_d2_ETC___d343 = DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6___d285 || DEF_d2e_first__83_BITS_125_TO_122_84_EQ_7___d289;
  switch (DEF_d2e_first__83_BITS_125_TO_122___d284) {
  case (tUInt8)6u:
    DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_6_85_TH_ETC___d429 = (tUInt8)3u;
    break;
  case (tUInt8)7u:
    DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_6_85_TH_ETC___d429 = (tUInt8)0u;
    break;
  default:
    DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_6_85_TH_ETC___d429 = DEF_d2e_first__83_BIT_114___d290 ? (tUInt8)3u : (tUInt8)0u;
  }
  DEF_d2e_first__83_BITS_125_TO_122_84_EQ_9___d342 = DEF_d2e_first__83_BITS_125_TO_122___d284 == (tUInt8)9u;
  DEF_d2e_first__83_BITS_63_TO_32_06_EQ_d2e_first__8_ETC___d308 = DEF_rVal1__h6747 == DEF_rVal2__h6748;
  switch (DEF_d2e_first__83_BITS_117_TO_115___d304) {
  case (tUInt8)0u:
    DEF_IF_d2e_first__83_BITS_117_TO_115_04_EQ_0_05_TH_ETC___d325 = DEF_d2e_first__83_BITS_63_TO_32_06_EQ_d2e_first__8_ETC___d308;
    break;
  case (tUInt8)1u:
    DEF_IF_d2e_first__83_BITS_117_TO_115_04_EQ_0_05_TH_ETC___d325 = !DEF_d2e_first__83_BITS_63_TO_32_06_EQ_d2e_first__8_ETC___d308;
    break;
  case (tUInt8)2u:
    DEF_IF_d2e_first__83_BITS_117_TO_115_04_EQ_0_05_TH_ETC___d325 = DEF_d2e_first__83_BITS_63_TO_32_06_SLT_d2e_first___ETC___d312;
    break;
  case (tUInt8)3u:
    DEF_IF_d2e_first__83_BITS_117_TO_115_04_EQ_0_05_TH_ETC___d325 = DEF_d2e_first__83_BITS_63_TO_32_06_ULT_d2e_first___ETC___d314;
    break;
  case (tUInt8)4u:
    DEF_IF_d2e_first__83_BITS_117_TO_115_04_EQ_0_05_TH_ETC___d325 = !DEF_d2e_first__83_BITS_63_TO_32_06_SLT_d2e_first___ETC___d312;
    break;
  case (tUInt8)5u:
    DEF_IF_d2e_first__83_BITS_117_TO_115_04_EQ_0_05_TH_ETC___d325 = !DEF_d2e_first__83_BITS_63_TO_32_06_ULT_d2e_first___ETC___d314;
    break;
  default:
    DEF_IF_d2e_first__83_BITS_117_TO_115_04_EQ_0_05_TH_ETC___d325 = DEF_d2e_first__83_BITS_117_TO_115___d304 == (tUInt8)6u;
  }
  DEF_nextPc__h6878 = DEF_IF_d2e_first__83_BITS_117_TO_115_04_EQ_0_05_TH_ETC___d325 ? DEF_d2e_first__83_BITS_157_TO_126_01_PLUS_d2e_firs_ETC___d327 : DEF_nextPc__h6783;
  switch (DEF_d2e_first__83_BITS_125_TO_122___d284) {
  case (tUInt8)2u:
    DEF_x__h6760 = DEF_nextPc__h6878;
    break;
  case (tUInt8)4u:
    DEF_x__h6760 = DEF_d2e_first__83_BITS_157_TO_126_01_PLUS_d2e_firs_ETC___d327;
    break;
  case (tUInt8)5u:
    DEF_x__h6760 = DEF_nextPc__h7008;
    break;
  default:
    DEF_x__h6760 = DEF_nextPc__h6783;
  }
  DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6_85_OR_NO_ETC___d420 = DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6___d285 || (!DEF_d2e_first__83_BITS_125_TO_122_84_EQ_7___d289 && DEF_d2e_first__83_BIT_114___d290);
  DEF_x__h7052 = DEF_x__h7071 + 1u;
  DEF_d2e_first__83_BITS_157_TO_126_01_CONCAT_d2e_fi_ETC___d426.set_bits_in_word((tUInt32)(DEF_d2e_first__83_BITS_157_TO_126___d301 >> 23u),
										 2u,
										 0u,
										 9u).set_whole_word(((((tUInt32)(8388607u & DEF_d2e_first__83_BITS_157_TO_126___d301)) << 9u) | (((tUInt32)(DEF_x_dst__h7922)) << 4u)) | (tUInt32)((tUInt8)((DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6___d285 ? 68719476735llu & (((4294967296llu << 3u) | (((tUInt64)(DEF_d2e_first____d283.get_bits_in_word8(2u,
																																															       0u,
																																															       1u))) << 2u)) | (tUInt64)(DEF_x_bytes__h7426)) : 68719476735llu & (((((tUInt64)((tUInt8)0u)) << 35u) | (((tUInt64)(DEF_eInst_data__h6796)) << 3u)) | (tUInt64)((tUInt8)2u))) >> 32u)),
												    1u).set_whole_word((tUInt32)(DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6___d285 ? 68719476735llu & (((4294967296llu << 3u) | (((tUInt64)(DEF_d2e_first____d283.get_bits_in_word8(2u,
																																		   0u,
																																		   1u))) << 2u)) | (tUInt64)(DEF_x_bytes__h7426)) : 68719476735llu & (((((tUInt64)((tUInt8)0u)) << 35u) | (((tUInt64)(DEF_eInst_data__h6796)) << 3u)) | (tUInt64)((tUInt8)2u))),
														       0u);
  DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_0_98_OR_ETC___d417.set_bits_in_word((tUInt8)(DEF_eInst_addr__h6797 >> 29u),
										 2u,
										 0u,
										 3u).set_whole_word((((tUInt32)(536870911u & DEF_eInst_addr__h6797)) << 3u) | (tUInt32)((tUInt8)(DEF_eInst_data__h6796 >> 29u)),
												    1u).set_whole_word(((((tUInt32)(536870911u & DEF_eInst_data__h6796)) << 3u) | (((tUInt32)(DEF_x_bytes__h7426)) << 1u)) | (tUInt32)(!DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6___d285),
														       0u);
  INST_pc.METH_write(DEF_x__h6760);
  INST_d2e.METH_deq();
  INST_execCnt.METH_write(DEF_x__h7052);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl,
		 this,
		 "s,32,32",
		 &__str_literal_3,
		 DEF_x__h2875,
		 DEF_d2e_first__83_BITS_157_TO_126___d301);
    if (DEF_d2e_first__83_BITS_125_TO_122_84_EQ_9___d342)
      dollar_display(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_d2e_first__83_BITS_125_TO_122_84_EQ_9___d342)
      dollar_display(sim_hdl, this, "s,32,32", &__str_literal_5, DEF_x__h2875, DEF_x__h7071);
    if (DEF_d2e_first__83_BITS_125_TO_122_84_EQ_9___d342)
      dollar_display(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_d2e_first__83_BITS_125_TO_122_84_EQ_9___d342)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_7, DEF_d2e_first__83_BITS_157_TO_126___d301);
    if (DEF_d2e_first__83_BITS_125_TO_122_84_EQ_9___d342)
      dollar_display(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_d2e_first__83_BITS_125_TO_122_84_EQ_9___d342)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6_85_OR_d2_ETC___d343)
    INST_dmemReqQ.METH_enq(DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_0_98_OR_ETC___d417);
  if (DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6_85_OR_NO_ETC___d420)
    INST_e2m.METH_enq(DEF_d2e_first__83_BITS_157_TO_126_01_CONCAT_d2e_fi_ETC___d426);
  INST_stage.METH_write(DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_6_85_TH_ETC___d429);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_d2e_first__83_BITS_125_TO_122_84_EQ_6___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,32,32,32",
		   &__str_literal_9,
		   DEF_x__h2875,
		   DEF_d2e_first__83_BITS_157_TO_126___d301,
		   DEF_eInst_addr__h6797);
    if (DEF_d2e_first__83_BITS_125_TO_122_84_EQ_7___d289)
      dollar_write(sim_hdl,
		   this,
		   "s,32,32,32,32",
		   &__str_literal_10,
		   DEF_x__h2875,
		   DEF_d2e_first__83_BITS_157_TO_126___d301,
		   DEF_eInst_data__h6796,
		   DEF_eInst_addr__h6797);
  }
}

void MOD_mkProcessor::RL_doWriteback()
{
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_1___d458;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_2___d459;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_3___d460;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_4___d461;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_5___d462;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_6___d463;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_7___d464;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_8___d465;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_9___d466;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_10___d467;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_11___d468;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_12___d469;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_13___d470;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_14___d471;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_15___d472;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_16___d473;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_17___d474;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_18___d475;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_19___d476;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_20___d477;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_21___d478;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_22___d479;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_23___d480;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_24___d481;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_25___d482;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_26___d483;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_27___d484;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_28___d485;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_29___d486;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_30___d487;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36_55_EQ_31___d488;
  tUInt32 DEF_v__h8111;
  tUInt32 DEF_dw___1__h8287;
  tUInt32 DEF_dw___1__h8262;
  tUInt32 DEF_dw___1__h8231;
  tUInt32 DEF_dw___1__h8205;
  tUInt32 DEF_v__h8140;
  tUInt8 DEF_e2m_first__31_BIT_2___d442;
  tUInt8 DEF_e2m_first__31_BITS_40_TO_36___d455;
  tUInt8 DEF_x__h8234;
  tUInt32 DEF_x__h8290;
  tUInt32 DEF_dw__h8107;
  tUInt32 DEF_e2m_first__31_BITS_72_TO_41___d439;
  tUInt32 DEF_dmemRespQ_first____d443;
  DEF_e2m_first____d431 = INST_e2m.METH_first();
  DEF_x__h2875 = INST_cycles.METH_read();
  DEF_dmemRespQ_first____d443 = INST_dmemRespQ.METH_first();
  DEF_e2m_first__31_BITS_72_TO_41___d439 = primExtract32(32u,
							 73u,
							 DEF_e2m_first____d431,
							 32u,
							 72u,
							 32u,
							 41u);
  DEF_dw__h8107 = primExtract32(32u, 73u, DEF_e2m_first____d431, 32u, 34u, 32u, 3u);
  DEF_x__h8290 = (tUInt32)(65535u & DEF_dmemRespQ_first____d443);
  DEF_x__h8234 = (tUInt8)((tUInt8)255u & DEF_dmemRespQ_first____d443);
  DEF_e2m_first__31_BITS_40_TO_36___d455 = DEF_e2m_first____d431.get_bits_in_word8(1u, 4u, 5u);
  DEF_e2m_first__31_BIT_35___d432 = DEF_e2m_first____d431.get_bits_in_word8(1u, 3u, 1u);
  DEF_e2m_first__31_BIT_2___d442 = DEF_e2m_first____d431.get_bits_in_word8(0u, 2u, 1u);
  DEF_dw___1__h8205 = primSignExt32(32u, 8u, (tUInt8)(DEF_x__h8234));
  DEF_dw___1__h8262 = primSignExt32(32u, 16u, (tUInt32)(DEF_x__h8290));
  DEF_dw___1__h8231 = (tUInt32)(DEF_x__h8234);
  DEF_dw___1__h8287 = DEF_x__h8290;
  switch (DEF_e2m_first____d431.get_bits_in_word8(0u, 0u, 2u)) {
  case (tUInt8)0u:
    DEF_v__h8140 = DEF_e2m_first__31_BIT_2___d442 ? DEF_dw___1__h8205 : DEF_dw___1__h8231;
    break;
  case (tUInt8)1u:
    DEF_v__h8140 = DEF_e2m_first__31_BIT_2___d442 ? DEF_dw___1__h8262 : DEF_dw___1__h8287;
    break;
  default:
    DEF_v__h8140 = DEF_dmemRespQ_first____d443;
  }
  DEF_v__h8111 = DEF_e2m_first__31_BIT_35___d432 ? DEF_v__h8140 : DEF_dw__h8107;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_31___d488 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)31u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_30___d487 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)30u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_29___d486 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)29u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_28___d485 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)28u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_27___d484 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)27u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_26___d483 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)26u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_25___d482 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)25u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_24___d481 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)24u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_23___d480 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)23u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_21___d478 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)21u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_22___d479 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)22u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_20___d477 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)20u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_19___d476 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)19u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_18___d475 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)18u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_17___d474 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)17u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_16___d473 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)16u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_15___d472 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)15u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_13___d470 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)13u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_14___d471 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)14u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_12___d469 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)12u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_11___d468 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)11u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_10___d467 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)10u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_9___d466 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)9u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_8___d465 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)8u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_7___d464 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)7u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_6___d463 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)6u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_5___d462 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)5u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_3___d460 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)3u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_4___d461 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)4u;
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_2___d459 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)2u;
  INST_e2m.METH_deq();
  DEF_e2m_first__31_BITS_40_TO_36_55_EQ_1___d458 = DEF_e2m_first__31_BITS_40_TO_36___d455 == (tUInt8)1u;
  if (DEF_e2m_first__31_BIT_35___d432)
    INST_dmemRespQ.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_e2m_first__31_BIT_35___d432)
      dollar_write(sim_hdl,
		   this,
		   "s,32,32,32,5",
		   &__str_literal_11,
		   DEF_x__h2875,
		   DEF_e2m_first__31_BITS_72_TO_41___d439,
		   DEF_v__h8140,
		   DEF_e2m_first__31_BITS_40_TO_36___d455);
    dollar_write(sim_hdl,
		 this,
		 "s,32,32,32,5",
		 &__str_literal_12,
		 DEF_x__h2875,
		 DEF_e2m_first__31_BITS_72_TO_41___d439,
		 DEF_v__h8111,
		 DEF_e2m_first__31_BITS_40_TO_36___d455);
  }
  
  /* dead code removed here */
  ;
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_1___d458)
    INST_rf_rfile_1.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_2___d459)
    INST_rf_rfile_2.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_4___d461)
    INST_rf_rfile_4.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_3___d460)
    INST_rf_rfile_3.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_5___d462)
    INST_rf_rfile_5.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_6___d463)
    INST_rf_rfile_6.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_7___d464)
    INST_rf_rfile_7.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_8___d465)
    INST_rf_rfile_8.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_9___d466)
    INST_rf_rfile_9.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_10___d467)
    INST_rf_rfile_10.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_11___d468)
    INST_rf_rfile_11.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_12___d469)
    INST_rf_rfile_12.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_13___d470)
    INST_rf_rfile_13.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_14___d471)
    INST_rf_rfile_14.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_15___d472)
    INST_rf_rfile_15.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_17___d474)
    INST_rf_rfile_17.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_16___d473)
    INST_rf_rfile_16.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_18___d475)
    INST_rf_rfile_18.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_19___d476)
    INST_rf_rfile_19.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_20___d477)
    INST_rf_rfile_20.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_21___d478)
    INST_rf_rfile_21.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_22___d479)
    INST_rf_rfile_22.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_23___d480)
    INST_rf_rfile_23.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_25___d482)
    INST_rf_rfile_25.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_24___d481)
    INST_rf_rfile_24.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_26___d483)
    INST_rf_rfile_26.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_27___d484)
    INST_rf_rfile_27.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_28___d485)
    INST_rf_rfile_28.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_29___d486)
    INST_rf_rfile_29.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_30___d487)
    INST_rf_rfile_30.METH_write(DEF_v__h8111);
  if (DEF_e2m_first__31_BITS_40_TO_36_55_EQ_31___d488)
    INST_rf_rfile_31.METH_write(DEF_v__h8111);
  INST_stage.METH_write((tUInt8)0u);
}


/* Methods */

tUWide MOD_mkProcessor::METH_iMemReq()
{
  DEF_iMemReq__avValue1 = INST_imemReqQ.METH_first();
  PORT_iMemReq = DEF_iMemReq__avValue1;
  INST_imemReqQ.METH_deq();
  return PORT_iMemReq;
}

tUInt8 MOD_mkProcessor::METH_RDY_iMemReq()
{
  tUInt8 DEF_CAN_FIRE_iMemReq;
  tUInt8 PORT_RDY_iMemReq;
  DEF_CAN_FIRE_iMemReq = INST_imemReqQ.METH_i_notEmpty();
  PORT_RDY_iMemReq = DEF_CAN_FIRE_iMemReq;
  return PORT_RDY_iMemReq;
}

void MOD_mkProcessor::METH_iMemResp(tUInt32 ARG_iMemResp_data)
{
  INST_imemRespQ.METH_enq(ARG_iMemResp_data);
}

tUInt8 MOD_mkProcessor::METH_RDY_iMemResp()
{
  tUInt8 DEF_CAN_FIRE_iMemResp;
  tUInt8 PORT_RDY_iMemResp;
  DEF_CAN_FIRE_iMemResp = INST_imemRespQ.METH_i_notFull();
  PORT_RDY_iMemResp = DEF_CAN_FIRE_iMemResp;
  return PORT_RDY_iMemResp;
}

tUWide MOD_mkProcessor::METH_dMemReq()
{
  DEF_dMemReq__avValue2 = INST_dmemReqQ.METH_first();
  PORT_dMemReq = DEF_dMemReq__avValue2;
  INST_dmemReqQ.METH_deq();
  return PORT_dMemReq;
}

tUInt8 MOD_mkProcessor::METH_RDY_dMemReq()
{
  tUInt8 DEF_CAN_FIRE_dMemReq;
  tUInt8 PORT_RDY_dMemReq;
  DEF_CAN_FIRE_dMemReq = INST_dmemReqQ.METH_i_notEmpty();
  PORT_RDY_dMemReq = DEF_CAN_FIRE_dMemReq;
  return PORT_RDY_dMemReq;
}

void MOD_mkProcessor::METH_dMemResp(tUInt32 ARG_dMemResp_data)
{
  INST_dmemRespQ.METH_enq(ARG_dMemResp_data);
}

tUInt8 MOD_mkProcessor::METH_RDY_dMemResp()
{
  tUInt8 DEF_CAN_FIRE_dMemResp;
  tUInt8 PORT_RDY_dMemResp;
  DEF_CAN_FIRE_dMemResp = INST_dmemRespQ.METH_i_notFull();
  PORT_RDY_dMemResp = DEF_CAN_FIRE_dMemResp;
  return PORT_RDY_dMemResp;
}


/* Reset routines */

void MOD_mkProcessor::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_stage.reset_RST(ARG_rst_in);
  INST_rf_rfile_9.reset_RST(ARG_rst_in);
  INST_rf_rfile_8.reset_RST(ARG_rst_in);
  INST_rf_rfile_7.reset_RST(ARG_rst_in);
  INST_rf_rfile_6.reset_RST(ARG_rst_in);
  INST_rf_rfile_5.reset_RST(ARG_rst_in);
  INST_rf_rfile_4.reset_RST(ARG_rst_in);
  INST_rf_rfile_31.reset_RST(ARG_rst_in);
  INST_rf_rfile_30.reset_RST(ARG_rst_in);
  INST_rf_rfile_3.reset_RST(ARG_rst_in);
  INST_rf_rfile_29.reset_RST(ARG_rst_in);
  INST_rf_rfile_28.reset_RST(ARG_rst_in);
  INST_rf_rfile_27.reset_RST(ARG_rst_in);
  INST_rf_rfile_26.reset_RST(ARG_rst_in);
  INST_rf_rfile_25.reset_RST(ARG_rst_in);
  INST_rf_rfile_24.reset_RST(ARG_rst_in);
  INST_rf_rfile_23.reset_RST(ARG_rst_in);
  INST_rf_rfile_22.reset_RST(ARG_rst_in);
  INST_rf_rfile_21.reset_RST(ARG_rst_in);
  INST_rf_rfile_20.reset_RST(ARG_rst_in);
  INST_rf_rfile_2.reset_RST(ARG_rst_in);
  INST_rf_rfile_19.reset_RST(ARG_rst_in);
  INST_rf_rfile_18.reset_RST(ARG_rst_in);
  INST_rf_rfile_17.reset_RST(ARG_rst_in);
  INST_rf_rfile_16.reset_RST(ARG_rst_in);
  INST_rf_rfile_15.reset_RST(ARG_rst_in);
  INST_rf_rfile_14.reset_RST(ARG_rst_in);
  INST_rf_rfile_13.reset_RST(ARG_rst_in);
  INST_rf_rfile_12.reset_RST(ARG_rst_in);
  INST_rf_rfile_11.reset_RST(ARG_rst_in);
  INST_rf_rfile_10.reset_RST(ARG_rst_in);
  INST_rf_rfile_1.reset_RST(ARG_rst_in);
  INST_rf_rfile_0.reset_RST(ARG_rst_in);
  INST_pc.reset_RST(ARG_rst_in);
  INST_imemRespQ.reset_RST(ARG_rst_in);
  INST_imemReqQ.reset_RST(ARG_rst_in);
  INST_fetchCnt.reset_RST(ARG_rst_in);
  INST_f2d.reset_RST(ARG_rst_in);
  INST_execCnt.reset_RST(ARG_rst_in);
  INST_e2m.reset_RST(ARG_rst_in);
  INST_dmemRespQ.reset_RST(ARG_rst_in);
  INST_dmemReqQ.reset_RST(ARG_rst_in);
  INST_d2e.reset_RST(ARG_rst_in);
  INST_cycles.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkProcessor::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkProcessor::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cycles.dump_state(indent + 2u);
  INST_d2e.dump_state(indent + 2u);
  INST_dmemReqQ.dump_state(indent + 2u);
  INST_dmemRespQ.dump_state(indent + 2u);
  INST_e2m.dump_state(indent + 2u);
  INST_execCnt.dump_state(indent + 2u);
  INST_f2d.dump_state(indent + 2u);
  INST_fetchCnt.dump_state(indent + 2u);
  INST_imemReqQ.dump_state(indent + 2u);
  INST_imemRespQ.dump_state(indent + 2u);
  INST_pc.dump_state(indent + 2u);
  INST_rf_rfile_0.dump_state(indent + 2u);
  INST_rf_rfile_1.dump_state(indent + 2u);
  INST_rf_rfile_10.dump_state(indent + 2u);
  INST_rf_rfile_11.dump_state(indent + 2u);
  INST_rf_rfile_12.dump_state(indent + 2u);
  INST_rf_rfile_13.dump_state(indent + 2u);
  INST_rf_rfile_14.dump_state(indent + 2u);
  INST_rf_rfile_15.dump_state(indent + 2u);
  INST_rf_rfile_16.dump_state(indent + 2u);
  INST_rf_rfile_17.dump_state(indent + 2u);
  INST_rf_rfile_18.dump_state(indent + 2u);
  INST_rf_rfile_19.dump_state(indent + 2u);
  INST_rf_rfile_2.dump_state(indent + 2u);
  INST_rf_rfile_20.dump_state(indent + 2u);
  INST_rf_rfile_21.dump_state(indent + 2u);
  INST_rf_rfile_22.dump_state(indent + 2u);
  INST_rf_rfile_23.dump_state(indent + 2u);
  INST_rf_rfile_24.dump_state(indent + 2u);
  INST_rf_rfile_25.dump_state(indent + 2u);
  INST_rf_rfile_26.dump_state(indent + 2u);
  INST_rf_rfile_27.dump_state(indent + 2u);
  INST_rf_rfile_28.dump_state(indent + 2u);
  INST_rf_rfile_29.dump_state(indent + 2u);
  INST_rf_rfile_3.dump_state(indent + 2u);
  INST_rf_rfile_30.dump_state(indent + 2u);
  INST_rf_rfile_31.dump_state(indent + 2u);
  INST_rf_rfile_4.dump_state(indent + 2u);
  INST_rf_rfile_5.dump_state(indent + 2u);
  INST_rf_rfile_6.dump_state(indent + 2u);
  INST_rf_rfile_7.dump_state(indent + 2u);
  INST_rf_rfile_8.dump_state(indent + 2u);
  INST_rf_rfile_9.dump_state(indent + 2u);
  INST_stage.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkProcessor::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 59u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_d2e_first__83_BITS_125_TO_122_84_EQ_0_98_OR_ETC___d417", 67u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__83_BITS_125_TO_122___d284", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__83_BITS_157_TO_126_01_CONCAT_d2e_fi_ETC___d426", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first__83_BIT_114___d290", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "d2e_first____d283", 158u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReq__avValue2", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2m_first__31_BIT_35___d432", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2m_first____d431", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f2d_first__0_CONCAT_IF_imemRespQ_first__1_BITS_ETC___d281", 158u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReq__avValue1", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pc_CONCAT_DONTCARE_CONCAT_6___d10", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h2875", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemReq", 67u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemReq", 67u);
  num = INST_cycles.dump_VCD_defs(num);
  num = INST_d2e.dump_VCD_defs(num);
  num = INST_dmemReqQ.dump_VCD_defs(num);
  num = INST_dmemRespQ.dump_VCD_defs(num);
  num = INST_e2m.dump_VCD_defs(num);
  num = INST_execCnt.dump_VCD_defs(num);
  num = INST_f2d.dump_VCD_defs(num);
  num = INST_fetchCnt.dump_VCD_defs(num);
  num = INST_imemReqQ.dump_VCD_defs(num);
  num = INST_imemRespQ.dump_VCD_defs(num);
  num = INST_pc.dump_VCD_defs(num);
  num = INST_rf_rfile_0.dump_VCD_defs(num);
  num = INST_rf_rfile_1.dump_VCD_defs(num);
  num = INST_rf_rfile_10.dump_VCD_defs(num);
  num = INST_rf_rfile_11.dump_VCD_defs(num);
  num = INST_rf_rfile_12.dump_VCD_defs(num);
  num = INST_rf_rfile_13.dump_VCD_defs(num);
  num = INST_rf_rfile_14.dump_VCD_defs(num);
  num = INST_rf_rfile_15.dump_VCD_defs(num);
  num = INST_rf_rfile_16.dump_VCD_defs(num);
  num = INST_rf_rfile_17.dump_VCD_defs(num);
  num = INST_rf_rfile_18.dump_VCD_defs(num);
  num = INST_rf_rfile_19.dump_VCD_defs(num);
  num = INST_rf_rfile_2.dump_VCD_defs(num);
  num = INST_rf_rfile_20.dump_VCD_defs(num);
  num = INST_rf_rfile_21.dump_VCD_defs(num);
  num = INST_rf_rfile_22.dump_VCD_defs(num);
  num = INST_rf_rfile_23.dump_VCD_defs(num);
  num = INST_rf_rfile_24.dump_VCD_defs(num);
  num = INST_rf_rfile_25.dump_VCD_defs(num);
  num = INST_rf_rfile_26.dump_VCD_defs(num);
  num = INST_rf_rfile_27.dump_VCD_defs(num);
  num = INST_rf_rfile_28.dump_VCD_defs(num);
  num = INST_rf_rfile_29.dump_VCD_defs(num);
  num = INST_rf_rfile_3.dump_VCD_defs(num);
  num = INST_rf_rfile_30.dump_VCD_defs(num);
  num = INST_rf_rfile_31.dump_VCD_defs(num);
  num = INST_rf_rfile_4.dump_VCD_defs(num);
  num = INST_rf_rfile_5.dump_VCD_defs(num);
  num = INST_rf_rfile_6.dump_VCD_defs(num);
  num = INST_rf_rfile_7.dump_VCD_defs(num);
  num = INST_rf_rfile_8.dump_VCD_defs(num);
  num = INST_rf_rfile_9.dump_VCD_defs(num);
  num = INST_stage.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkProcessor::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProcessor &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkProcessor::vcd_defs(tVCDDumpType dt, MOD_mkProcessor &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 158u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 158u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 67u);
    vcd_write_x(sim_hdl, num++, 67u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_0_98_OR_ETC___d417) != DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_0_98_OR_ETC___d417)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_0_98_OR_ETC___d417, 67u);
	backing.DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_0_98_OR_ETC___d417 = DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_0_98_OR_ETC___d417;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_d2e_first__83_BITS_125_TO_122___d284) != DEF_d2e_first__83_BITS_125_TO_122___d284)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__83_BITS_125_TO_122___d284, 4u);
	backing.DEF_d2e_first__83_BITS_125_TO_122___d284 = DEF_d2e_first__83_BITS_125_TO_122___d284;
      }
      ++num;
      if ((backing.DEF_d2e_first__83_BITS_157_TO_126_01_CONCAT_d2e_fi_ETC___d426) != DEF_d2e_first__83_BITS_157_TO_126_01_CONCAT_d2e_fi_ETC___d426)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__83_BITS_157_TO_126_01_CONCAT_d2e_fi_ETC___d426, 73u);
	backing.DEF_d2e_first__83_BITS_157_TO_126_01_CONCAT_d2e_fi_ETC___d426 = DEF_d2e_first__83_BITS_157_TO_126_01_CONCAT_d2e_fi_ETC___d426;
      }
      ++num;
      if ((backing.DEF_d2e_first__83_BIT_114___d290) != DEF_d2e_first__83_BIT_114___d290)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first__83_BIT_114___d290, 1u);
	backing.DEF_d2e_first__83_BIT_114___d290 = DEF_d2e_first__83_BIT_114___d290;
      }
      ++num;
      if ((backing.DEF_d2e_first____d283) != DEF_d2e_first____d283)
      {
	vcd_write_val(sim_hdl, num, DEF_d2e_first____d283, 158u);
	backing.DEF_d2e_first____d283 = DEF_d2e_first____d283;
      }
      ++num;
      if ((backing.DEF_dMemReq__avValue2) != DEF_dMemReq__avValue2)
      {
	vcd_write_val(sim_hdl, num, DEF_dMemReq__avValue2, 67u);
	backing.DEF_dMemReq__avValue2 = DEF_dMemReq__avValue2;
      }
      ++num;
      if ((backing.DEF_e2m_first__31_BIT_35___d432) != DEF_e2m_first__31_BIT_35___d432)
      {
	vcd_write_val(sim_hdl, num, DEF_e2m_first__31_BIT_35___d432, 1u);
	backing.DEF_e2m_first__31_BIT_35___d432 = DEF_e2m_first__31_BIT_35___d432;
      }
      ++num;
      if ((backing.DEF_e2m_first____d431) != DEF_e2m_first____d431)
      {
	vcd_write_val(sim_hdl, num, DEF_e2m_first____d431, 73u);
	backing.DEF_e2m_first____d431 = DEF_e2m_first____d431;
      }
      ++num;
      if ((backing.DEF_f2d_first__0_CONCAT_IF_imemRespQ_first__1_BITS_ETC___d281) != DEF_f2d_first__0_CONCAT_IF_imemRespQ_first__1_BITS_ETC___d281)
      {
	vcd_write_val(sim_hdl, num, DEF_f2d_first__0_CONCAT_IF_imemRespQ_first__1_BITS_ETC___d281, 158u);
	backing.DEF_f2d_first__0_CONCAT_IF_imemRespQ_first__1_BITS_ETC___d281 = DEF_f2d_first__0_CONCAT_IF_imemRespQ_first__1_BITS_ETC___d281;
      }
      ++num;
      if ((backing.DEF_iMemReq__avValue1) != DEF_iMemReq__avValue1)
      {
	vcd_write_val(sim_hdl, num, DEF_iMemReq__avValue1, 67u);
	backing.DEF_iMemReq__avValue1 = DEF_iMemReq__avValue1;
      }
      ++num;
      if ((backing.DEF_pc_CONCAT_DONTCARE_CONCAT_6___d10) != DEF_pc_CONCAT_DONTCARE_CONCAT_6___d10)
      {
	vcd_write_val(sim_hdl, num, DEF_pc_CONCAT_DONTCARE_CONCAT_6___d10, 67u);
	backing.DEF_pc_CONCAT_DONTCARE_CONCAT_6___d10 = DEF_pc_CONCAT_DONTCARE_CONCAT_6___d10;
      }
      ++num;
      if ((backing.DEF_x__h2875) != DEF_x__h2875)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h2875, 32u);
	backing.DEF_x__h2875 = DEF_x__h2875;
      }
      ++num;
      if ((backing.PORT_dMemReq) != PORT_dMemReq)
      {
	vcd_write_val(sim_hdl, num, PORT_dMemReq, 67u);
	backing.PORT_dMemReq = PORT_dMemReq;
      }
      ++num;
      if ((backing.PORT_iMemReq) != PORT_iMemReq)
      {
	vcd_write_val(sim_hdl, num, PORT_iMemReq, 67u);
	backing.PORT_iMemReq = PORT_iMemReq;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_0_98_OR_ETC___d417, 67u);
      backing.DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_0_98_OR_ETC___d417 = DEF_IF_d2e_first__83_BITS_125_TO_122_84_EQ_0_98_OR_ETC___d417;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__83_BITS_125_TO_122___d284, 4u);
      backing.DEF_d2e_first__83_BITS_125_TO_122___d284 = DEF_d2e_first__83_BITS_125_TO_122___d284;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__83_BITS_157_TO_126_01_CONCAT_d2e_fi_ETC___d426, 73u);
      backing.DEF_d2e_first__83_BITS_157_TO_126_01_CONCAT_d2e_fi_ETC___d426 = DEF_d2e_first__83_BITS_157_TO_126_01_CONCAT_d2e_fi_ETC___d426;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first__83_BIT_114___d290, 1u);
      backing.DEF_d2e_first__83_BIT_114___d290 = DEF_d2e_first__83_BIT_114___d290;
      vcd_write_val(sim_hdl, num++, DEF_d2e_first____d283, 158u);
      backing.DEF_d2e_first____d283 = DEF_d2e_first____d283;
      vcd_write_val(sim_hdl, num++, DEF_dMemReq__avValue2, 67u);
      backing.DEF_dMemReq__avValue2 = DEF_dMemReq__avValue2;
      vcd_write_val(sim_hdl, num++, DEF_e2m_first__31_BIT_35___d432, 1u);
      backing.DEF_e2m_first__31_BIT_35___d432 = DEF_e2m_first__31_BIT_35___d432;
      vcd_write_val(sim_hdl, num++, DEF_e2m_first____d431, 73u);
      backing.DEF_e2m_first____d431 = DEF_e2m_first____d431;
      vcd_write_val(sim_hdl, num++, DEF_f2d_first__0_CONCAT_IF_imemRespQ_first__1_BITS_ETC___d281, 158u);
      backing.DEF_f2d_first__0_CONCAT_IF_imemRespQ_first__1_BITS_ETC___d281 = DEF_f2d_first__0_CONCAT_IF_imemRespQ_first__1_BITS_ETC___d281;
      vcd_write_val(sim_hdl, num++, DEF_iMemReq__avValue1, 67u);
      backing.DEF_iMemReq__avValue1 = DEF_iMemReq__avValue1;
      vcd_write_val(sim_hdl, num++, DEF_pc_CONCAT_DONTCARE_CONCAT_6___d10, 67u);
      backing.DEF_pc_CONCAT_DONTCARE_CONCAT_6___d10 = DEF_pc_CONCAT_DONTCARE_CONCAT_6___d10;
      vcd_write_val(sim_hdl, num++, DEF_x__h2875, 32u);
      backing.DEF_x__h2875 = DEF_x__h2875;
      vcd_write_val(sim_hdl, num++, PORT_dMemReq, 67u);
      backing.PORT_dMemReq = PORT_dMemReq;
      vcd_write_val(sim_hdl, num++, PORT_iMemReq, 67u);
      backing.PORT_iMemReq = PORT_iMemReq;
    }
}

void MOD_mkProcessor::vcd_prims(tVCDDumpType dt, MOD_mkProcessor &backing)
{
  INST_cycles.dump_VCD(dt, backing.INST_cycles);
  INST_d2e.dump_VCD(dt, backing.INST_d2e);
  INST_dmemReqQ.dump_VCD(dt, backing.INST_dmemReqQ);
  INST_dmemRespQ.dump_VCD(dt, backing.INST_dmemRespQ);
  INST_e2m.dump_VCD(dt, backing.INST_e2m);
  INST_execCnt.dump_VCD(dt, backing.INST_execCnt);
  INST_f2d.dump_VCD(dt, backing.INST_f2d);
  INST_fetchCnt.dump_VCD(dt, backing.INST_fetchCnt);
  INST_imemReqQ.dump_VCD(dt, backing.INST_imemReqQ);
  INST_imemRespQ.dump_VCD(dt, backing.INST_imemRespQ);
  INST_pc.dump_VCD(dt, backing.INST_pc);
  INST_rf_rfile_0.dump_VCD(dt, backing.INST_rf_rfile_0);
  INST_rf_rfile_1.dump_VCD(dt, backing.INST_rf_rfile_1);
  INST_rf_rfile_10.dump_VCD(dt, backing.INST_rf_rfile_10);
  INST_rf_rfile_11.dump_VCD(dt, backing.INST_rf_rfile_11);
  INST_rf_rfile_12.dump_VCD(dt, backing.INST_rf_rfile_12);
  INST_rf_rfile_13.dump_VCD(dt, backing.INST_rf_rfile_13);
  INST_rf_rfile_14.dump_VCD(dt, backing.INST_rf_rfile_14);
  INST_rf_rfile_15.dump_VCD(dt, backing.INST_rf_rfile_15);
  INST_rf_rfile_16.dump_VCD(dt, backing.INST_rf_rfile_16);
  INST_rf_rfile_17.dump_VCD(dt, backing.INST_rf_rfile_17);
  INST_rf_rfile_18.dump_VCD(dt, backing.INST_rf_rfile_18);
  INST_rf_rfile_19.dump_VCD(dt, backing.INST_rf_rfile_19);
  INST_rf_rfile_2.dump_VCD(dt, backing.INST_rf_rfile_2);
  INST_rf_rfile_20.dump_VCD(dt, backing.INST_rf_rfile_20);
  INST_rf_rfile_21.dump_VCD(dt, backing.INST_rf_rfile_21);
  INST_rf_rfile_22.dump_VCD(dt, backing.INST_rf_rfile_22);
  INST_rf_rfile_23.dump_VCD(dt, backing.INST_rf_rfile_23);
  INST_rf_rfile_24.dump_VCD(dt, backing.INST_rf_rfile_24);
  INST_rf_rfile_25.dump_VCD(dt, backing.INST_rf_rfile_25);
  INST_rf_rfile_26.dump_VCD(dt, backing.INST_rf_rfile_26);
  INST_rf_rfile_27.dump_VCD(dt, backing.INST_rf_rfile_27);
  INST_rf_rfile_28.dump_VCD(dt, backing.INST_rf_rfile_28);
  INST_rf_rfile_29.dump_VCD(dt, backing.INST_rf_rfile_29);
  INST_rf_rfile_3.dump_VCD(dt, backing.INST_rf_rfile_3);
  INST_rf_rfile_30.dump_VCD(dt, backing.INST_rf_rfile_30);
  INST_rf_rfile_31.dump_VCD(dt, backing.INST_rf_rfile_31);
  INST_rf_rfile_4.dump_VCD(dt, backing.INST_rf_rfile_4);
  INST_rf_rfile_5.dump_VCD(dt, backing.INST_rf_rfile_5);
  INST_rf_rfile_6.dump_VCD(dt, backing.INST_rf_rfile_6);
  INST_rf_rfile_7.dump_VCD(dt, backing.INST_rf_rfile_7);
  INST_rf_rfile_8.dump_VCD(dt, backing.INST_rf_rfile_8);
  INST_rf_rfile_9.dump_VCD(dt, backing.INST_rf_rfile_9);
  INST_stage.dump_VCD(dt, backing.INST_stage);
}
