INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/ACCELR/Prj3-40g_UDP_Parser_design/udp1/udp1.srcs/sources_1/new/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dev/ACCELR/Prj3-40g_UDP_Parser_design/udp1/udp1.srcs/sim_1/new/testb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testb
