Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Thu Jan 11 14:22:56 2024
| Host             : DESKTOP-1PFU4II running 64-bit major release  (build 9200)
| Command          : report_power -file m3_for_arty_a7_wrapper_power_routed.rpt -pb m3_for_arty_a7_wrapper_power_summary_routed.pb -rpx m3_for_arty_a7_wrapper_power_routed.rpx
| Design           : m3_for_arty_a7_wrapper
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.239        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.176        |
| Device Static (W)        | 0.063        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 98.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.017 |       10 |       --- |             --- |
| Slice Logic             |     0.011 |    27319 |       --- |             --- |
|   LUT as Logic          |     0.011 |    17029 |     20800 |           81.87 |
|   CARRY4                |    <0.001 |      313 |      8150 |            3.84 |
|   Register              |    <0.001 |     8811 |     41600 |           21.18 |
|   F7/F8 Muxes           |    <0.001 |      206 |     32600 |            0.63 |
|   LUT as Shift Register |    <0.001 |       48 |      9600 |            0.50 |
|   Others                |     0.000 |      574 |       --- |             --- |
| Signals                 |     0.019 |    22388 |       --- |             --- |
| Block RAM               |     0.009 |       22 |        50 |           44.00 |
| MMCM                    |     0.106 |        1 |         5 |           20.00 |
| DSPs                    |    <0.001 |        3 |        90 |            3.33 |
| I/O                     |     0.013 |       50 |       210 |           23.81 |
| Static Power            |     0.063 |          |           |                 |
| Total                   |     0.239 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.066 |       0.060 |      0.006 |
| Vccaux    |       1.800 |     0.070 |       0.059 |      0.011 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------+---------------------------------------------------------------------------------------+-----------------+
| Clock                               | Domain                                                                                | Constraint (ns) |
+-------------------------------------+---------------------------------------------------------------------------------------+-----------------+
| SWCLK                               | DAPLink_tri_o[15]                                                                     |            50.0 |
| clkfbout_m3_for_arty_a7_clk_wiz_0_0 | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkfbout_m3_for_arty_a7_clk_wiz_0_0 |            10.0 |
| cpu_clk                             | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0 |            20.0 |
| dap_qspi_clk                        | DAPLink_tri_o[9]                                                                      |            20.0 |
| dap_spi_clk                         | DAPLink_tri_o[3]                                                                      |            20.0 |
| qspi_clk                            | m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out2_m3_for_arty_a7_clk_wiz_0_0 |            20.0 |
| sys_clock                           | sys_clock                                                                             |            10.0 |
+-------------------------------------+---------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| m3_for_arty_a7_wrapper   |     0.176 |
|   m3_for_arty_a7_i       |     0.163 |
|     Clocks_and_Resets    |     0.107 |
|       clk_wiz_0          |     0.106 |
|     Cortex_M3_0          |     0.042 |
|       inst               |     0.042 |
|     axi_interconnect_0   |     0.002 |
|       s00_couplers       |     0.001 |
|     axi_quad_spi_0       |     0.003 |
|       U0                 |     0.003 |
|     daplink_if_0         |     0.009 |
|       axi_quad_spi_0     |     0.003 |
|       axi_single_spi_0   |     0.003 |
|       axi_xip_quad_spi_0 |     0.002 |
+--------------------------+-----------+


