

================================================================
== Vivado HLS Report for 'product'
================================================================
* Date:           Sun Feb 14 14:39:48 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        window_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.533 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%w_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %w_V)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 2 'read' 'w_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%a_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %a_V)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 3 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %a_V_read to i16" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 4 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %w_V_read to i16" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 5 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i16 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 6 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %r_V, i32 4, i32 15)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 7 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "ret i12 %trunc_ln" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 8 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_V_read    (read      ) [ 00]
a_V_read    (read      ) [ 00]
sext_ln1116 (sext      ) [ 00]
sext_ln1118 (sext      ) [ 00]
r_V         (mul       ) [ 00]
trunc_ln    (partselect) [ 00]
ret_ln90    (ret       ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="w_V_read_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="12" slack="0"/>
<pin id="14" dir="0" index="1" bw="12" slack="0"/>
<pin id="15" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_V_read/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="a_V_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="12" slack="0"/>
<pin id="20" dir="0" index="1" bw="12" slack="0"/>
<pin id="21" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="sext_ln1116_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="12" slack="0"/>
<pin id="26" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="sext_ln1118_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="12" slack="0"/>
<pin id="30" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="trunc_ln_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="12" slack="0"/>
<pin id="34" dir="0" index="1" bw="16" slack="0"/>
<pin id="35" dir="0" index="2" bw="4" slack="0"/>
<pin id="36" dir="0" index="3" bw="5" slack="0"/>
<pin id="37" dir="1" index="4" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="41" class="1007" name="r_V_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="12" slack="0"/>
<pin id="43" dir="0" index="1" bw="12" slack="0"/>
<pin id="44" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="16"><net_src comp="4" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="2" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="22"><net_src comp="4" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="27"><net_src comp="18" pin="2"/><net_sink comp="24" pin=0"/></net>

<net id="31"><net_src comp="12" pin="2"/><net_sink comp="28" pin=0"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="32" pin=2"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="32" pin=3"/></net>

<net id="45"><net_src comp="28" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="46"><net_src comp="24" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="47"><net_src comp="41" pin="2"/><net_sink comp="32" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: product : a_V | {1 }
	Port: product : w_V | {1 }
  - Chain level:
	State 1
		r_V : 1
		trunc_ln : 2
		ret_ln90 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|
| Operation|   Functional Unit   |  DSP48E |
|----------|---------------------|---------|
|    mul   |      r_V_fu_41      |    1    |
|----------|---------------------|---------|
|   read   | w_V_read_read_fu_12 |    0    |
|          | a_V_read_read_fu_18 |    0    |
|----------|---------------------|---------|
|   sext   |  sext_ln1116_fu_24  |    0    |
|          |  sext_ln1118_fu_28  |    0    |
|----------|---------------------|---------|
|partselect|    trunc_ln_fu_32   |    0    |
|----------|---------------------|---------|
|   Total  |                     |    1    |
|----------|---------------------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           | DSP48E |
+-----------+--------+
|  Function |    1   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |    -   |
+-----------+--------+
|   Total   |    1   |
+-----------+--------+
