
---------- Begin Simulation Statistics ----------
simSeconds                                   0.172129                       # Number of seconds simulated (Second)
simTicks                                 172129172000                       # Number of ticks simulated (Tick)
finalTick                                290917764000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    734.90                       # Real time elapsed on the host (Second)
hostTickRate                                234221411                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     158448                       # Number of bytes of host memory used (Byte)
simInsts                                    419338333                       # Number of instructions simulated (Count)
simOps                                      420312528                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   570606                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     571932                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.demandHits::processor.cores.core.mmu.dtb.walker        57139                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.demandHits::total        57139                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::processor.cores.core.mmu.dtb.walker        57139                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::total        57139                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.demandMisses::processor.cores.core.mmu.dtb.walker         4342                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.demandMisses::total         4342                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::processor.cores.core.mmu.dtb.walker         4342                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::total         4342                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.demandMissLatency::processor.cores.core.mmu.dtb.walker     70356000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMissLatency::total     70356000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::processor.cores.core.mmu.dtb.walker     70356000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::total     70356000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandAccesses::processor.cores.core.mmu.dtb.walker        61481                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandAccesses::total        61481                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::processor.cores.core.mmu.dtb.walker        61481                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::total        61481                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.070623                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMissRate::total     0.070623                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.070623                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::total     0.070623                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 16203.592814                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 16203.592814                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 16203.592814                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 16203.592814                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.writebacks::writebacks         4226                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.writebacks::total         4226                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker         4342                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::total         4342                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker         4342                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::total         4342                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker     66014000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::total     66014000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker     66014000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::total     66014000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.070623                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.070623                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.070623                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.070623                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 15203.592814                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 15203.592814                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 15203.592814                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 15203.592814                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.replacements         4226                       # number of replacements (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::processor.cores.core.mmu.dtb.walker        56507                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::total        56507                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::processor.cores.core.mmu.dtb.walker         4321                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::total         4321                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.cores.core.mmu.dtb.walker     70228000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::total     70228000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.cores.core.mmu.dtb.walker        60828                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::total        60828                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.cores.core.mmu.dtb.walker     0.071036                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.071036                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 16252.719278                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 16252.719278                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.dtb.walker         4321                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total         4321                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker     65907000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total     65907000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.071036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.071036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 15252.719278                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 15252.719278                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.hits::processor.cores.core.mmu.dtb.walker          632                       # number of WriteReq hits (Count)
system.cache_hierarchy.dptw_caches.WriteReq.hits::total          632                       # number of WriteReq hits (Count)
system.cache_hierarchy.dptw_caches.WriteReq.misses::processor.cores.core.mmu.dtb.walker           21                       # number of WriteReq misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.misses::total           21                       # number of WriteReq misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.missLatency::processor.cores.core.mmu.dtb.walker       128000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.missLatency::total       128000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.accesses::processor.cores.core.mmu.dtb.walker          653                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.WriteReq.accesses::total          653                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.WriteReq.missRate::processor.cores.core.mmu.dtb.walker     0.032159                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.missRate::total     0.032159                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.avgMissLatency::processor.cores.core.mmu.dtb.walker  6095.238095                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.avgMissLatency::total  6095.238095                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.mshrMisses::processor.cores.core.mmu.dtb.walker           21                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker       107000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissLatency::total       107000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.032159                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissRate::total     0.032159                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker  5095.238095                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.avgMshrMissLatency::total  5095.238095                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.tags.tagsInUse   123.063791                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.dptw_caches.tags.totalRefs        52983                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.sampledRefs         4254                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.avgRefs    12.454866                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.dptw_caches.tags.occupancies::processor.cores.core.mmu.dtb.walker   123.063791                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.961436                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.961436                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          121                       # Occupied blocks per task id (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4          109                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.945312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.dptw_caches.tags.tagAccesses       250245                       # Number of tag accesses (Count)
system.cache_hierarchy.dptw_caches.tags.dataAccesses       250245                       # Number of data accesses (Count)
system.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.demandHits::lupio_blk           16                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iocache.demandHits::total           16                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iocache.overallHits::lupio_blk           16                       # number of overall hits (Count)
system.cache_hierarchy.iocache.overallHits::total           16                       # number of overall hits (Count)
system.cache_hierarchy.iocache.demandMisses::lupio_blk        18494                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.demandMisses::total        18494                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.overallMisses::lupio_blk        18494                       # number of overall misses (Count)
system.cache_hierarchy.iocache.overallMisses::total        18494                       # number of overall misses (Count)
system.cache_hierarchy.iocache.demandMissLatency::lupio_blk   2677510000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.demandMissLatency::total   2677510000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::lupio_blk   2677510000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::total   2677510000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.demandAccesses::lupio_blk        18510                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandAccesses::total        18510                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::lupio_blk        18510                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::total        18510                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandMissRate::lupio_blk     0.999136                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMissRate::total     0.999136                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::lupio_blk     0.999136                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::total     0.999136                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMissLatency::lupio_blk 144777.225046                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMissLatency::total 144777.225046                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::lupio_blk 144777.225046                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::total 144777.225046                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.writebacks::writebacks          248                       # number of writebacks (Count)
system.cache_hierarchy.iocache.writebacks::total          248                       # number of writebacks (Count)
system.cache_hierarchy.iocache.demandMshrMisses::lupio_blk        18494                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMisses::total        18494                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::lupio_blk        18494                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::total        18494                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMissLatency::lupio_blk   1752777033                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissLatency::total   1752777033                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::lupio_blk   1752777033                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::total   1752777033                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissRate::lupio_blk     0.999136                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMshrMissRate::total     0.999136                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::lupio_blk     0.999136                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::total     0.999136                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::lupio_blk 94775.442468                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 94775.442468                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::lupio_blk 94775.442468                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 94775.442468                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.replacements        17803                       # number of replacements (Count)
system.cache_hierarchy.iocache.ReadReq.hits::lupio_blk           16                       # number of ReadReq hits (Count)
system.cache_hierarchy.iocache.ReadReq.hits::total           16                       # number of ReadReq hits (Count)
system.cache_hierarchy.iocache.ReadReq.misses::lupio_blk        17854                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.misses::total        17854                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.missLatency::lupio_blk   2601916000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.missLatency::total   2601916000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.accesses::lupio_blk        17870                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.accesses::total        17870                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.missRate::lupio_blk     0.999105                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.missRate::total     0.999105                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::lupio_blk 145732.944998                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 145732.944998                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.mshrMisses::lupio_blk        17854                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMisses::total        17854                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::lupio_blk   1709216000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total   1709216000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::lupio_blk     0.999105                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::total     0.999105                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::lupio_blk 95732.944998                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 95732.944998                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.misses::lupio_blk          576                       # number of WriteLineReq misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.misses::total          576                       # number of WriteLineReq misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.missLatency::lupio_blk     66621000                       # number of WriteLineReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.missLatency::total     66621000                       # number of WriteLineReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.accesses::lupio_blk          576                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteLineReq.accesses::total          576                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteLineReq.missRate::lupio_blk            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::lupio_blk 115661.458333                       # average WriteLineReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::total 115661.458333                       # average WriteLineReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.mshrMisses::lupio_blk          576                       # number of WriteLineReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.mshrMisses::total          576                       # number of WriteLineReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::lupio_blk     37788033                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::total     37788033                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::lupio_blk 65604.223958                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::total 65604.223958                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.misses::lupio_blk           64                       # number of WriteReq misses (Count)
system.cache_hierarchy.iocache.WriteReq.misses::total           64                       # number of WriteReq misses (Count)
system.cache_hierarchy.iocache.WriteReq.missLatency::lupio_blk      8973000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.missLatency::total      8973000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.accesses::lupio_blk           64                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteReq.accesses::total           64                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteReq.missRate::lupio_blk            1                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.missRate::total            1                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.avgMissLatency::lupio_blk 140203.125000                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.avgMissLatency::total 140203.125000                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.mshrMisses::lupio_blk           64                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteReq.mshrMisses::total           64                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteReq.mshrMissLatency::lupio_blk      5773000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.mshrMissLatency::total      5773000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.mshrMissRate::total            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.avgMshrMissLatency::lupio_blk 90203.125000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.avgMshrMissLatency::total 90203.125000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.tags.tagsInUse    15.845035                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iocache.tags.totalRefs        18510                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.sampledRefs        18494                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.avgRefs     1.000865                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iocache.tags.occupancies::lupio_blk    15.845035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::lupio_blk     0.990315                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::total     0.990315                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iocache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iocache.tags.tagAccesses       166574                       # Number of tag accesses (Count)
system.cache_hierarchy.iocache.tags.dataAccesses       166574                       # Number of data accesses (Count)
system.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.demandHits::processor.cores.core.mmu.itb.walker        21355                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.demandHits::total        21355                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::processor.cores.core.mmu.itb.walker        21355                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::total        21355                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.demandMisses::processor.cores.core.mmu.itb.walker         2930                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.demandMisses::total         2930                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::processor.cores.core.mmu.itb.walker         2930                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::total         2930                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.demandMissLatency::processor.cores.core.mmu.itb.walker     46120000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMissLatency::total     46120000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::processor.cores.core.mmu.itb.walker     46120000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::total     46120000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandAccesses::processor.cores.core.mmu.itb.walker        24285                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandAccesses::total        24285                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::processor.cores.core.mmu.itb.walker        24285                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::total        24285                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.120651                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMissRate::total     0.120651                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.120651                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::total     0.120651                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 15740.614334                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 15740.614334                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 15740.614334                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 15740.614334                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.writebacks::writebacks         2867                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.writebacks::total         2867                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::processor.cores.core.mmu.itb.walker         2930                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::total         2930                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::processor.cores.core.mmu.itb.walker         2930                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::total         2930                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker     43190000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::total     43190000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker     43190000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::total     43190000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.120651                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.120651                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.120651                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.120651                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 14740.614334                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 14740.614334                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 14740.614334                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 14740.614334                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.replacements         2867                       # number of replacements (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::processor.cores.core.mmu.itb.walker        21193                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::total        21193                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::processor.cores.core.mmu.itb.walker         2908                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::total         2908                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.cores.core.mmu.itb.walker     45794000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::total     45794000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.cores.core.mmu.itb.walker        24101                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::total        24101                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.cores.core.mmu.itb.walker     0.120659                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.120659                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.itb.walker 15747.592847                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 15747.592847                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.itb.walker         2908                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total         2908                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.itb.walker     42886000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total     42886000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.120659                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.120659                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 14747.592847                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 14747.592847                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.hits::processor.cores.core.mmu.itb.walker          162                       # number of WriteReq hits (Count)
system.cache_hierarchy.iptw_caches.WriteReq.hits::total          162                       # number of WriteReq hits (Count)
system.cache_hierarchy.iptw_caches.WriteReq.misses::processor.cores.core.mmu.itb.walker           22                       # number of WriteReq misses (Count)
system.cache_hierarchy.iptw_caches.WriteReq.misses::total           22                       # number of WriteReq misses (Count)
system.cache_hierarchy.iptw_caches.WriteReq.missLatency::processor.cores.core.mmu.itb.walker       326000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.WriteReq.missLatency::total       326000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.WriteReq.accesses::processor.cores.core.mmu.itb.walker          184                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.WriteReq.accesses::total          184                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.WriteReq.missRate::processor.cores.core.mmu.itb.walker     0.119565                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.WriteReq.missRate::total     0.119565                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.WriteReq.avgMissLatency::processor.cores.core.mmu.itb.walker 14818.181818                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.avgMissLatency::total 14818.181818                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.mshrMisses::processor.cores.core.mmu.itb.walker           22                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMissLatency::processor.cores.core.mmu.itb.walker       304000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMissLatency::total       304000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.119565                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMissRate::total     0.119565                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.WriteReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 13818.181818                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.avgMshrMissLatency::total 13818.181818                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.tags.tagsInUse    44.751826                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iptw_caches.tags.totalRefs        20230                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.sampledRefs         2874                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.avgRefs     7.038970                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iptw_caches.tags.occupancies::processor.cores.core.mmu.itb.walker    44.751826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.349624                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.349624                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           46                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           38                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.359375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iptw_caches.tags.tagAccesses       100048                       # Number of tag accesses (Count)
system.cache_hierarchy.iptw_caches.tags.dataAccesses       100048                       # Number of data accesses (Count)
system.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data     76912846                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.demandHits::total     76912846                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data     76912846                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::total     76912846                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data       456244                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.demandMisses::total       456244                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data       456244                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::total       456244                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data  15399512997                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMissLatency::total  15399512997                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data  15399512997                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::total  15399512997                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data     77369090                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandAccesses::total     77369090                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data     77369090                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::total     77369090                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.005897                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMissRate::total     0.005897                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.005897                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::total     0.005897                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 33752.801126                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 33752.801126                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 33752.801126                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 33752.801126                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs          295                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCycles::no_targets       499948                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs          133                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.blockedCauses::no_targets        19075                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs     2.218045                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.avgBlocked::no_targets    26.209594                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.writebacks::writebacks        67722                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.writebacks::total        67722                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data       415631                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::total       415631                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data       415631                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::total       415631                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data        40613                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::total        40613                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher        40828                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data        40613                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::total        81441                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.cores.core.data         6779                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::total         6779                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data   1253702000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::total   1253702000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2824818969                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data   1253702000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::total   4078520969                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.cores.core.data    216186000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total    216186000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.000525                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.000525                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.000525                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.001053                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 30869.475291                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 30869.475291                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 69188.276893                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 30869.475291                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 50079.455913                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.cores.core.data 31890.544328                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 31890.544328                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.replacements        67722                       # number of replacements (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher        40828                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total        40828                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2824818969                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total   2824818969                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 69188.276893                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 69188.276893                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data     36024061                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.hits::total     36024061                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data       117597                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::total       117597                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data   5479120000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::total   5479120000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data     36141658                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::total     36141658                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.003254                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.003254                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 46592.345043                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 46592.345043                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data        97717                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total        97717                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data        19880                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total        19880                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.cores.core.data         2379                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total         2379                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data    545489000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total    545489000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.cores.core.data    216186000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total    216186000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.000550                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000550                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 27439.084507                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 27439.084507                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data 90872.635561                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total 90872.635561                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.hits::processor.cores.core.data      1129208                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.hits::total      1129208                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::processor.cores.core.data          264                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::total          264                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::processor.cores.core.data     15213000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::total     15213000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::processor.cores.core.data      1129472                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::total      1129472                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::processor.cores.core.data     0.000234                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::total     0.000234                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::processor.cores.core.data        57625                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::total        57625                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::processor.cores.core.data          264                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::total          264                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::processor.cores.core.data     14949000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::total     14949000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::processor.cores.core.data     0.000234                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::total     0.000234                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::processor.cores.core.data        56625                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::total        56625                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data     40888785                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.hits::total     40888785                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data       338647                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::total       338647                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data   9920392997                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::total   9920392997                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data     41227432                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::total     41227432                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.008214                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.008214                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 29294.200146                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 29294.200146                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data       317914                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total       317914                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data        20733                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total        20733                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.cores.core.data         4400                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total         4400                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data    708213000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total    708213000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.000503                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000503                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 34158.732456                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 34158.732456                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses        40613                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIssued       941711                       # number of hwpf issued (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUnused         2435                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUseful       147500                       # number of useful prefetch (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss       109687                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.156630                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.coverage     0.784103                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache       670329                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR       230554                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfLate       900883                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIdentified      1601869                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit       612545                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand          768                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage        76607                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage        19046                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.tags.tagsInUse   511.970317                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1dcaches.tags.totalRefs     98261747                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.sampledRefs        67859                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.avgRefs  1448.028220                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   186.191365                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   325.778952                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.363655                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.636287                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::total     0.999942                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022           94                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          418                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::1           14                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2           19                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3           51                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4            6                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1          230                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3          144                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4           33                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.183594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.816406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.tagAccesses    628056357                       # Number of tag accesses (Count)
system.cache_hierarchy.l1dcaches.tags.dataAccesses    628056357                       # Number of data accesses (Count)
system.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst     58377780                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.demandHits::total     58377780                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst     58377780                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.overallHits::total     58377780                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst        35812                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.demandMisses::total        35812                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst        35812                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::total        35812                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst    871725000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMissLatency::total    871725000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst    871725000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::total    871725000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst     58413592                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandAccesses::total     58413592                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst     58413592                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::total     58413592                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.000613                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMissRate::total     0.000613                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.000613                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::total     0.000613                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 24341.701106                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMissLatency::total 24341.701106                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 24341.701106                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::total 24341.701106                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.writebacks::writebacks        29452                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.writebacks::total        29452                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst         6244                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::total         6244                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst         6244                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::total         6244                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst        29568                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::total        29568                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst        29568                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::total        29568                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst    680948000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::total    680948000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst    680948000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::total    680948000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.000506                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000506                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.000506                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000506                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 23029.897186                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 23029.897186                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 23029.897186                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 23029.897186                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.replacements        29452                       # number of replacements (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst     58377780                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::total     58377780                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst        35812                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::total        35812                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst    871725000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::total    871725000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst     58413592                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.accesses::total     58413592                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.000613                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000613                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 24341.701106                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 24341.701106                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst         6244                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::total         6244                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst        29568                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total        29568                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst    680948000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total    680948000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.000506                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000506                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 23029.897186                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 23029.897186                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.prefetcher.demandMshrMisses        29568                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1icaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.tags.tagsInUse   511.128217                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1icaches.tags.totalRefs     92778233                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.sampledRefs        29516                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.avgRefs  3143.319996                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   511.128217                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.998297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::total     0.998297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::1          391                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3           67                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4           53                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1icaches.tags.tagAccesses    467338303                       # Number of tag accesses (Count)
system.cache_hierarchy.l1icaches.tags.dataAccesses    467338303                       # Number of data accesses (Count)
system.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.transDist::ReadReq         2379                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadResp       114171                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteReq         4400                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteResp         4400                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackDirty        68951                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackClean        75666                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::HardPFReq         2156                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeReq        13890                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeResp        13890                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExReq         7200                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExResp         7179                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadSharedReq       112039                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateReq          253                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateResp           17                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port        88569                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       258832                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         8381                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port        12375                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount::total       368157                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port      3776064                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port      9611628                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       347648                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       514048                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize::total     14249388                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.snoops           72765                       # Total snoops (Count)
system.cache_hierarchy.l2buses.snoopTraffic      3564544                       # Total snoop traffic (Byte)
system.cache_hierarchy.l2buses.snoopFanout::samples       182667                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::mean     0.111761                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::stdev     0.324370                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::0       162795     89.12%     89.12% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::1        19329     10.58%     99.70% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::2          543      0.30%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::total       182667                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.reqLayer0.occupancy    443093756                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer0.occupancy     88801899                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer1.occupancy    226583970                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer2.occupancy      8762983                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer3.occupancy     12994989                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoopLayer0.occupancy     42993000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoop_filter.totRequests       222815                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests       117623                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests         5550                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.totSnoops        14751                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops        14746                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher        13424                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.dtb.walker         3688                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.itb.walker         2536                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.inst        25235                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.data        18751                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::total        63634                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher        13424                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.dtb.walker         3688                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.itb.walker         2536                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.inst        25235                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.data        18751                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::total        63634                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher        27336                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.mmu.dtb.walker          118                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.mmu.itb.walker           29                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.inst         4315                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.data         8194                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::total        39992                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher        27336                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.mmu.dtb.walker          118                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.mmu.itb.walker           29                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.inst         4315                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.data         8194                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::total        39992                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher   2555212643                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.mmu.dtb.walker      9525000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.mmu.itb.walker      2449000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.inst    331441000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.data    645618000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::total   3544245643                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher   2555212643                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.mmu.dtb.walker      9525000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.mmu.itb.walker      2449000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.inst    331441000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.data    645618000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::total   3544245643                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher        40760                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.dtb.walker         3806                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.itb.walker         2565                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.inst        29550                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.data        26945                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::total       103626                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher        40760                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.dtb.walker         3806                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.itb.walker         2565                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.inst        29550                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.data        26945                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::total       103626                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.670658                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.031004                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.011306                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.inst     0.146024                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.data     0.304101                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::total     0.385926                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.670658                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.031004                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.011306                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.inst     0.146024                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.data     0.304101                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::total     0.385926                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 93474.269937                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 80720.338983                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 84448.275862                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.inst 76811.355736                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.data 78791.554796                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::total 88623.865848                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 93474.269937                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 80720.338983                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 84448.275862                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.inst 76811.355736                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.data 78791.554796                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::total 88623.865848                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.writebacks::writebacks        40350                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.writebacks::total        40350                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.demandMshrHits::cache_hierarchy.l1dcaches.prefetcher          915                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l2caches.demandMshrHits::processor.cores.core.mmu.itb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l2caches.demandMshrHits::processor.cores.core.data            4                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l2caches.demandMshrHits::total          920                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l2caches.overallMshrHits::cache_hierarchy.l1dcaches.prefetcher          915                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l2caches.overallMshrHits::processor.cores.core.mmu.itb.walker            1                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l2caches.overallMshrHits::processor.cores.core.data            4                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l2caches.overallMshrHits::total          920                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher        26421                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker          118                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.mmu.itb.walker           28                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.inst         4315                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.data         8190                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::total        39072                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher        26421                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l2caches.prefetcher         1284                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker          118                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.mmu.itb.walker           28                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.inst         4315                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.data         8190                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::total        40356                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::processor.cores.core.data         6779                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::total         6779                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2453205796                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker      9407000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker      2330000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.inst    327126000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.data    637080000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::total   3429148796                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2453205796                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l2caches.prefetcher    108159882                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker      9407000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker      2330000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.inst    327126000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.data    637080000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::total   3537308678                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.cores.core.data    206667000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total    206667000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.648209                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.031004                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.010916                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.inst     0.146024                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.data     0.303952                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::total     0.377048                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.648209                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l2caches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.031004                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.010916                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.inst     0.146024                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.data     0.303952                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::total     0.389439                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 92850.603535                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 79720.338983                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 83214.285714                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.inst 75811.355736                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.data 77787.545788                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 87764.864762                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 92850.603535                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l2caches.prefetcher 84236.668224                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 79720.338983                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 83214.285714                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.inst 75811.355736                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.data 77787.545788                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 87652.608732                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.cores.core.data 30486.354920                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total 30486.354920                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.replacements        40350                       # number of replacements (Count)
system.cache_hierarchy.l2caches.HardPFReq.mshrMisses::cache_hierarchy.l2caches.prefetcher         1284                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l2caches.HardPFReq.mshrMisses::total         1284                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches.prefetcher    108159882                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissLatency::total    108159882                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissRate::cache_hierarchy.l2caches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l2caches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches.prefetcher 84236.668224                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.HardPFReq.avgMshrMissLatency::total 84236.668224                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.InvalidateReq.hits::processor.cores.core.data           17                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.hits::total           17                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::processor.cores.core.data           17                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::total           17                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::processor.cores.core.data         3049                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::total         3049                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::processor.cores.core.data         4086                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::total         4086                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.cores.core.data    333276000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::total    333276000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.accesses::processor.cores.core.data         7135                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.accesses::total         7135                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.missRate::processor.cores.core.data     0.572670                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.572670                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.cores.core.data 81565.345081                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 81565.345081                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.cores.core.data         4086                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total         4086                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.cores.core.data    329190000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total    329190000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.cores.core.data     0.572670                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.572670                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.cores.core.data 80565.345081                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 80565.345081                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.cores.core.data         2379                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total         2379                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.cores.core.data    206667000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total    206667000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data 86871.374527                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total 86871.374527                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher        13424                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.dtb.walker         3688                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.itb.walker         2536                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.inst        25235                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.data        15702                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::total        60585                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher        27336                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.mmu.dtb.walker          118                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.mmu.itb.walker           29                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.inst         4315                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.data         4108                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::total        35906                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher   2555212643                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.mmu.dtb.walker      9525000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.mmu.itb.walker      2449000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.inst    331441000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.data    312342000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total   3210969643                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher        40760                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.dtb.walker         3806                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.itb.walker         2565                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.inst        29550                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.data        19810                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::total        96491                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.670658                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.mmu.dtb.walker     0.031004                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.mmu.itb.walker     0.011306                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.inst     0.146024                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.data     0.207370                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.372118                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 93474.269937                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 80720.338983                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.itb.walker 84448.275862                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.inst 76811.355736                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.data 76032.619279                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 89427.105303                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches.prefetcher          915                       # number of ReadSharedReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::processor.cores.core.mmu.itb.walker            1                       # number of ReadSharedReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::processor.cores.core.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::total          920                       # number of ReadSharedReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher        26421                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.mmu.dtb.walker          118                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.mmu.itb.walker           28                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.inst         4315                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.data         4104                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total        34986                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher   2453205796                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker      9407000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.itb.walker      2330000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.inst    327126000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.data    307890000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total   3099958796                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.648209                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.031004                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.010916                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.146024                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.207168                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.362583                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 92850.603535                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 79720.338983                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 83214.285714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 75811.355736                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 75021.929825                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 88605.693592                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.mmu.dtb.walker            1                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.mmu.itb.walker           16                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.data           20                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::total           37                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::processor.cores.core.mmu.itb.walker            3                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::processor.cores.core.data        13771                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::total        13774                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::processor.cores.core.data    310138996                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::total    310138996                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.mmu.dtb.walker            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.mmu.itb.walker           19                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.data        13791                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::total        13811                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::processor.cores.core.mmu.itb.walker     0.157895                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::processor.cores.core.data     0.998550                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::total     0.997321                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::processor.cores.core.data 22521.167381                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::total 22516.262233                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::processor.cores.core.mmu.itb.walker            3                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::processor.cores.core.data        13771                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::total        13774                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::processor.cores.core.mmu.itb.walker        57000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::processor.cores.core.data    296367996                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::total    296424996                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.157895                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::processor.cores.core.data     0.998550                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::total     0.997321                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker        19000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::processor.cores.core.data 21521.167381                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::total 21520.618266                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.cores.core.data         4400                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total         4400                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::writebacks        53904                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::total        53904                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks        53904                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::total        53904                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks        45719                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::total        45719                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks        45719                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::total        45719                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.prefetcher.demandMshrMisses        39072                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIssued         1600                       # number of hwpf issued (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUnused           58                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUseful          281                       # number of useful prefetch (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l2caches.prefetcher.accuracy     0.175625                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.coverage     0.007140                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInCache          136                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInMSHR          180                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l2caches.prefetcher.pfLate          316                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIdentified         2081                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l2caches.prefetcher.pfBufferHit          128                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l2caches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedDemand          313                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l2caches.prefetcher.pfSpanPage         1459                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.tags.tagsInUse  8191.776932                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l2caches.tags.totalRefs        89278                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.sampledRefs        40652                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.avgRefs     2.196153                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l2caches.tags.occupancies::writebacks   415.594620                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  2331.751595                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l2caches.prefetcher   391.868272                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.dtb.walker    66.486406                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.itb.walker    25.178995                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.inst  3823.719574                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.data  1137.177470                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.050732                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.284638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l2caches.prefetcher     0.047835                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.008116                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.003074                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.inst     0.466763                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.data     0.138816                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::total     0.999973                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022         2493                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         5699                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::1            2                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         2484                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::1           89                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         5593                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.304321                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.695679                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.tagAccesses      3513891                       # Number of tag accesses (Count)
system.cache_hierarchy.l2caches.tags.dataAccesses      3513891                       # Number of data accesses (Count)
system.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.transDist::ReadReq         2379                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadResp        56501                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteReq         4400                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteResp         4400                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackDirty        23482                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackClean        17013                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::CleanEvict        17555                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::UpgradeReq        14166                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::UpgradeResp          396                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadExReq         3837                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadExResp         3837                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadSharedReq        54122                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::InvalidateReq          576                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::InvalidateResp          107                       # Transaction distribution (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port        39876                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::total        39876                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port       133932                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio         2200                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_tmr.pio          342                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port        11016                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::total       147490                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount::total       187366                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port       244928                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::total       244928                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port      5102400                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio         4400                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_tmr.pio          684                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port        22032                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::total      5129516                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize::total      5374444                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.snoops            15484                       # Total snoops (Count)
system.cache_hierarchy.membus.snoopTraffic       953728                       # Total snoop traffic (Byte)
system.cache_hierarchy.membus.snoopFanout::samples        79480                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::mean     0.202277                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::stdev     0.401700                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::0        63403     79.77%     79.77% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::1        16077     20.23%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::total        79480                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.reqLayer0.occupancy    171219003                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer4.occupancy      1100000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer5.occupancy       171000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer5.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer6.occupancy      9908000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer6.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer1.occupancy     37578000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer2.occupancy    105026803                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.snoop_filter.totRequests       130751                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleRequests        72106                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiRequests        15528                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.clint.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 18978                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                18978                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 5040                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                5040                       # Transaction distribution (Count)
system.iobus.pktCount_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port        37020                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.lupio_blk.dma::total        37020                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lupio_blk.pio        11000                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lupio_rng.pio           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total        11016                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    48036                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port      1126400                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.lupio_blk.dma::total      1126400                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.lupio_blk.pio        22000                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.lupio_rng.pio           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total        22032                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                   1148432                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy             20959000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer1.occupancy              9900000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy                 8000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            87130000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy             6616000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.lupio_blk.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_ipi.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_pic.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rng.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rtc.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_sys.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tmr.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tty.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.avgPriority_writebacks::samples     40490.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples     26111.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_cache_hierarchy.l2caches.prefetcher::samples      1098.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_lupio_blk::samples      3572.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.dtb.walker::samples       118.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.itb.walker::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples      4309.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples      7774.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.memory.mem_ctrl.priorityMaxLatency 0.248541530500                       # per QoS priority maximum request to response latency (Second)
system.memory.mem_ctrl.numReadWriteTurnArounds         2186                       # Number of turnarounds from READ to WRITE (Count)
system.memory.mem_ctrl.numWriteReadTurnArounds         2186                       # Number of turnarounds from WRITE to READ (Count)
system.memory.mem_ctrl.numStayReadState        152490                       # Number of times bus staying in READ state (Count)
system.memory.mem_ctrl.numStayWriteState        38399                       # Number of times bus staying in WRITE state (Count)
system.memory.mem_ctrl.readReqs                 43057                       # Number of read requests accepted (Count)
system.memory.mem_ctrl.writeReqs                40490                       # Number of write requests accepted (Count)
system.memory.mem_ctrl.readBursts               43057                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.memory.mem_ctrl.writeBursts              40490                       # Number of controller write bursts, including those merged in the write queue (Count)
system.memory.mem_ctrl.servicedByWrQ               47                       # Number of controller read bursts serviced by the write queue (Count)
system.memory.mem_ctrl.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
system.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.memory.mem_ctrl.avgRdQLen                10.09                       # Average read queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.avgWrQLen                25.05                       # Average write queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
system.memory.mem_ctrl.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
system.memory.mem_ctrl.readPktSize::0               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::1               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::2               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::3               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::4               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::5               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::6           43057                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::0              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::1              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::2              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::3              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::4              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::5              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::6          40490                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.rdQLenPdf::0             11500                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::1              8112                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::2              7261                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::3              5574                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::4              5233                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::5              1877                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::6               840                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::7               800                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::8               275                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::9               266                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::10              259                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::11              257                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::12              255                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::13              249                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::14              244                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::15                4                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::16                2                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::17                2                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::15             1265                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::16             1292                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::17             1790                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::18             1938                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::19             2022                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::20             2133                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::21             2220                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::22             2185                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::23             2352                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::24             2247                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::25             2263                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::26             2978                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::27             2471                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::28             2432                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::29             2938                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::30             2523                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::31             2775                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::32             2549                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::33               53                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::34               26                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::35               12                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::36                5                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::37                2                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::40               15                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdPerTurnAround::samples         2186                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::mean    19.675206                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::stdev    44.004386                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::0-63         2180     99.73%     99.73% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::64-127            2      0.09%     99.82% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::192-255            1      0.05%     99.86% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::256-319            1      0.05%     99.91% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::768-831            1      0.05%     99.95% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::1856-1919            1      0.05%    100.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::total         2186                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.wrPerTurnAround::samples         2186                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::mean    18.522873                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::gmean    18.363987                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::stdev     2.498270                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::16          832     38.06%     38.06% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::17           31      1.42%     39.48% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::18          321     14.68%     54.16% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::19          125      5.72%     59.88% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::20          491     22.46%     82.34% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::21           56      2.56%     84.90% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::22          199      9.10%     94.01% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::23           88      4.03%     98.03% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::24           21      0.96%     98.99% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::25           10      0.46%     99.45% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::26            4      0.18%     99.63% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::27            2      0.09%     99.73% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::28            1      0.05%     99.77% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::29            3      0.14%     99.91% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::32            1      0.05%     99.95% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::42            1      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::total         2186                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.bytesReadWrQ              3008                       # Total number of bytes read from write queue (Byte)
system.memory.mem_ctrl.bytesReadSys           2755648                       # Total read bytes from the system interface side (Byte)
system.memory.mem_ctrl.bytesWrittenSys        2591360                       # Total written bytes from the system interface side (Byte)
system.memory.mem_ctrl.avgRdBWSys        16009186.40333668                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.avgWrBWSys        15054740.40158632                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.totGap            172127290000                       # Total gap between requests (Tick)
system.memory.mem_ctrl.avgGap              2060245.01                       # Average gap between requests ((Tick/Count))
system.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher      1671104                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2caches.prefetcher        70272                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::lupio_blk       228608                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.dtb.walker         7552                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.itb.walker         1792                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst       275776                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data       497536                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorWriteBytes::writebacks      2591424                       # Per-requestor bytes write to memory (Byte)
system.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 9708429.899378124624                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2caches.prefetcher 408251.542626371316                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::lupio_blk 1328118.861804552143                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.dtb.walker 43874.027349646465                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.itb.walker 10410.786150763568                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 1602145.625844293274                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 2890480.412001284771                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorWriteRate::writebacks 15055112.215377414599                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher        26113                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2caches.prefetcher         1098                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::lupio_blk         3579                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.dtb.walker          118                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.itb.walker           28                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst         4315                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data         7806                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorWriteAccesses::writebacks        40490                       # Per-requestor write serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher   1349503842                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2caches.prefetcher     62683350                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::lupio_blk    234141750                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.dtb.walker      4503250                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.itb.walker      1165250                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst    148756001                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data    303163494                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorWriteTotalLat::writebacks 3885540923594                       # Per-requestor write total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     51679.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2caches.prefetcher     57088.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::lupio_blk     65421.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.dtb.walker     38163.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.itb.walker     41616.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     34474.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     38837.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorWriteAvgLat::writebacks  95962976.63                       # Per-requestor write average memory access latency ((Tick/Count))
system.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher      1671232                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2caches.prefetcher        70272                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::lupio_blk       229056                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.dtb.walker         7552                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.itb.walker         1792                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst       276160                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data       499584                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::total      2755648                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst       276160                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::total       276160                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::writebacks      1502848                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::total      1502848                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches.prefetcher        26113                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2caches.prefetcher         1098                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::lupio_blk         3579                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.dtb.walker          118                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.itb.walker           28                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.inst         4315                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.data         7806                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::total        43057                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::writebacks        23482                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::total        23482                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher      9709174                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2caches.prefetcher       408252                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::lupio_blk      1330722                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.dtb.walker        43874                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.itb.walker        10411                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst      1604377                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.data      2902378                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::total     16009186                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst      1604377                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::total      1604377                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::writebacks      8730931                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::total      8730931                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::writebacks      8730931                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher      9709174                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2caches.prefetcher       408252                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::lupio_blk      1330722                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.dtb.walker        43874                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.itb.walker        10411                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst      1604377                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data      2902378                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::total     24740118                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.readBursts          43010                       # Number of DRAM read bursts (Count)
system.memory.mem_ctrl.dram.writeBursts         40491                       # Number of DRAM write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::0         2603                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::1         2531                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::2         2619                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::3         2610                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::4         2418                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::5         6022                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::6         2506                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::7         2347                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::8         2159                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::9         2349                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::10         2282                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::11         2743                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::12         2417                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::13         2445                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::14         2401                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::15         2558                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::0         2560                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::1         2694                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::2         2720                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::3         2992                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::4         2641                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::5         2525                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::6         2379                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::7         2397                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::8         2254                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::9         2357                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::10         2443                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::11         2507                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::12         2413                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::13         2497                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::14         2492                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::15         2620                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.totQLat        1297479437                       # Total ticks spent queuing (Tick)
system.memory.mem_ctrl.dram.totBusLat       215050000                       # Total ticks spent in databus transfers (Tick)
system.memory.mem_ctrl.dram.totMemAccLat   2103916937                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.memory.mem_ctrl.dram.avgQLat          30166.92                       # Average queueing delay per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgBusLat         5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgMemAccLat     48916.92                       # Average memory access latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.readRowHits         37568                       # Number of row buffer hits during reads (Count)
system.memory.mem_ctrl.dram.writeRowHits        34105                       # Number of row buffer hits during writes (Count)
system.memory.mem_ctrl.dram.readRowHitRate        87.35                       # Row buffer hit rate for reads (Ratio)
system.memory.mem_ctrl.dram.writeRowHitRate        84.23                       # Row buffer hit rate for writes (Ratio)
system.memory.mem_ctrl.dram.bytesPerActivate::samples        11836                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::mean   451.666103                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::gmean   296.683316                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::stdev   354.675200                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::0-127         2344     19.80%     19.80% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::128-255         2293     19.37%     39.18% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::256-383         1467     12.39%     51.57% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::384-511          903      7.63%     59.20% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::512-639          605      5.11%     64.31% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::640-767         1204     10.17%     74.48% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::768-895          439      3.71%     78.19% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::896-1023          712      6.02%     84.21% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::1024-1151         1869     15.79%    100.00% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::total        11836                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesRead         2752640                       # Total bytes read (Byte)
system.memory.mem_ctrl.dram.bytesWritten      2591424                       # Total bytes written (Byte)
system.memory.mem_ctrl.dram.avgRdBW         15.991711                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.avgWrBW         15.055112                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.peakBW           12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.memory.mem_ctrl.dram.busUtil              0.24                       # Data bus utilization in percentage (Ratio)
system.memory.mem_ctrl.dram.busUtilRead          0.12                       # Data bus utilization in percentage for reads (Ratio)
system.memory.mem_ctrl.dram.busUtilWrite         0.12                       # Data bus utilization in percentage for writes (Ratio)
system.memory.mem_ctrl.dram.pageHitRate         85.83                       # Row buffer hit rate, read and write combined (Ratio)
system.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.dram.rank0.actEnergy     44410800                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preEnergy     23604900                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.readEnergy    168975240                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.writeEnergy    109322460                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.refreshEnergy 13587846480.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actBackEnergy   4192676040                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preBackEnergy  62567447520                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.totalEnergy  80694283440                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.averagePower   468.800741                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 162613717250                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   5747651500                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT   3769003250                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.actEnergy     40169640                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preEnergy     21350670                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.readEnergy    138251820                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.writeEnergy    102291120                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.refreshEnergy 13587846480.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actBackEnergy   3647196870                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preBackEnergy  63026832480                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.totalEnergy  80563939080                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.averagePower   468.043494                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 163813616750                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   5747651500                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT   2569192000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.pic.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.numCycles       172129172                       # Number of cpu cycles simulated (Cycle)
system.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.processor.cores.core.instsAdded      294589264                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.processor.cores.core.nonSpecInstsAdded     10906985                       # Number of non-speculative instructions added to the IQ (Count)
system.processor.cores.core.instsIssued     289299472                       # Number of instructions issued (Count)
system.processor.cores.core.squashedInstsIssued        62911                       # Number of squashed instructions issued (Count)
system.processor.cores.core.squashedInstsExamined     50428191                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.processor.cores.core.squashedOperandsExamined     21878098                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.processor.cores.core.squashedNonSpecRemoved      2938740                       # Number of squashed non-spec instructions that were removed (Count)
system.processor.cores.core.numIssuedDist::samples    171978594                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::mean     1.682183                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::stdev     2.147703                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::0     81763618     47.54%     47.54% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::1     25739036     14.97%     62.51% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::2     14568434      8.47%     70.98% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::3     11004365      6.40%     77.38% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::4     14137524      8.22%     85.60% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::5     11856284      6.89%     92.49% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::6      6753516      3.93%     96.42% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::7      4188675      2.44%     98.86% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::8      1967142      1.14%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::total    171978594                       # Number of insts issued each cycle (Count)
system.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::mlb            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntAlu       888812     14.13%     14.13% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntMult       705773     11.22%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntDiv           16      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatAdd            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCvt            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMult            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMisc            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAdd            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAlu            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCvt            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMisc            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMult            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShift            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAes            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     25.36% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemRead      2106399     33.50%     58.85% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemWrite      2568722     40.85%     99.70% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemRead         9158      0.15%     99.85% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemWrite         9462      0.15%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statIssuedInstType_0::No_OpClass      6837822      2.36%      2.36% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::mlb         3636      0.00%      2.36% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntAlu    179311659     61.98%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntMult      2224236      0.77%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntDiv         1519      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCvt           20      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMult           10      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemRead     56897499     19.67%     84.78% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemWrite     43924803     15.18%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemRead        49111      0.02%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemWrite        49157      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::total    289299472                       # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.issueRate        1.680711                       # Inst issue rate ((Count/Cycle))
system.processor.cores.core.fuBusy            6288342                       # FU busy when requested (Count)
system.processor.cores.core.fuBusyRate       0.021736                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.processor.cores.core.intInstQueueReads    756713570                       # Number of integer instruction queue reads (Count)
system.processor.cores.core.intInstQueueWrites    356986029                       # Number of integer instruction queue writes (Count)
system.processor.cores.core.intInstQueueWakeupAccesses    287379871                       # Number of integer instruction queue wakeup accesses (Count)
system.processor.cores.core.fpInstQueueReads       215221                       # Number of floating instruction queue reads (Count)
system.processor.cores.core.fpInstQueueWrites        98336                       # Number of floating instruction queue writes (Count)
system.processor.cores.core.fpInstQueueWakeupAccesses        98295                       # Number of floating instruction queue wakeup accesses (Count)
system.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
system.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
system.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.processor.cores.core.intAluAccesses    288633074                       # Number of integer alu accesses (Count)
system.processor.cores.core.fpAluAccesses       116918                       # Number of floating point alu accesses (Count)
system.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
system.processor.cores.core.numInsts        287801971                       # Number of executed instructions (Count)
system.processor.cores.core.numLoadInsts     55095727                       # Number of load instructions executed (Count)
system.processor.cores.core.numSquashedInsts      1472620                       # Number of squashed instructions skipped in execute (Count)
system.processor.cores.core.numSwp                  0                       # Number of swp insts executed (Count)
system.processor.cores.core.numNop                  0                       # Number of nop insts executed (Count)
system.processor.cores.core.numRefs          99605574                       # Number of memory reference insts executed (Count)
system.processor.cores.core.numBranches      43642226                       # Number of branches executed (Count)
system.processor.cores.core.numStoreInsts     44509847                       # Number of stores executed (Count)
system.processor.cores.core.numRate          1.672012                       # Inst execution rate ((Count/Cycle))
system.processor.cores.core.timesIdled           4970                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.processor.cores.core.idleCycles         150578                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.processor.cores.core.committedInsts    254503328                       # Number of Instructions Simulated (Count)
system.processor.cores.core.committedOps    255068058                       # Number of Ops (including micro ops) Simulated (Count)
system.processor.cores.core.cpi              0.676334                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.processor.cores.core.totalCpi         0.676334                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.processor.cores.core.ipc              1.478560                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.processor.cores.core.totalIpc         1.478560                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.processor.cores.core.intRegfileReads    315821589                       # Number of integer regfile reads (Count)
system.processor.cores.core.intRegfileWrites    212141483                       # Number of integer regfile writes (Count)
system.processor.cores.core.fpRegfileReads        49187                       # Number of floating regfile reads (Count)
system.processor.cores.core.fpRegfileWrites        49129                       # Number of floating regfile writes (Count)
system.processor.cores.core.miscRegfileReads   2151154696                       # number of misc regfile reads (Count)
system.processor.cores.core.miscRegfileWrites       103039                       # number of misc regfile writes (Count)
system.processor.cores.core.MemDepUnit__0.insertedLoads     59767619                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.insertedStores     50069127                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingLoads     31382470                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingStores     19832492                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.branchPred.lookups     57761465                       # Number of BP lookups (Count)
system.processor.cores.core.branchPred.condPredicted     18194529                       # Number of conditional branches predicted (Count)
system.processor.cores.core.branchPred.condIncorrect       196751                       # Number of conditional branches incorrect (Count)
system.processor.cores.core.branchPred.BTBLookups      8549077                       # Number of BTB lookups (Count)
system.processor.cores.core.branchPred.BTBHits      8484572                       # Number of BTB hits (Count)
system.processor.cores.core.branchPred.BTBHitRatio     0.992455                       # BTB Hit Ratio (Ratio)
system.processor.cores.core.branchPred.RASUsed     18875734                       # Number of times the RAS was used to get a target. (Count)
system.processor.cores.core.branchPred.RASIncorrect        14755                       # Number of incorrect RAS predictions. (Count)
system.processor.cores.core.branchPred.indirectLookups     20310315                       # Number of indirect predictor lookups. (Count)
system.processor.cores.core.branchPred.indirectHits     19798265                       # Number of indirect target hits. (Count)
system.processor.cores.core.branchPred.indirectMisses       512050                       # Number of indirect misses. (Count)
system.processor.cores.core.branchPred.indirectMispredicted        59656                       # Number of mispredicted indirect branches. (Count)
system.processor.cores.core.commit.commitSquashedInsts     50355358                       # The number of squashed insts skipped by commit (Count)
system.processor.cores.core.commit.commitNonSpecStalls      7968245                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.processor.cores.core.commit.branchMispredicts       187340                       # The number of times a branch was mispredicted (Count)
system.processor.cores.core.commit.numCommittedDist::samples    164906088                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::mean     1.546747                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::stdev     2.445843                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::0     85912739     52.10%     52.10% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::1     37339956     22.64%     74.74% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::2      4689588      2.84%     77.58% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::3      7678962      4.66%     82.24% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::4      6502059      3.94%     86.18% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::5      5330468      3.23%     89.42% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::6      3036457      1.84%     91.26% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::7       894150      0.54%     91.80% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::8     13521709      8.20%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::total    164906088                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.instsCommitted    254503328                       # Number of instructions committed (Count)
system.processor.cores.core.commit.opsCommitted    255068058                       # Number of ops (including micro ops) committed (Count)
system.processor.cores.core.commit.memRefs     89425565                       # Number of memory references committed (Count)
system.processor.cores.core.commit.loads     47064261                       # Number of loads committed (Count)
system.processor.cores.core.commit.amos       1129472                       # Number of atomic instructions committed (Count)
system.processor.cores.core.commit.membars      2261122                       # Number of memory barriers committed (Count)
system.processor.cores.core.commit.branches     37972868                       # Number of branches committed (Count)
system.processor.cores.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.processor.cores.core.commit.floating        98268                       # Number of committed floating point instructions. (Count)
system.processor.cores.core.commit.integer    252696757                       # Number of committed integer instructions. (Count)
system.processor.cores.core.commit.functionCalls     13118978                       # Number of function calls committed. (Count)
system.processor.cores.core.commit.committedInstType_0::No_OpClass      6835701      2.68%      2.68% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::mlb         3071      0.00%      2.68% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntAlu    156597968     61.39%     64.08% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntMult      2205779      0.86%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntDiv         1480      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCvt           20      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMult           10      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemRead     48143089     18.87%     83.82% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemWrite     41182702     16.15%     99.96% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemRead        49108      0.02%     99.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemWrite        49130      0.02%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::total    255068058                       # Class of committed instruction (Count)
system.processor.cores.core.commit.commitEligibleSamples     13521709                       # number cycles where commit BW limit reached (Cycle)
system.processor.cores.core.decode.idleCycles      7253137                       # Number of cycles decode is idle (Cycle)
system.processor.cores.core.decode.blockedCycles    117469014                       # Number of cycles decode is blocked (Cycle)
system.processor.cores.core.decode.runCycles     37824146                       # Number of cycles decode is running (Cycle)
system.processor.cores.core.decode.unblockCycles      8089594                       # Number of cycles decode is unblocking (Cycle)
system.processor.cores.core.decode.squashCycles      1342703                       # Number of cycles decode is squashing (Cycle)
system.processor.cores.core.decode.branchResolved      6784554                       # Number of times decode resolved a branch (Count)
system.processor.cores.core.decode.branchMispred        11094                       # Number of times decode detected a branch misprediction (Count)
system.processor.cores.core.decode.decodedInsts    316698387                       # Number of instructions handled by decode (Count)
system.processor.cores.core.decode.squashedInsts        48421                       # Number of squashed instructions handled by decode (Count)
system.processor.cores.core.fetch.icacheStallCycles      1648563                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.processor.cores.core.fetch.insts     367068994                       # Number of instructions fetch has processed (Count)
system.processor.cores.core.fetch.branches     57761465                       # Number of branches that fetch encountered (Count)
system.processor.cores.core.fetch.predictedBranches     47158571                       # Number of branches that fetch has predicted taken (Count)
system.processor.cores.core.fetch.cycles    168870408                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.processor.cores.core.fetch.squashCycles      2706764                       # Number of cycles fetch has spent squashing (Cycle)
system.processor.cores.core.fetch.tlbCycles        43827                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.processor.cores.core.fetch.miscStallCycles        32203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.processor.cores.core.fetch.pendingTrapStallCycles        30211                       # Number of stall cycles due to pending traps (Cycle)
system.processor.cores.core.fetch.cacheLines     58413592                       # Number of cache lines fetched (Count)
system.processor.cores.core.fetch.icacheSquashes        16091                       # Number of outstanding Icache misses that were squashed (Count)
system.processor.cores.core.fetch.tlbSquashes          826                       # Number of outstanding ITLB misses that were squashed (Count)
system.processor.cores.core.fetch.nisnDist::samples    171978594                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::mean     2.137767                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::stdev     2.895019                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::0     95273486     55.40%     55.40% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::1      9655295      5.61%     61.01% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::2      9171269      5.33%     66.35% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::3      5137037      2.99%     69.33% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::4     13392335      7.79%     77.12% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::5      7009574      4.08%     81.20% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::6     10947049      6.37%     87.56% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::7      1198732      0.70%     88.26% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::8     20193817     11.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::total    171978594                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.branchRate     0.335570                       # Number of branch fetches per cycle (Ratio)
system.processor.cores.core.fetch.rate       2.132521                       # Number of inst fetches per cycle ((Count/Cycle))
system.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
system.processor.cores.core.iew.squashCycles      1342703                       # Number of cycles IEW is squashing (Cycle)
system.processor.cores.core.iew.blockCycles      5928182                       # Number of cycles IEW is blocking (Cycle)
system.processor.cores.core.iew.unblockCycles        25347                       # Number of cycles IEW is unblocking (Cycle)
system.processor.cores.core.iew.dispatchedInsts    305496249                       # Number of instructions dispatched to IQ (Count)
system.processor.cores.core.iew.dispSquashedInsts        18842                       # Number of squashed instructions skipped by dispatch (Count)
system.processor.cores.core.iew.dispLoadInsts     59767619                       # Number of dispatched load instructions (Count)
system.processor.cores.core.iew.dispStoreInsts     50069127                       # Number of dispatched store instructions (Count)
system.processor.cores.core.iew.dispNonSpecInsts      7469298                       # Number of dispatched non-speculative instructions (Count)
system.processor.cores.core.iew.iqFullEvents         9572                       # Number of times the IQ has become full, causing a stall (Count)
system.processor.cores.core.iew.lsqFullEvents         9689                       # Number of times the LSQ has become full, causing a stall (Count)
system.processor.cores.core.iew.memOrderViolationEvents      1161160                       # Number of memory order violations (Count)
system.processor.cores.core.iew.predictedTakenIncorrect        91504                       # Number of branches that were predicted taken incorrectly (Count)
system.processor.cores.core.iew.predictedNotTakenIncorrect       177520                       # Number of branches that were predicted not taken incorrectly (Count)
system.processor.cores.core.iew.branchMispredicts       269024                       # Number of branch mispredicts detected at execute (Count)
system.processor.cores.core.iew.instsToCommit    287615402                       # Cumulative count of insts sent to commit (Count)
system.processor.cores.core.iew.writebackCount    287478166                       # Cumulative count of insts written-back (Count)
system.processor.cores.core.iew.producerInst    183070480                       # Number of instructions producing a value (Count)
system.processor.cores.core.iew.consumerInst    278556410                       # Number of instructions consuming a value (Count)
system.processor.cores.core.iew.wbRate       1.670130                       # Insts written-back per cycle ((Count/Cycle))
system.processor.cores.core.iew.wbFanout     0.657212                       # Average fanout of values written-back ((Count/Count))
system.processor.cores.core.lsq0.forwLoads     18847845                       # Number of loads that had data forwarded from stores (Count)
system.processor.cores.core.lsq0.squashedLoads     12703358                       # Number of loads squashed (Count)
system.processor.cores.core.lsq0.ignoredResponses         1619                       # Number of memory responses ignored because the instruction is squashed (Count)
system.processor.cores.core.lsq0.memOrderViolation      1161160                       # Number of memory ordering violations (Count)
system.processor.cores.core.lsq0.squashedStores      7707823                       # Number of stores squashed (Count)
system.processor.cores.core.lsq0.rescheduledLoads         7316                       # Number of loads that were rescheduled (Count)
system.processor.cores.core.lsq0.blockedByCache        19064                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.processor.cores.core.lsq0.loadToUse::samples     47064261                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::mean     2.480389                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::stdev     4.187625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::0-9     46890066     99.63%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::10-19        34098      0.07%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::20-29         2181      0.00%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::30-39         2856      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::40-49        31567      0.07%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::50-59        29640      0.06%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::60-69        29180      0.06%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::70-79        19156      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::80-89        10824      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::90-99         5728      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::100-109          890      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::110-119          591      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::120-129          421      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::130-139         1708      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::140-149          758      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::150-159          537      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::160-169          585      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::170-179          300      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::180-189          170      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::190-199          119      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::200-209          140      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::210-219          181      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::220-229          232      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::230-239          212      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::240-249          226      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::250-259          218      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::260-269          220      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::270-279          224      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::280-289          176      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::290-299          160      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::overflows          897      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::max_value          480                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::total     47064261                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.mmu.dtb.readHits     55000907                       # read hits (Count)
system.processor.cores.core.mmu.dtb.readMisses        19656                       # read misses (Count)
system.processor.cores.core.mmu.dtb.readAccesses     55020563                       # read accesses (Count)
system.processor.cores.core.mmu.dtb.writeHits     44510515                       # write hits (Count)
system.processor.cores.core.mmu.dtb.writeMisses         4709                       # write misses (Count)
system.processor.cores.core.mmu.dtb.writeAccesses     44515224                       # write accesses (Count)
system.processor.cores.core.mmu.dtb.hits     99511422                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.dtb.misses        24365                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.dtb.accesses     99535787                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.mmu.itb.readHits     58414239                       # read hits (Count)
system.processor.cores.core.mmu.itb.readMisses        10350                       # read misses (Count)
system.processor.cores.core.mmu.itb.readAccesses     58424589                       # read accesses (Count)
system.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
system.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
system.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.processor.cores.core.mmu.itb.hits     58414239                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.itb.misses        10350                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.itb.accesses     58424589                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.power_state.pwrStateResidencyTicks::ON 290917764000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.rename.squashCycles      1342703                       # Number of cycles rename is squashing (Cycle)
system.processor.cores.core.rename.idleCycles     10671607                       # Number of cycles rename is idle (Cycle)
system.processor.cores.core.rename.blockCycles      6061814                       # Number of cycles rename is blocking (Cycle)
system.processor.cores.core.rename.serializeStallCycles    103278134                       # count of cycles rename stalled for serializing inst (Cycle)
system.processor.cores.core.rename.runCycles     42474704                       # Number of cycles rename is running (Cycle)
system.processor.cores.core.rename.unblockCycles      8149632                       # Number of cycles rename is unblocking (Cycle)
system.processor.cores.core.rename.renamedInsts    307023545                       # Number of instructions processed by rename (Count)
system.processor.cores.core.rename.ROBFullEvents          247                       # Number of times rename has blocked due to ROB full (Count)
system.processor.cores.core.rename.IQFullEvents      1766469                       # Number of times rename has blocked due to IQ full (Count)
system.processor.cores.core.rename.LQFullEvents       187401                       # Number of times rename has blocked due to LQ full (Count)
system.processor.cores.core.rename.SQFullEvents       429682                       # Number of times rename has blocked due to SQ full (Count)
system.processor.cores.core.rename.renamedOperands    224254124                       # Number of destination operands rename has renamed (Count)
system.processor.cores.core.rename.lookups    347970081                       # Number of register rename lookups that rename has made (Count)
system.processor.cores.core.rename.intLookups    338488728                       # Number of integer rename lookups (Count)
system.processor.cores.core.rename.fpLookups        49208                       # Number of floating rename lookups (Count)
system.processor.cores.core.rename.committedMaps    186721713                       # Number of HB maps that are committed (Count)
system.processor.cores.core.rename.undoneMaps     37532411                       # Number of HB maps that are undone due to squashing (Count)
system.processor.cores.core.rename.serializing      5764584                       # count of serializing insts renamed (Count)
system.processor.cores.core.rename.tempSerializing      5772734                       # count of temporary serializing insts renamed (Count)
system.processor.cores.core.rename.skidInsts     33010391                       # count of insts added to the skid buffer (Count)
system.processor.cores.core.rob.reads       456786954                       # The number of ROB reads (Count)
system.processor.cores.core.rob.writes      617932556                       # The number of ROB writes (Count)
system.processor.cores.core.thread_0.numInsts    254503328                       # Number of Instructions committed (Count)
system.processor.cores.core.thread_0.numOps    255068058                       # Number of Ops committed (Count)
system.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
