/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [24:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  reg [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [20:0] celloutsig_0_20z;
  wire [13:0] celloutsig_0_22z;
  wire [21:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [12:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  reg [4:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_2z & celloutsig_0_6z);
  assign celloutsig_0_16z = ~(celloutsig_0_10z | celloutsig_0_15z[6]);
  assign celloutsig_1_9z = ~celloutsig_1_6z[1];
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_2z | celloutsig_0_3z[10]));
  assign celloutsig_0_26z = ~((celloutsig_0_22z[7] | celloutsig_0_15z[9]) & (celloutsig_0_9z | celloutsig_0_20z[9]));
  assign celloutsig_1_1z = in_data[125] | ~(in_data[157]);
  assign celloutsig_1_11z = celloutsig_1_0z | ~(celloutsig_1_10z[8]);
  assign celloutsig_0_9z = celloutsig_0_4z[1] | ~(celloutsig_0_6z);
  assign celloutsig_0_1z = celloutsig_0_0z[3] ^ in_data[89];
  assign celloutsig_1_7z = { celloutsig_1_5z[3:2], celloutsig_1_1z } & { celloutsig_1_5z[3:2], celloutsig_1_1z };
  assign celloutsig_0_27z = { celloutsig_0_20z[15:11], celloutsig_0_6z, celloutsig_0_26z } & celloutsig_0_20z[8:2];
  assign celloutsig_0_4z = { celloutsig_0_3z[9:4], celloutsig_0_1z } / { 1'h1, celloutsig_0_3z[9:4] };
  assign celloutsig_0_17z = { celloutsig_0_5z[3:0], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_8z } >= { celloutsig_0_3z[6:1], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_19z = celloutsig_0_13z[18:15] <= celloutsig_0_0z[4:1];
  assign celloutsig_0_8z = celloutsig_0_3z[7:2] && celloutsig_0_4z[6:1];
  assign celloutsig_0_10z = celloutsig_0_0z < { in_data[17:11], celloutsig_0_9z };
  assign celloutsig_0_12z = { celloutsig_0_3z[7:5], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_10z } < { celloutsig_0_0z[6:0], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z } < { celloutsig_0_15z[11], celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_0_13z = { in_data[33:12], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z } * { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_10z = in_data[186] ? { celloutsig_1_2z[1], celloutsig_1_5z, celloutsig_1_4z } : { celloutsig_1_3z[2:0], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_24z = celloutsig_0_17z ? { celloutsig_0_15z[8:2], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_3z } : { celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_11z, 1'h0 };
  assign celloutsig_1_5z = ~ { celloutsig_1_3z[4:2], celloutsig_1_1z };
  assign celloutsig_0_31z = ~^ { celloutsig_0_24z[15:13], celloutsig_0_6z };
  assign celloutsig_0_36z = ~^ { celloutsig_0_24z[9:3], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_1_0z = ~^ in_data[108:102];
  assign celloutsig_1_13z = ~^ { celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_3z[7:2], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[107:106], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[114:113], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[40:38], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } << { in_data[50:46], celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_6z[2:1], celloutsig_1_2z, celloutsig_1_0z } << { celloutsig_1_7z[1:0], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_2z[2], celloutsig_1_12z } << { celloutsig_1_3z[4:3], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_22z = { celloutsig_0_14z[3], celloutsig_0_3z } << { celloutsig_0_13z[0], celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_5z = celloutsig_0_3z[11:7] >> { celloutsig_0_0z[3:0], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_6z[1:0], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z } <<< { celloutsig_1_4z[3], celloutsig_1_5z };
  assign celloutsig_0_35z = { celloutsig_0_27z[5:3], celloutsig_0_31z } - celloutsig_0_4z[6:3];
  assign celloutsig_1_12z = { celloutsig_1_6z[4:2], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_11z } - { celloutsig_1_8z[7:4], celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_4z } - { celloutsig_0_13z[4:0], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[186:182] ~^ { celloutsig_1_2z[3:0], celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[146:143] ~^ { celloutsig_1_3z[3:1], celloutsig_1_1z };
  assign celloutsig_0_2z = ~((in_data[34] & in_data[79]) | celloutsig_0_0z[3]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 8'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[37:30];
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_6z = celloutsig_1_3z;
  always_latch
    if (clkin_data[64]) celloutsig_0_15z = 12'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_15z = celloutsig_0_13z[12:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_20z = 21'h000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_20z = { in_data[9:5], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_10z };
  assign { out_data[132:128], out_data[104:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
