Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Sat Apr 27 12:00:05 2024
| Host             : gol-1360-14 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.337        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.206        |
| Device Static (W)        | 0.131        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 40.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.023 |        3 |       --- |             --- |
| Slice Logic              |     0.010 |    27669 |       --- |             --- |
|   LUT as Logic           |     0.008 |     8946 |     53200 |           16.82 |
|   Register               |    <0.001 |    13199 |    106400 |           12.41 |
|   CARRY4                 |    <0.001 |      355 |     13300 |            2.67 |
|   LUT as Distributed RAM |    <0.001 |      626 |     17400 |            3.60 |
|   LUT as Shift Register  |    <0.001 |      547 |     17400 |            3.14 |
|   F7/F8 Muxes            |    <0.001 |       22 |     53200 |            0.04 |
|   Others                 |     0.000 |     1139 |       --- |             --- |
| Signals                  |     0.011 |    18780 |       --- |             --- |
| Block RAM                |     0.003 |       11 |       140 |            7.86 |
| PS7                      |     1.160 |        1 |       --- |             --- |
| Static Power             |     0.131 |          |           |                 |
| Total                    |     1.337 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.059 |       0.046 |      0.013 |
| Vccaux    |       1.800 |     0.014 |       0.000 |      0.014 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.869 |       0.843 |      0.026 |
| Vccpaux   |       1.800 |     0.079 |       0.069 |      0.010 |
| Vccpll    |       1.800 |     0.023 |       0.020 |      0.003 |
| Vcco_ddr  |       1.200 |     0.130 |       0.128 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     1.206 |
|   design_1_i             |     1.206 |
|     axi_vdma_1           |     0.007 |
|       U0                 |     0.007 |
|     axi_vdma_2           |     0.007 |
|       U0                 |     0.007 |
|     axi_vdma_3           |     0.003 |
|       U0                 |     0.003 |
|     processing_system7_0 |     1.160 |
|       inst               |     1.160 |
|     ps7_0_axi_periph     |     0.009 |
|       m01_couplers       |     0.001 |
|       m03_couplers       |     0.001 |
|       m05_couplers       |     0.001 |
|       m06_couplers       |     0.001 |
|       m07_couplers       |     0.001 |
|       m08_couplers       |     0.001 |
|       m09_couplers       |     0.001 |
|     smartconnect_0       |     0.012 |
|       inst               |     0.012 |
|     smartconnect_1       |     0.004 |
|       inst               |     0.004 |
|     subtracti_ip_0       |     0.003 |
|       U0                 |     0.003 |
+--------------------------+-----------+


