# Reading D:/SDKs/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/SDKs/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/ROBOTICS-COMP/PERSONAL/ALU {D:/Projects/ROBOTICS-COMP/PERSONAL/ALU/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:07 on Sep 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/ROBOTICS-COMP/PERSONAL/ALU" D:/Projects/ROBOTICS-COMP/PERSONAL/ALU/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:26:07 on Sep 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ALU
# vsim work.ALU 
# Start time: 09:31:03 on Sep 25,2022
# Loading work.ALU
vsim work.ALU
# End time: 09:31:06 on Sep 25,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim work.ALU 
# Start time: 09:31:06 on Sep 25,2022
# Loading work.ALU
hlep
# invalid command name "hlep"
help
# Type help <command> to get information on that command, or try one of the following:
#   commands  List all available commands and topics.
#   Debugging Lists debugging commands.
#   Execution Information on controlling execution of the simulation.
#   Tcl       Information on Tcl commands.
#   Tk        Information on Tk commands.
#   incrTcl   Information on incrTcl commands.
# 
# End time: 09:35:38 on Sep 25,2022, Elapsed time: 0:04:32
# Errors: 1, Warnings: 0
