/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module edn(clk_i, rst_ni, \tl_i.a_valid , \tl_i.d_ready , \tl_o.d_valid , \tl_o.d_error , \tl_o.a_ready , \edn_i[7].edn_req , \edn_i[6].edn_req , \edn_i[5].edn_req , \edn_i[4].edn_req , \edn_i[3].edn_req , \edn_i[2].edn_req , \edn_i[1].edn_req , \edn_i[0].edn_req , \edn_o[7].edn_ack , \edn_o[7].edn_fips , \edn_o[6].edn_ack , \edn_o[6].edn_fips , \edn_o[5].edn_ack , \edn_o[5].edn_fips 
, \edn_o[4].edn_ack , \edn_o[4].edn_fips , \edn_o[3].edn_ack , \edn_o[3].edn_fips , \edn_o[2].edn_ack , \edn_o[2].edn_fips , \edn_o[1].edn_ack , \edn_o[1].edn_fips , \edn_o[0].edn_ack , \edn_o[0].edn_fips , \csrng_cmd_o.csrng_req_valid , \csrng_cmd_o.genbits_ready , \csrng_cmd_i.csrng_req_ready , \csrng_cmd_i.csrng_rsp_ack , \csrng_cmd_i.csrng_rsp_sts , \csrng_cmd_i.genbits_valid , \csrng_cmd_i.genbits_fips , \alert_rx_i[1].ping_p , \alert_rx_i[1].ping_n , \alert_rx_i[1].ack_p , \alert_rx_i[1].ack_n 
, \alert_rx_i[0].ping_p , \alert_rx_i[0].ping_n , \alert_rx_i[0].ack_p , \alert_rx_i[0].ack_n , \alert_tx_o[1].alert_p , \alert_tx_o[1].alert_n , \alert_tx_o[0].alert_p , \alert_tx_o[0].alert_n , intr_edn_cmd_req_done_o, intr_edn_fatal_err_o, \tl_o.d_opcode , \edn_o[6].edn_bus , \edn_o[7].edn_bus , \csrng_cmd_o.csrng_req_bus , \csrng_cmd_i.genbits_bus , \tl_i.a_opcode , \tl_i.a_param , \tl_i.a_size , \tl_i.a_source , \tl_i.a_address , \tl_i.a_mask 
, \tl_i.a_data , \tl_i.a_user.rsvd , \tl_i.a_user.instr_type , \tl_i.a_user.cmd_intg , \tl_i.a_user.data_intg , \tl_o.d_param , \tl_o.d_size , \tl_o.d_source , \tl_o.d_sink , \tl_o.d_data , \tl_o.d_user.rsp_intg , \tl_o.d_user.data_intg , \edn_o[5].edn_bus , \edn_o[4].edn_bus , \edn_o[3].edn_bus , \edn_o[2].edn_bus , \edn_o[1].edn_bus , \edn_o[0].edn_bus );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  input \alert_rx_i[0].ack_n ;
  wire \alert_rx_i[0].ack_n ;
  input \alert_rx_i[0].ack_p ;
  wire \alert_rx_i[0].ack_p ;
  input \alert_rx_i[0].ping_n ;
  wire \alert_rx_i[0].ping_n ;
  input \alert_rx_i[0].ping_p ;
  wire \alert_rx_i[0].ping_p ;
  input \alert_rx_i[1].ack_n ;
  wire \alert_rx_i[1].ack_n ;
  input \alert_rx_i[1].ack_p ;
  wire \alert_rx_i[1].ack_p ;
  input \alert_rx_i[1].ping_n ;
  wire \alert_rx_i[1].ping_n ;
  input \alert_rx_i[1].ping_p ;
  wire \alert_rx_i[1].ping_p ;
  output \alert_tx_o[0].alert_n ;
  wire \alert_tx_o[0].alert_n ;
  output \alert_tx_o[0].alert_p ;
  wire \alert_tx_o[0].alert_p ;
  output \alert_tx_o[1].alert_n ;
  wire \alert_tx_o[1].alert_n ;
  output \alert_tx_o[1].alert_p ;
  wire \alert_tx_o[1].alert_p ;
  input clk_i;
  wire clk_i;
  input \csrng_cmd_i.csrng_req_ready ;
  wire \csrng_cmd_i.csrng_req_ready ;
  input \csrng_cmd_i.csrng_rsp_ack ;
  wire \csrng_cmd_i.csrng_rsp_ack ;
  input \csrng_cmd_i.csrng_rsp_sts ;
  wire \csrng_cmd_i.csrng_rsp_sts ;
  input [127:0] \csrng_cmd_i.genbits_bus ;
  wire [127:0] \csrng_cmd_i.genbits_bus ;
  input \csrng_cmd_i.genbits_fips ;
  wire \csrng_cmd_i.genbits_fips ;
  input \csrng_cmd_i.genbits_valid ;
  wire \csrng_cmd_i.genbits_valid ;
  output [31:0] \csrng_cmd_o.csrng_req_bus ;
  wire [31:0] \csrng_cmd_o.csrng_req_bus ;
  output \csrng_cmd_o.csrng_req_valid ;
  wire \csrng_cmd_o.csrng_req_valid ;
  output \csrng_cmd_o.genbits_ready ;
  wire \csrng_cmd_o.genbits_ready ;
  input \edn_i[0].edn_req ;
  wire \edn_i[0].edn_req ;
  input \edn_i[1].edn_req ;
  wire \edn_i[1].edn_req ;
  input \edn_i[2].edn_req ;
  wire \edn_i[2].edn_req ;
  input \edn_i[3].edn_req ;
  wire \edn_i[3].edn_req ;
  input \edn_i[4].edn_req ;
  wire \edn_i[4].edn_req ;
  input \edn_i[5].edn_req ;
  wire \edn_i[5].edn_req ;
  input \edn_i[6].edn_req ;
  wire \edn_i[6].edn_req ;
  input \edn_i[7].edn_req ;
  wire \edn_i[7].edn_req ;
  output \edn_o[0].edn_ack ;
  wire \edn_o[0].edn_ack ;
  output [31:0] \edn_o[0].edn_bus ;
  wire [31:0] \edn_o[0].edn_bus ;
  output \edn_o[0].edn_fips ;
  wire \edn_o[0].edn_fips ;
  output \edn_o[1].edn_ack ;
  wire \edn_o[1].edn_ack ;
  output [31:0] \edn_o[1].edn_bus ;
  wire [31:0] \edn_o[1].edn_bus ;
  output \edn_o[1].edn_fips ;
  wire \edn_o[1].edn_fips ;
  output \edn_o[2].edn_ack ;
  wire \edn_o[2].edn_ack ;
  output [31:0] \edn_o[2].edn_bus ;
  wire [31:0] \edn_o[2].edn_bus ;
  output \edn_o[2].edn_fips ;
  wire \edn_o[2].edn_fips ;
  output \edn_o[3].edn_ack ;
  wire \edn_o[3].edn_ack ;
  output [31:0] \edn_o[3].edn_bus ;
  wire [31:0] \edn_o[3].edn_bus ;
  output \edn_o[3].edn_fips ;
  wire \edn_o[3].edn_fips ;
  output \edn_o[4].edn_ack ;
  wire \edn_o[4].edn_ack ;
  output [31:0] \edn_o[4].edn_bus ;
  wire [31:0] \edn_o[4].edn_bus ;
  output \edn_o[4].edn_fips ;
  wire \edn_o[4].edn_fips ;
  output \edn_o[5].edn_ack ;
  wire \edn_o[5].edn_ack ;
  output [31:0] \edn_o[5].edn_bus ;
  wire [31:0] \edn_o[5].edn_bus ;
  output \edn_o[5].edn_fips ;
  wire \edn_o[5].edn_fips ;
  output \edn_o[6].edn_ack ;
  wire \edn_o[6].edn_ack ;
  output [31:0] \edn_o[6].edn_bus ;
  wire [31:0] \edn_o[6].edn_bus ;
  output \edn_o[6].edn_fips ;
  wire \edn_o[6].edn_fips ;
  output \edn_o[7].edn_ack ;
  wire \edn_o[7].edn_ack ;
  output [31:0] \edn_o[7].edn_bus ;
  wire [31:0] \edn_o[7].edn_bus ;
  output \edn_o[7].edn_fips ;
  wire \edn_o[7].edn_fips ;
  wire \gen_alert_tx[0].u_prim_alert_sender.ack_level ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ;
  wire [1:0] \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q ;
  wire [2:0] \gen_alert_tx[0].u_prim_alert_sender.state_q ;
  wire \gen_alert_tx[1].u_prim_alert_sender.ack_level ;
  wire \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.level_q ;
  wire \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ;
  wire [1:0] \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q ;
  wire [2:0] \gen_alert_tx[1].u_prim_alert_sender.state_q ;
  output intr_edn_cmd_req_done_o;
  wire intr_edn_cmd_req_done_o;
  output intr_edn_fatal_err_o;
  wire intr_edn_fatal_err_o;
  input rst_ni;
  wire rst_ni;
  input [31:0] \tl_i.a_address ;
  wire [31:0] \tl_i.a_address ;
  input [31:0] \tl_i.a_data ;
  wire [31:0] \tl_i.a_data ;
  input [3:0] \tl_i.a_mask ;
  wire [3:0] \tl_i.a_mask ;
  input [2:0] \tl_i.a_opcode ;
  wire [2:0] \tl_i.a_opcode ;
  input [2:0] \tl_i.a_param ;
  wire [2:0] \tl_i.a_param ;
  input [1:0] \tl_i.a_size ;
  wire [1:0] \tl_i.a_size ;
  input [7:0] \tl_i.a_source ;
  wire [7:0] \tl_i.a_source ;
  input [6:0] \tl_i.a_user.cmd_intg ;
  wire [6:0] \tl_i.a_user.cmd_intg ;
  input [6:0] \tl_i.a_user.data_intg ;
  wire [6:0] \tl_i.a_user.data_intg ;
  input [3:0] \tl_i.a_user.instr_type ;
  wire [3:0] \tl_i.a_user.instr_type ;
  input [4:0] \tl_i.a_user.rsvd ;
  wire [4:0] \tl_i.a_user.rsvd ;
  input \tl_i.a_valid ;
  wire \tl_i.a_valid ;
  input \tl_i.d_ready ;
  wire \tl_i.d_ready ;
  output \tl_o.a_ready ;
  wire \tl_o.a_ready ;
  output [31:0] \tl_o.d_data ;
  wire [31:0] \tl_o.d_data ;
  output \tl_o.d_error ;
  wire \tl_o.d_error ;
  output [2:0] \tl_o.d_opcode ;
  wire [2:0] \tl_o.d_opcode ;
  output [2:0] \tl_o.d_param ;
  wire [2:0] \tl_o.d_param ;
  output \tl_o.d_sink ;
  wire \tl_o.d_sink ;
  output [1:0] \tl_o.d_size ;
  wire [1:0] \tl_o.d_size ;
  output [7:0] \tl_o.d_source ;
  wire [7:0] \tl_o.d_source ;
  output [6:0] \tl_o.d_user.data_intg ;
  wire [6:0] \tl_o.d_user.data_intg ;
  output [6:0] \tl_o.d_user.rsp_intg ;
  wire [6:0] \tl_o.d_user.rsp_intg ;
  output \tl_o.d_valid ;
  wire \tl_o.d_valid ;
  wire \u_edn_core.hw2reg.intr_state.edn_cmd_req_done.de ;
  wire \u_edn_core.hw2reg.intr_state.edn_fatal_err.de ;
  wire \u_reg.intg_err ;
  wire \u_reg.u_reg_if.a_ack ;
  dffsre _155_ (
    .C(clk_i),
    .D(_000_),
    .E(\u_edn_core.hw2reg.intr_state.edn_fatal_err.de ),
    .Q(_001_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _156_ (
    .C(clk_i),
    .D(\u_reg.u_reg_if.a_ack ),
    .E(_002_),
    .Q(\tl_o.d_valid ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _157_ (
    .C(clk_i),
    .D(_003_),
    .E(\u_edn_core.hw2reg.intr_state.edn_cmd_req_done.de ),
    .Q(_004_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _158_ (
    .C(clk_i),
    .D(1'b1),
    .E(\u_reg.intg_err ),
    .Q(_005_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _159_ (
    .C(clk_i),
    .D(_007_),
    .E(_006_),
    .Q(_009_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _160_ (
    .C(clk_i),
    .D(_008_),
    .E(_006_),
    .Q(_010_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _161_ (
    .C(clk_i),
    .D(_012_),
    .E(_011_),
    .Q(\gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _162_ (
    .C(clk_i),
    .D(_013_),
    .E(_011_),
    .Q(_014_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _163_ (
    .C(clk_i),
    .D(_016_),
    .E(_015_),
    .Q(_018_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _164_ (
    .C(clk_i),
    .D(_017_),
    .E(_015_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _165_ (
    .C(clk_i),
    .D(_020_),
    .E(_019_),
    .Q(_022_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _166_ (
    .C(clk_i),
    .D(_021_),
    .E(_019_),
    .Q(_023_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _167_ (
    .C(clk_i),
    .D(_025_),
    .E(_024_),
    .Q(_026_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _168_ (
    .C(clk_i),
    .D(_028_),
    .E(_027_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _169_ (
    .C(clk_i),
    .D(_030_),
    .E(_029_),
    .Q(_032_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _170_ (
    .C(clk_i),
    .D(_031_),
    .E(_029_),
    .Q(_033_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _171_ (
    .C(clk_i),
    .D(_035_),
    .E(_034_),
    .Q(_037_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _172_ (
    .C(clk_i),
    .D(_036_),
    .E(_034_),
    .Q(\gen_alert_tx[1].u_prim_alert_sender.state_q [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _173_ (
    .C(clk_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_064_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _174_ (
    .C(clk_i),
    .D(_038_),
    .E(1'b1),
    .Q(_039_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _175_ (
    .C(clk_i),
    .D(_039_),
    .E(1'b1),
    .Q(_065_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _176_ (
    .C(clk_i),
    .D(_040_),
    .E(1'b1),
    .Q(_041_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _177_ (
    .C(clk_i),
    .D(_041_),
    .E(1'b1),
    .Q(_066_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _178_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.ack_level ),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _179_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ack_p ),
    .E(1'b1),
    .Q(_038_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _180_ (
    .C(clk_i),
    .D(_042_),
    .E(1'b1),
    .Q(_040_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _181_ (
    .C(clk_i),
    .D(_043_),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _182_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .E(1'b1),
    .Q(_067_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _183_ (
    .C(clk_i),
    .D(_044_),
    .E(1'b1),
    .Q(_045_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _184_ (
    .C(clk_i),
    .D(_045_),
    .E(1'b1),
    .Q(_068_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _185_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ping_p ),
    .E(1'b1),
    .Q(_043_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _186_ (
    .C(clk_i),
    .D(_046_),
    .E(1'b1),
    .Q(_044_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _187_ (
    .C(clk_i),
    .D(_047_),
    .E(1'b1),
    .Q(_069_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _188_ (
    .C(clk_i),
    .D(_048_),
    .E(1'b1),
    .Q(_070_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _189_ (
    .C(clk_i),
    .D(_049_),
    .E(1'b1),
    .Q(\alert_tx_o[0].alert_p ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _190_ (
    .C(clk_i),
    .D(_050_),
    .E(1'b1),
    .Q(_051_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _191_ (
    .C(clk_i),
    .D(_051_),
    .E(1'b1),
    .Q(_071_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _192_ (
    .C(clk_i),
    .D(_052_),
    .E(1'b1),
    .Q(_053_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _193_ (
    .C(clk_i),
    .D(_053_),
    .E(1'b1),
    .Q(_072_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _194_ (
    .C(clk_i),
    .D(\gen_alert_tx[1].u_prim_alert_sender.ack_level ),
    .E(1'b1),
    .Q(\gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.level_q ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _195_ (
    .C(clk_i),
    .D(\alert_rx_i[1].ack_p ),
    .E(1'b1),
    .Q(_050_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _196_ (
    .C(clk_i),
    .D(_054_),
    .E(1'b1),
    .Q(_052_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _197_ (
    .C(clk_i),
    .D(_055_),
    .E(1'b1),
    .Q(\gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _198_ (
    .C(clk_i),
    .D(\gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .E(1'b1),
    .Q(_073_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _199_ (
    .C(clk_i),
    .D(_056_),
    .E(1'b1),
    .Q(_057_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _200_ (
    .C(clk_i),
    .D(_057_),
    .E(1'b1),
    .Q(_074_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _201_ (
    .C(clk_i),
    .D(\alert_rx_i[1].ping_p ),
    .E(1'b1),
    .Q(_055_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _202_ (
    .C(clk_i),
    .D(_058_),
    .E(1'b1),
    .Q(_056_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _203_ (
    .C(clk_i),
    .D(_059_),
    .E(1'b1),
    .Q(_075_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _204_ (
    .C(clk_i),
    .D(_060_),
    .E(1'b1),
    .Q(_076_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _205_ (
    .C(clk_i),
    .D(_061_),
    .E(1'b1),
    .Q(_077_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _206_ (
    .C(clk_i),
    .D(_062_),
    .E(1'b1),
    .Q(\alert_tx_o[1].alert_p ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _207_ (
    .C(clk_i),
    .D(_063_),
    .E(1'b1),
    .Q(_078_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _208_ (
    .C(clk_i),
    .D(\csrng_cmd_i.csrng_rsp_sts ),
    .E(\csrng_cmd_i.csrng_rsp_ack ),
    .Q(_079_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _209_ (
    .C(clk_i),
    .D(\tl_i.a_source [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _210_ (
    .C(clk_i),
    .D(\tl_i.a_source [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _211_ (
    .C(clk_i),
    .D(\tl_i.a_source [2]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _212_ (
    .C(clk_i),
    .D(\tl_i.a_source [3]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _213_ (
    .C(clk_i),
    .D(\tl_i.a_source [4]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _214_ (
    .C(clk_i),
    .D(\tl_i.a_source [5]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _215_ (
    .C(clk_i),
    .D(\tl_i.a_source [6]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _216_ (
    .C(clk_i),
    .D(\tl_i.a_source [7]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _217_ (
    .C(clk_i),
    .D(\tl_i.a_size [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _218_ (
    .C(clk_i),
    .D(\tl_i.a_size [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _219_ (
    .C(clk_i),
    .D(_080_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_opcode [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _220_ (
    .C(clk_i),
    .D(_081_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_error ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _221_ (
    .C(clk_i),
    .D(_082_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _222_ (
    .C(clk_i),
    .D(_083_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _223_ (
    .C(clk_i),
    .D(_084_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(_087_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _224_ (
    .C(clk_i),
    .D(_085_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [31]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _225_ (
    .C(clk_i),
    .D(_086_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [23]),
    .R(rst_ni),
    .S(1'b1)
  );
  assign \tl_o.d_data [10] = 4'b1110 >> { \tl_o.d_data [31], _087_ };
  assign \tl_o.d_user.data_intg [5] = 4'b1011 >> { _087_, \tl_o.d_data [23] };
  assign \tl_o.d_user.data_intg [3] = 8'b11010000 >> { \tl_o.d_user.data_intg [5], \tl_o.d_data [10], \tl_o.d_data [0] };
  assign \tl_o.d_user.data_intg [0] = 16'b0000101110101110 >> { \tl_o.d_data [23], \tl_o.d_data [31], \tl_o.d_data [0], _087_ };
  assign \gen_alert_tx[1].u_prim_alert_sender.ack_level  = 16'b1111111001000000 >> { \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.level_q , _053_, _051_, _009_ };
  assign _088_ = 16'b1001011001101001 >> { \tl_i.a_address [6], \tl_i.a_opcode [2], \tl_i.a_address [2], \tl_i.a_address [28] };
  assign _089_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.cmd_intg [0], \tl_i.a_address [7], \tl_i.a_address [0], \tl_i.a_address [4], \tl_i.a_address [5], \tl_i.a_address [3] };
  assign _090_ = 32'd2523490710 >> { _089_, _088_, \tl_i.a_address [1], \tl_i.a_opcode [1:0] };
  assign _091_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.data_intg [1], \tl_i.a_data [20], \tl_i.a_data [26], \tl_i.a_data [15], \tl_i.a_data [31:30] };
  assign _092_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [19], \tl_i.a_data [6], _091_, \tl_i.a_data [23], \tl_i.a_data [25], \tl_i.a_data [27] };
  assign _093_ = 16'b1001011001101001 >> { \tl_i.a_data [11], \tl_i.a_data [16], \tl_i.a_data [24], \tl_i.a_data [7] };
  assign _094_ = 32'd1771476585 >> { \tl_i.a_data [9], \tl_i.a_data [10], \tl_i.a_user.data_intg [3], \tl_i.a_data [14], _093_ };
  assign _095_ = 16'b1001011001101001 >> { \tl_i.a_data [0], _094_, \tl_i.a_data [6], \tl_i.a_data [29] };
  assign _096_ = 64'b1111011011111001111110011111011010011111011011110110111110011111 >> { _092_, \tl_i.a_data [28], \tl_i.a_data [21], _095_, \tl_i.a_data [4], \tl_i.a_data [17] };
  assign _097_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [27], \tl_i.a_data [23], \tl_i.a_data [6], \tl_i.a_data [19], \tl_i.a_data [14], \tl_i.a_user.data_intg [5] };
  assign _098_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [22], _097_, \tl_i.a_data [24], \tl_i.a_data [3], \tl_i.a_data [18], \tl_i.a_data [9] };
  assign _099_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.data_intg [0], \tl_i.a_data [10], \tl_i.a_data [0], \tl_i.a_data [11], \tl_i.a_data [25], \tl_i.a_data [12] };
  assign _100_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [18], \tl_i.a_data [8], _099_, \tl_i.a_data [17], \tl_i.a_data [5], \tl_i.a_data [15] };
  assign _101_ = 64'b1011111011101011111010111011111011010111011111010111110111010111 >> { _098_, \tl_i.a_data [13], \tl_i.a_data [29], \tl_i.a_data [26], \tl_i.a_data [2], _100_ };
  assign _102_ = 32'd1771476585 >> { \tl_i.a_user.instr_type [3], \tl_i.a_mask [2], \tl_i.a_user.instr_type [2], \tl_i.a_user.instr_type [0], \tl_i.a_address [31] };
  assign _103_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_mask [0], \tl_i.a_mask [1], \tl_i.a_mask [3], \tl_i.a_address [29], \tl_i.a_address [30], \tl_i.a_user.instr_type [1] };
  assign _104_ = 8'b01101001 >> { \tl_i.a_address [9], \tl_i.a_address [12], \tl_i.a_address [16] };
  assign _105_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [11], \tl_i.a_opcode [0], \tl_i.a_address [8], \tl_i.a_address [28], \tl_i.a_address [13], \tl_i.a_address [14] };
  assign _106_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [10], \tl_i.a_address [17], _104_, _105_, \tl_i.a_user.cmd_intg [1], \tl_i.a_address [15] };
  assign _107_ = 64'b0001000000000000000000000000000100000000000000010001000000000000 >> { _102_, _103_, _090_, _106_, _101_, _096_ };
  assign _108_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [15], \tl_i.a_data [5], \tl_i.a_data [1], \tl_i.a_data [8], \tl_i.a_data [18], \tl_i.a_data [20] };
  assign _109_ = 32'd2523490710 >> { _108_, _093_, \tl_i.a_user.data_intg [2], \tl_i.a_data [19], \tl_i.a_data [21] };
  assign _110_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.instr_type [1], \tl_i.a_address [0], \tl_i.a_address [23], \tl_i.a_address [10], \tl_i.a_address [31], \tl_i.a_address [19] };
  assign _111_ = 16'b1001011001101001 >> { \tl_i.a_address [11], \tl_i.a_address [1], \tl_i.a_user.instr_type [0], \tl_i.a_address [22] };
  assign _112_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_opcode [2], \tl_i.a_mask [0], \tl_i.a_address [9], \tl_i.a_address [20], \tl_i.a_address [21], \tl_i.a_user.cmd_intg [2] };
  assign _113_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.instr_type [3], \tl_i.a_address [4], \tl_i.a_address [25], \tl_i.a_address [26], \tl_i.a_address [20], \tl_i.a_address [14] };
  assign _114_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [19], \tl_i.a_address [24], \tl_i.a_mask [1], \tl_i.a_address [2], \tl_i.a_user.cmd_intg [3], \tl_i.a_address [12] };
  assign _115_ = 32'd2523490710 >> { _114_, _113_, \tl_i.a_address [3], \tl_i.a_user.instr_type [2], \tl_i.a_address [13] };
  assign _116_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [28], \tl_i.a_address [30], \tl_i.a_opcode [1], \tl_i.a_address [18], \tl_i.a_address [8], \tl_i.a_address [29] };
  assign _117_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_mask [3], \tl_i.a_address [29], \tl_i.a_address [17], \tl_i.a_address [7], \tl_i.a_address [26], \tl_i.a_user.cmd_intg [5] };
  assign _118_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [21], \tl_i.a_address [15], \tl_i.a_address [5], \tl_i.a_address [24], \tl_i.a_address [27], _117_ };
  assign _119_ = 16'b1001011001101001 >> { \tl_i.a_address [3], _118_, \tl_i.a_user.instr_type [2], \tl_i.a_address [13] };
  assign _120_ = 64'b1111111011110111111101111111111001111111111011111110111101111111 >> { _115_, _112_, _111_, _116_, _110_, _119_ };
  assign _121_ = 8'b01101001 >> { \tl_i.a_data [12], \tl_i.a_data [22], \tl_i.a_data [31] };
  assign _122_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [0], \tl_i.a_data [23], \tl_i.a_data [4], \tl_i.a_data [25], \tl_i.a_data [13], \tl_i.a_user.data_intg [4] };
  assign _123_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [1], \tl_i.a_data [9], _121_, _122_, \tl_i.a_data [16], \tl_i.a_data [5] };
  assign _124_ = 64'b0100000000000001000000010100000000000000000000000000000000000000 >> { _107_, \tl_i.a_data [3], \tl_i.a_data [30], _109_, _123_, _120_ };
  assign _125_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [23], \tl_i.a_user.instr_type [1], \tl_i.a_address [30], \tl_i.a_user.cmd_intg [6], \tl_i.a_address [17], \tl_i.a_address [7] };
  assign _126_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [27], \tl_i.a_address [16], _111_, _125_, \tl_i.a_opcode [0], \tl_i.a_address [6] };
  assign _127_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [21], \tl_i.a_address [15], \tl_i.a_address [5], \tl_i.a_address [24], \tl_i.a_address [27], _102_ };
  assign _128_ = 16'b1001011001101001 >> { \tl_i.a_user.cmd_intg [4], \tl_i.a_address [18], \tl_i.a_address [25], \tl_i.a_address [22] };
  assign _129_ = 16'b1001011001101001 >> { _104_, _127_, _088_, _128_ };
  assign _130_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [28], \tl_i.a_data [1], \tl_i.a_user.data_intg [6], \tl_i.a_data [10], \tl_i.a_data [20], \tl_i.a_data [14] };
  assign _131_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { _130_, _121_, \tl_i.a_data [27], \tl_i.a_data [8], \tl_i.a_data [2], \tl_i.a_data [7] };
  assign \u_reg.intg_err  = 64'b1010100010001010101010101010101010101010101010101010101010101010 >> { _129_, _124_, _126_, _113_, _131_, \tl_i.a_valid  };
  assign _132_ = 8'b00000001 >> { _005_, _076_, \u_reg.intg_err  };
  assign _008_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _010_, _009_, _051_, _071_, _053_, _072_ };
  assign _012_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0], _014_, _074_, _057_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _073_ };
  assign _133_ = 32'd4294506751 >> { _057_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _012_, _014_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _134_ = 64'b1111111111111000111110001111111100000000000000000000000000000000 >> { _133_, _051_, _053_, _008_, _009_, _010_ };
  assign _135_ = 64'b1111111101010100111111111111111111111111111111111111111100010101 >> { _057_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _014_, _073_, _074_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _136_ = 4'b0100 >> { _135_, _075_ };
  assign _024_ = 64'b1111111011111111111111111111111111111111111111111111111111111111 >> { _136_, _134_, _132_, \gen_alert_tx[1].u_prim_alert_sender.state_q [1], _037_, _026_ };
  assign _034_ = 32'd4026466304 >> { _024_, _026_, _134_, _037_, \gen_alert_tx[1].u_prim_alert_sender.ack_level  };
  assign \u_reg.u_reg_if.a_ack  = 4'b0100 >> { \tl_i.a_valid , \tl_o.d_valid  };
  assign _137_ = 16'b0000000000001011 >> { \tl_i.a_size [1], \tl_i.a_mask [0], \u_reg.u_reg_if.a_ack , \tl_i.a_opcode [2] };
  assign _138_ = 32'd24323 >> { \tl_i.a_opcode [1], _137_, \tl_i.a_address [1:0], \tl_i.a_mask [1] };
  assign _139_ = 64'b1111000011110011111100001111001111110000111100110000000001010001 >> { \tl_i.a_size [0], \tl_i.a_address [0], \tl_i.a_mask [3], \tl_i.a_address [1], \tl_i.a_mask [2:1] };
  assign _140_ = 32'd4289458947 >> { \tl_i.a_address [0], \tl_i.a_size [0], \tl_i.a_size [1], _139_, \tl_i.a_mask [2] };
  assign _141_ = 64'b0011111111111111111111111111111100101011100000101000001000101011 >> { \tl_i.a_size [1], \tl_i.a_mask [1], \tl_i.a_mask [3:2], \tl_i.a_mask [0], \tl_i.a_size [0] };
  assign _142_ = 64'b0000001100001101000000000000000000000000000000000000000000000000 >> { \tl_i.a_valid , _138_, \tl_i.a_opcode [2], _140_, \tl_i.a_opcode [0], _141_ };
  assign _143_ = 8'b00010000 >> { \u_reg.u_reg_if.a_ack , \tl_i.a_opcode [2], \tl_i.a_address [4] };
  assign _144_ = 32'd4294836224 >> { \tl_i.a_address [6], \tl_i.a_address [4], \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _145_ = 32'd224329951 >> { \tl_i.a_address [3], \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_mask [1], \tl_i.a_address [4] };
  assign _146_ = 64'b1111111111111111111111111000000011111111111111110000000000000000 >> { \tl_i.a_mask [0], _144_, _145_, \tl_i.a_mask [1], \tl_i.a_mask [3:2] };
  assign _147_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _143_, _146_, \tl_i.a_address [3], \tl_i.a_address [6:5], \tl_i.a_address [2] };
  assign \u_edn_core.hw2reg.intr_state.edn_cmd_req_done.de  = 32'd4294918144 >> { \csrng_cmd_i.csrng_rsp_ack , \tl_i.a_data [0], _142_, _147_, \u_reg.intg_err  };
  assign _003_ = 4'b1110 >> { _004_, \u_edn_core.hw2reg.intr_state.edn_cmd_req_done.de  };
  assign _017_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0], _018_, _068_, _045_, _067_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd  };
  assign _021_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _023_, _022_, _065_, _039_, _041_, _066_ };
  assign _148_ = 32'd4294506751 >> { _045_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _017_, _018_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _149_ = 16'b1110101100000000 >> { _148_, _041_, _039_, _021_ };
  assign \gen_alert_tx[0].u_prim_alert_sender.ack_level  = 16'b1111111001000000 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q , _041_, _039_, _022_ };
  assign _031_ = 32'd257359872 >> { _149_, _033_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \gen_alert_tx[0].u_prim_alert_sender.ack_level , _032_ };
  assign _011_ = 16'b1110101110111110 >> { _014_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _057_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _150_ = 64'b1111111101010100111111111111111111111111111111111111111100010101 >> { _045_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _018_, _067_, _068_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _151_ = 4'b0100 >> { _150_, _069_ };
  assign _027_ = 32'd4278190079 >> { _149_, _151_, _033_, _032_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0] };
  assign _029_ = 32'd4026466304 >> { _027_, _149_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _032_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _048_ = 64'b0000000000001111000000110000000011101111111011111111111111111111 >> { _149_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _029_, _032_, _033_, \alert_tx_o[0].alert_p  };
  assign _060_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _132_, _134_, \gen_alert_tx[1].u_prim_alert_sender.state_q [1], _026_, \gen_alert_tx[1].u_prim_alert_sender.ack_level , _037_ };
  assign _020_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _041_, _039_, _022_, _066_, _065_, _023_ };
  assign _152_ = 32'd4278253816 >> { _026_, \gen_alert_tx[1].u_prim_alert_sender.ack_level , \gen_alert_tx[1].u_prim_alert_sender.state_q [1], _136_, _132_ };
  assign _062_ = 64'b0000000000000000000100000001000000000000111111110000000000000000 >> { _037_, _134_, _152_, _026_, \alert_tx_o[1].alert_p , \gen_alert_tx[1].u_prim_alert_sender.state_q [1] };
  assign _047_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _151_, _149_, _032_, _033_, \gen_alert_tx[0].u_prim_alert_sender.ack_level , \gen_alert_tx[0].u_prim_alert_sender.state_q [0] };
  assign _007_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _053_, _051_, _009_, _072_, _071_, _010_ };
  assign _019_ = 16'b1110001100111110 >> { _041_, _039_, _022_, _023_ };
  assign _081_ = 64'b1111111111111111000011110000000111111111111111111111111111111111 >> { _142_, \u_reg.intg_err , _144_, \tl_o.d_valid , _146_, \tl_i.a_opcode [2] };
  assign _063_ = 64'b0001000000000000000000000000000011111111111111111111111111111111 >> { _064_, \tl_i.a_address [5], _143_, \tl_i.a_address [2], \tl_i.a_address [3], _081_ };
  assign _030_ = 32'd264568831 >> { _149_, _032_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _033_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign \u_edn_core.hw2reg.intr_state.edn_fatal_err.de  = 16'b0100000000000000 >> { \tl_i.a_data [1], _147_, _142_, \u_reg.intg_err  };
  assign _000_ = 4'b1110 >> { _001_, \u_edn_core.hw2reg.intr_state.edn_fatal_err.de  };
  assign \tl_o.d_user.data_intg [4] = 16'b0100101110110100 >> { \tl_o.d_data [0], \tl_o.d_data [1], \tl_o.d_data [23], \tl_o.d_data [31] };
  assign \tl_o.d_user.data_intg [6] = 8'b01001111 >> { \tl_o.d_user.data_intg [5], \tl_o.d_data [1], \tl_o.d_data [31] };
  assign _080_ = 16'b0001000000000000 >> { \u_reg.u_reg_if.a_ack , \tl_i.a_opcode [2], \tl_i.a_opcode [0], \tl_i.a_opcode [1] };
  assign \tl_o.d_data [14] = 4'b1110 >> { \tl_o.d_data [23], _087_ };
  assign _059_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _136_, _134_, _037_, \gen_alert_tx[1].u_prim_alert_sender.state_q [1], \gen_alert_tx[1].u_prim_alert_sender.ack_level , _026_ };
  assign _028_ = 32'd863499071 >> { \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _032_, _033_, _149_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _015_ = 16'b1110101110111110 >> { _018_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _045_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _049_ = 4'b1001 >> { _149_, _048_ };
  assign _084_ = 32'd16777216 >> { \tl_i.a_address [4], \tl_i.a_address [2], \tl_i.a_address [6:5], \tl_i.a_address [3] };
  assign _085_ = 4'b1011 >> { _142_, _144_ };
  assign _086_ = 32'd4294902016 >> { _085_, \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _016_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _045_, _018_, _067_, _068_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _013_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _057_, _014_, _073_, _074_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _036_ = 64'b0000111100000011000011111111101000000000000000000000000000000000 >> { _134_, _037_, \gen_alert_tx[1].u_prim_alert_sender.state_q [1], _026_, \gen_alert_tx[1].u_prim_alert_sender.ack_level , _132_ };
  assign _035_ = 32'd264568831 >> { _134_, _037_, _026_, \gen_alert_tx[1].u_prim_alert_sender.state_q [1], \gen_alert_tx[1].u_prim_alert_sender.ack_level  };
  assign _061_ = 64'b0000000000000000111011111110111100000000111111111111111111111111 >> { _037_, _134_, _152_, _026_, \alert_tx_o[1].alert_p , \gen_alert_tx[1].u_prim_alert_sender.state_q [1] };
  assign \tl_o.d_user.rsp_intg [1] = 16'b1001011001101001 >> { \tl_o.d_size [0], \tl_o.d_opcode [0], \tl_o.d_error , \tl_o.d_size [1] };
  assign _153_ = 64'b0000000000000000000000000000000011110000000000001111111101000100 >> { \tl_i.a_address [4:3], \tl_i.a_address [5], _079_, _001_, \tl_i.a_address [6] };
  assign _083_ = 8'b11110100 >> { _085_, _153_, \tl_i.a_address [2] };
  assign _154_ = 64'b1111111111111111000000001111111111111111101000001111000011110011 >> { \tl_i.a_address [2], \tl_i.a_address [5:3], _004_, _078_ };
  assign _082_ = 8'b11110001 >> { _085_, \tl_i.a_address [6], _154_ };
  assign _002_ = 8'b10101100 >> { \tl_o.d_valid , \tl_i.a_valid , \tl_i.d_ready  };
  assign _025_ = 32'd863499071 >> { _026_, _037_, \gen_alert_tx[1].u_prim_alert_sender.state_q [1], _134_, \gen_alert_tx[1].u_prim_alert_sender.ack_level  };
  assign _006_ = 16'b1110101110111110 >> { _051_, _053_, _009_, _010_ };
  assign _054_ = 2'b01 >> \alert_rx_i[1].ack_n ;
  assign _046_ = 2'b01 >> \alert_rx_i[0].ping_n ;
  assign \alert_tx_o[0].alert_n  = 2'b01 >> _070_;
  assign \tl_o.d_user.rsp_intg [5] = 2'b01 >> \tl_o.d_opcode [0];
  assign _058_ = 2'b01 >> \alert_rx_i[1].ping_n ;
  assign \tl_o.a_ready  = 2'b01 >> \tl_o.d_valid ;
  assign \alert_tx_o[1].alert_n  = 2'b01 >> _077_;
  assign \tl_o.d_user.rsp_intg [3] = 2'b01 >> \tl_o.d_size [0];
  assign _042_ = 2'b01 >> \alert_rx_i[0].ack_n ;
  assign \tl_o.d_user.rsp_intg [0] = 2'b01 >> \tl_o.d_user.rsp_intg [1];
  assign \tl_o.d_opcode [2:1] = 2'b00;
  assign { \tl_o.d_data [30:24], \tl_o.d_data [22:15], \tl_o.d_data [13:11], \tl_o.d_data [9:2] } = { \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [23], \tl_o.d_data [23], \tl_o.d_data [23], \tl_o.d_data [23], \tl_o.d_data [23], \tl_o.d_data [23], \tl_o.d_data [23], \tl_o.d_data [23], \tl_o.d_data [23], \tl_o.d_data [14], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [10], \tl_o.d_data [31], \tl_o.d_data [10], \tl_o.d_data [31], \tl_o.d_data [10], \tl_o.d_data [31], \tl_o.d_data [10] };
  assign intr_edn_fatal_err_o = 1'b0;
  assign intr_edn_cmd_req_done_o = 1'b0;
  assign { \tl_o.d_user.rsp_intg [6], \tl_o.d_user.rsp_intg [4], \tl_o.d_user.rsp_intg [2] } = { 1'b0, \tl_o.d_size [1], \tl_o.d_error  };
  assign \tl_o.d_user.data_intg [2:1] = { \tl_o.d_user.data_intg [6], 1'b1 };
  assign \tl_o.d_sink  = 1'b0;
  assign \tl_o.d_param  = 3'b000;
  assign \edn_o[7].edn_fips  = 1'b0;
  assign \edn_o[7].edn_bus  = 32'd0;
  assign \edn_o[7].edn_ack  = 1'b0;
  assign \edn_o[6].edn_fips  = 1'b0;
  assign \edn_o[6].edn_bus  = 32'd0;
  assign \edn_o[6].edn_ack  = 1'b0;
  assign \edn_o[5].edn_fips  = 1'b0;
  assign \edn_o[5].edn_bus  = 32'd0;
  assign \edn_o[5].edn_ack  = 1'b0;
  assign \edn_o[4].edn_fips  = 1'b0;
  assign \edn_o[4].edn_bus  = 32'd0;
  assign \edn_o[4].edn_ack  = 1'b0;
  assign \edn_o[3].edn_fips  = 1'b0;
  assign \edn_o[3].edn_bus  = 32'd0;
  assign \edn_o[3].edn_ack  = 1'b0;
  assign \edn_o[2].edn_fips  = 1'b0;
  assign \edn_o[2].edn_bus  = 32'd0;
  assign \edn_o[2].edn_ack  = 1'b0;
  assign \edn_o[1].edn_fips  = 1'b0;
  assign \edn_o[1].edn_bus  = 32'd0;
  assign \edn_o[1].edn_ack  = 1'b0;
  assign \edn_o[0].edn_fips  = 1'b0;
  assign \edn_o[0].edn_bus  = 32'd0;
  assign \edn_o[0].edn_ack  = 1'b0;
  assign \csrng_cmd_o.genbits_ready  = 1'b0;
  assign \csrng_cmd_o.csrng_req_valid  = 1'b0;
  assign \csrng_cmd_o.csrng_req_bus  = 32'd0;
endmodule
