{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684805447395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684805447395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 09:30:47 2023 " "Processing started: Tue May 23 09:30:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684805447395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805447395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp11 -c exp11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp11 -c exp11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805447395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684805447683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684805447683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp11.v 1 1 " "Found 1 design units, including 1 entities, in source file exp11.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp11 " "Found entity 1: exp11" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684805454707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp11 " "Elaborating entity \"exp11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 exp11.v(14) " "Verilog HDL assignment warning at exp11.v(14): truncated value with size 32 to match size of target (9)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp11.v(25) " "Verilog HDL assignment warning at exp11.v(25): truncated value with size 32 to match size of target (4)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp11.v(34) " "Verilog HDL assignment warning at exp11.v(34): truncated value with size 32 to match size of target (4)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keyr exp11.v(43) " "Verilog HDL Always Construct warning at exp11.v(43): inferring latch(es) for variable \"keyr\", which holds its previous value in one or more paths through the always construct" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[0\] exp11.v(43) " "Inferred latch for \"keyr\[0\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[1\] exp11.v(43) " "Inferred latch for \"keyr\[1\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[2\] exp11.v(43) " "Inferred latch for \"keyr\[2\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[3\] exp11.v(43) " "Inferred latch for \"keyr\[3\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[4\] exp11.v(43) " "Inferred latch for \"keyr\[4\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[5\] exp11.v(43) " "Inferred latch for \"keyr\[5\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[6\] exp11.v(43) " "Inferred latch for \"keyr\[6\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[7\] exp11.v(43) " "Inferred latch for \"keyr\[7\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[8\] exp11.v(43) " "Inferred latch for \"keyr\[8\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[9\] exp11.v(43) " "Inferred latch for \"keyr\[9\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454722 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[10\] exp11.v(43) " "Inferred latch for \"keyr\[10\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454738 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[11\] exp11.v(43) " "Inferred latch for \"keyr\[11\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454738 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[12\] exp11.v(43) " "Inferred latch for \"keyr\[12\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454738 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[13\] exp11.v(43) " "Inferred latch for \"keyr\[13\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454738 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[14\] exp11.v(43) " "Inferred latch for \"keyr\[14\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454738 "|exp11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[15\] exp11.v(43) " "Inferred latch for \"keyr\[15\]\" at exp11.v(43)" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805454738 "|exp11"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "keyr\[0\] VCC " "Pin \"keyr\[0\]\" is stuck at VCC" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684805455020 "|exp11|keyr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keyr\[15\] VCC " "Pin \"keyr\[15\]\" is stuck at VCC" {  } { { "exp11.v" "" { Text "C:/intelFPGA_lite/ex11(vhdl)/exp11.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684805455020 "|exp11|keyr[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684805455020 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684805455068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684805455413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684805455413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684805455445 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684805455445 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684805455445 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684805455445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684805455452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 09:30:55 2023 " "Processing ended: Tue May 23 09:30:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684805455452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684805455452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684805455452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684805455452 ""}
