#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Aug 14 10:03:44 2025
# Process ID: 23316
# Current directory: E:/2025.7_learning/DVBS2X_256APSK_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22704 E:\2025.7_learning\DVBS2X_256APSK_1\DVBS2X_256APSK_1.xpr
# Log file: E:/2025.7_learning/DVBS2X_256APSK_1/vivado.log
# Journal file: E:/2025.7_learning/DVBS2X_256APSK_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.773 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_dvb_s2x_256apsk_decoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_dvb_s2x_256apsk_decoder_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.sim/sim_1/behav/xsim'
"xelab -wto ba4bd07b7daa44108d225472a7c42449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_dvb_s2x_256apsk_decoder_behav xil_defaultlib.tb_dvb_s2x_256apsk_decoder -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba4bd07b7daa44108d225472a7c42449 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_dvb_s2x_256apsk_decoder_behav xil_defaultlib.tb_dvb_s2x_256apsk_decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 2147483648 is out of target constraint range 0 to 2147483647 [E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sources_1/new/dvb_s2x_256apsk_decoder.vhd:228]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1121.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_dvb_s2x_256apsk_decoder_behav -key {Behavioral:sim_1:Functional:tb_dvb_s2x_256apsk_decoder} -tclbatch {tb_dvb_s2x_256apsk_decoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_dvb_s2x_256apsk_decoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ========================================
Time: 0 ps  Iteration: 0  Process: /tb_dvb_s2x_256apsk_decoder/stim_process  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
Note: DVB-S2X 256APSK 硬判决模块仿真开始
Time: 0 ps  Iteration: 0  Process: /tb_dvb_s2x_256apsk_decoder/stim_process  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
Note: 时钟频率: 200MHz (周期: 5ns)
Time: 0 ps  Iteration: 0  Process: /tb_dvb_s2x_256apsk_decoder/stim_process  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
Note: 测试向量数量: 2
Time: 0 ps  Iteration: 0  Process: /tb_dvb_s2x_256apsk_decoder/stim_process  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
Note: ========================================
Time: 0 ps  Iteration: 0  Process: /tb_dvb_s2x_256apsk_decoder/stim_process  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
Note: 测试 1: Outer ring 135 deg Note:   输入: I=-34755, Q=34755, 期望环=2
Time: 75 ns  Iteration: 0  Process: /tb_dvb_s2x_256apsk_decoder/stim_process  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
Note: 输出监控: 时间=97500 ps, I=11585, Q=-11585, 符号=28
Time: 97500 ps  Iteration: 1  Process: /tb_dvb_s2x_256apsk_decoder/output_monitor  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
Error:   错误: 输出无效信号未激活!
Time: 105 ns  Iteration: 0  Process: /tb_dvb_s2x_256apsk_decoder/stim_process  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
Note: 测试 2: Boundary test 3    Note:   输入: I=60000, Q=0, 期望环=2
Time: 120 ns  Iteration: 0  Process: /tb_dvb_s2x_256apsk_decoder/stim_process  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
Note: 输出监控: 时间=142500 ps, I=-32768, Q=0, 符号=80
Time: 142500 ps  Iteration: 1  Process: /tb_dvb_s2x_256apsk_decoder/output_monitor  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
Error:   错误: 输出无效信号未激活!
Time: 150 ns  Iteration: 0  Process: /tb_dvb_s2x_256apsk_decoder/stim_process  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
Note: ========================================
Time: 165 ns  Iteration: 0  Process: /tb_dvb_s2x_256apsk_decoder/stim_process  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
Note: 连续数据流测试开始
Time: 165 ns  Iteration: 0  Process: /tb_dvb_s2x_256apsk_decoder/stim_process  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
Note: ========================================
Time: 165 ns  Iteration: 0  Process: /tb_dvb_s2x_256apsk_decoder/stim_process  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd
ERROR: Index 2 out of bound 0 to 1
Time: 175 ns  Iteration: 0  Process: /tb_dvb_s2x_256apsk_decoder/stim_process
  File: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd

HDL Line: E:/2025.7_learning/DVBS2X_256APSK_1/DVBS2X_256APSK_1.srcs/sim_1/new/tb_dvb_s2x_256apsk_decoder.vhd:275
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_dvb_s2x_256apsk_decoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1127.816 ; gain = 6.043
