###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Tue Mar  4 10:50:50 2014
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.610
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.025 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.535 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.926 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.289 | 0.222 |   1.586 |    1.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.175 | 0.177 |   1.763 |    1.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.207 | 0.163 |   1.925 |    1.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.126 | 0.070 |   1.996 |    2.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.203 |    2.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.445 |    2.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135                 | A v -> Y ^     | MUX2X1   | 0.168 | 0.165 |   2.609 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D ^            | DFFPOSX1 | 0.168 | 0.000 |   2.610 |    2.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.025 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.025 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.115
+ Phase Shift                   3.000
= Required Time                 2.885
- Arrival Time                  2.860
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^          |         | 0.000 |       |   0.000 |    0.025 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.025 | 
     | I0/LD/CTRL/\curr_state_reg[2]                      | CLK ^ -> Q v   | DFFSR   | 0.234 | 0.610 |   0.610 |    0.635 | 
     | I0/LD/CTRL/FE_OCP_RBC236_curr_state_2_             | A v -> Y ^     | INVX4   | 0.149 | 0.154 |   0.764 |    0.790 | 
     | I0/LD/CTRL/FE_OCP_RBC244_curr_state_2_             | A ^ -> Y ^     | BUFX2   | 0.073 | 0.192 |   0.957 |    0.982 | 
     | I0/LD/CTRL/U144                                    | B ^ -> Y v     | NOR2X1  | 0.214 | 0.175 |   1.132 |    1.157 | 
     | I0/LD/CTRL/FE_RC_444_0                             | A v -> Y ^     | AOI22X1 | 0.168 | 0.163 |   1.295 |    1.320 | 
     | I0/LD/CTRL/FE_RC_523_0                             | C ^ -> Y v     | OAI21X1 | 0.161 | 0.120 |   1.415 |    1.441 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_469_0              | B v -> Y ^     | NAND2X1 | 0.236 | 0.202 |   1.618 |    1.643 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_470_0              | A ^ -> Y v     | INVX4   | 0.175 | 0.169 |   1.786 |    1.812 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCP_RBC254_renab | A v -> Y ^     | INVX4   | 0.123 | 0.132 |   1.918 |    1.943 | 
     | le_p2                                              |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCP_RBC253_renab | A ^ -> Y v     | INVX4   | 0.091 | 0.094 |   2.012 |    2.037 | 
     | le_p2                                              |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_450_0         | B v -> Y ^     | OAI21X1 | 0.244 | 0.190 |   2.202 |    2.227 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U50                 | A ^ -> Y v     | INVX4   | 0.113 | 0.103 |   2.304 |    2.330 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U27                      | A v -> Y v     | XNOR2X1 | 0.169 | 0.198 |   2.503 |    2.528 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U28                      | A v -> Y ^     | NAND2X1 | 0.180 | 0.184 |   2.686 |    2.712 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U32                      | A ^ -> Y v     | NOR2X1  | 0.146 | 0.173 |   2.860 |    2.885 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg         | D v            | DFFSR   | 0.146 | 0.000 |   2.860 |    2.885 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.000 |       |   0.000 |   -0.025 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.025 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.025 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   3.000
= Required Time                 2.639
- Arrival Time                  2.612
= Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.027 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.538 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.928 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.233 | 0.187 |   1.557 |    1.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.191 | 0.218 |   1.775 |    1.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.181 | 0.196 |   1.971 |    1.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.113 | 0.069 |   2.040 |    2.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.227 | 0.189 |   2.229 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.241 | 0.233 |   2.462 |    2.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243                 | A v -> Y ^     | MUX2X1   | 0.159 | 0.149 |   2.612 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   2.612 |    2.639 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.027 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.027 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   3.000
= Required Time                 2.639
- Arrival Time                  2.612
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.028 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.538 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.929 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.233 | 0.187 |   1.557 |    1.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.191 | 0.218 |   1.775 |    1.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.181 | 0.196 |   1.971 |    1.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.113 | 0.069 |   2.040 |    2.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.227 | 0.189 |   2.229 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.241 | 0.233 |   2.462 |    2.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | A v -> Y ^     | MUX2X1   | 0.159 | 0.149 |   2.611 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   2.612 |    2.639 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.028 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.028 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.605
= Slack Time                    0.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.030 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.541 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.931 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.289 | 0.222 |   1.586 |    1.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.175 | 0.177 |   1.762 |    1.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.207 | 0.163 |   1.925 |    1.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.126 | 0.070 |   1.996 |    2.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.203 |    2.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.445 |    2.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20                  | B v -> Y ^     | MUX2X1   | 0.167 | 0.160 |   2.604 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   2.605 |    2.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.030 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.030 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   3.000
= Required Time                 2.641
- Arrival Time                  2.610
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.031 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.542 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.932 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.233 | 0.187 |   1.557 |    1.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.191 | 0.218 |   1.775 |    1.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.181 | 0.196 |   1.971 |    2.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.113 | 0.069 |   2.040 |    2.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.227 | 0.189 |   2.229 |    2.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.241 | 0.233 |   2.462 |    2.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242                 | A v -> Y ^     | MUX2X1   | 0.157 | 0.147 |   2.609 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D ^            | DFFPOSX1 | 0.157 | 0.000 |   2.610 |    2.641 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.031 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.031 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                   3.000
= Required Time                 2.636
- Arrival Time                  2.602
= Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.034 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.544 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.935 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.289 | 0.222 |   1.586 |    1.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.175 | 0.177 |   1.762 |    1.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.207 | 0.163 |   1.925 |    1.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.126 | 0.070 |   1.996 |    2.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.203 |    2.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.445 |    2.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137                 | A v -> Y ^     | MUX2X1   | 0.166 | 0.157 |   2.602 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D ^            | DFFPOSX1 | 0.166 | 0.000 |   2.602 |    2.636 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.034 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.034 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.603
= Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.034 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.545 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.935 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.289 | 0.222 |   1.586 |    1.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.175 | 0.177 |   1.762 |    1.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.207 | 0.163 |   1.925 |    1.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.126 | 0.070 |   1.996 |    2.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.203 |    2.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.445 |    2.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132                 | A v -> Y ^     | MUX2X1   | 0.164 | 0.158 |   2.602 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D ^            | DFFPOSX1 | 0.164 | 0.000 |   2.603 |    2.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.034 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.034 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   3.000
= Required Time                 2.643
- Arrival Time                  2.606
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.038 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.548 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.939 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.233 | 0.187 |   1.557 |    1.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.191 | 0.218 |   1.775 |    1.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.181 | 0.196 |   1.971 |    2.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.113 | 0.069 |   2.040 |    2.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.227 | 0.189 |   2.229 |    2.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.241 | 0.233 |   2.462 |    2.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | A v -> Y ^     | MUX2X1   | 0.152 | 0.143 |   2.605 |    2.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D ^            | DFFPOSX1 | 0.152 | 0.000 |   2.606 |    2.643 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.038 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.598
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.038 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.549 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.939 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.289 | 0.222 |   1.586 |    1.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.175 | 0.177 |   1.762 |    1.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.207 | 0.163 |   1.925 |    1.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.126 | 0.070 |   1.996 |    2.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.203 |    2.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.445 |    2.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | A v -> Y ^     | MUX2X1   | 0.164 | 0.153 |   2.598 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1]   | D ^            | DFFPOSX1 | 0.164 | 0.000 |   2.598 |    2.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.038 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.356
+ Phase Shift                   3.000
= Required Time                 2.644
- Arrival Time                  2.604
= Slack Time                    0.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.040 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.551 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.941 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.233 | 0.187 |   1.557 |    1.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.191 | 0.218 |   1.775 |    1.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.181 | 0.196 |   1.971 |    2.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.113 | 0.069 |   2.040 |    2.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.227 | 0.189 |   2.229 |    2.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.241 | 0.233 |   2.462 |    2.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | A v -> Y ^     | MUX2X1   | 0.150 | 0.142 |   2.604 |    2.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D ^            | DFFPOSX1 | 0.150 | 0.000 |   2.604 |    2.644 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.040 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.040 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   3.000
= Required Time                 2.640
- Arrival Time                  2.600
= Slack Time                    0.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.040 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.551 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.941 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.289 | 0.222 |   1.586 |    1.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.175 | 0.177 |   1.762 |    1.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.207 | 0.163 |   1.925 |    1.966 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.126 | 0.070 |   1.996 |    2.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.203 |    2.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.445 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | MUX2X1   | 0.157 | 0.155 |   2.600 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D ^            | DFFPOSX1 | 0.157 | 0.000 |   2.600 |    2.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.040 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.040 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.356
+ Phase Shift                   3.000
= Required Time                 2.644
- Arrival Time                  2.603
= Slack Time                    0.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.041 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.551 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.942 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.233 | 0.187 |   1.557 |    1.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.191 | 0.218 |   1.775 |    1.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.181 | 0.196 |   1.971 |    2.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.113 | 0.069 |   2.040 |    2.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.227 | 0.189 |   2.229 |    2.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.241 | 0.233 |   2.462 |    2.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238                 | A v -> Y ^     | MUX2X1   | 0.150 | 0.141 |   2.603 |    2.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D ^            | DFFPOSX1 | 0.150 | 0.000 |   2.603 |    2.644 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.041 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.041 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   3.000
= Required Time                 2.640
- Arrival Time                  2.599
= Slack Time                    0.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.042 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.552 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.943 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.019 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.289 | 0.222 |   1.586 |    1.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.175 | 0.177 |   1.763 |    1.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.207 | 0.163 |   1.925 |    1.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.126 | 0.070 |   1.996 |    2.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.203 |    2.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.445 |    2.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | A v -> Y ^     | MUX2X1   | 0.157 | 0.154 |   2.598 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D ^            | DFFPOSX1 | 0.157 | 0.000 |   2.599 |    2.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.042 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.042 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   3.000
= Required Time                 2.639
- Arrival Time                  2.593
= Slack Time                    0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.045 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.556 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.946 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_39_0           | C v -> Y ^     | OAI22X1  | 0.289 | 0.222 |   1.586 |    1.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126                 | B ^ -> Y v     | NOR2X1   | 0.175 | 0.177 |   1.763 |    1.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | C v -> Y ^     | NAND3X1  | 0.207 | 0.163 |   1.925 |    1.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_52_0           | A ^ -> Y v     | NAND2X1  | 0.126 | 0.070 |   1.996 |    2.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_50_0           | C v -> Y ^     | OAI21X1  | 0.259 | 0.207 |   2.203 |    2.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_51_0           | A ^ -> Y v     | INVX4    | 0.265 | 0.242 |   2.445 |    2.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130                 | A v -> Y ^     | MUX2X1   | 0.161 | 0.148 |   2.593 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D ^            | DFFPOSX1 | 0.161 | 0.000 |   2.593 |    2.639 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.045 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.045 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.197
+ Phase Shift                   3.000
= Required Time                 2.803
- Arrival Time                  2.758
= Slack Time                    0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^          |         | 0.000 |       |   0.000 |    0.045 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.045 | 
     | I0/LD/CTRL/\curr_state_reg[3]      | CLK ^ -> Q v   | DFFSR   | 0.245 | 0.618 |   0.618 |    0.663 | 
     | I0/LD/CTRL/FE_OCPC18_curr_state_3_ | A v -> Y v     | BUFX2   | 0.188 | 0.313 |   0.930 |    0.976 | 
     | I0/LD/CTRL/U71                     | B v -> Y ^     | NAND2X1 | 0.345 | 0.292 |   1.223 |    1.268 | 
     | I0/LD/CTRL/U72                     | A ^ -> Y v     | INVX4   | 0.168 | 0.149 |   1.372 |    1.417 | 
     | I0/LD/CTRL/U82                     | A v -> Y ^     | NAND2X1 | 0.253 | 0.236 |   1.608 |    1.653 | 
     | I0/LD/CTRL/U29                     | A ^ -> Y v     | INVX2   | 0.102 | 0.088 |   1.696 |    1.741 | 
     | I0/LD/CTRL/U140                    | C v -> Y ^     | AOI21X1 | 0.145 | 0.106 |   1.802 |    1.847 | 
     | I0/LD/CTRL/U141                    | B ^ -> Y v     | NAND2X1 | 0.174 | 0.151 |   1.953 |    1.998 | 
     | I0/LD/T_SR_0/U21                   | B v -> Y ^     | NAND2X1 | 0.292 | 0.223 |   2.176 |    2.221 | 
     | I0/LD/T_SR_0/U17                   | B ^ -> Y ^     | AND2X2  | 0.313 | 0.330 |   2.506 |    2.551 | 
     | I0/LD/T_SR_0/U49                   | B ^ -> Y v     | NAND2X1 | 0.154 | 0.108 |   2.614 |    2.659 | 
     | I0/LD/T_SR_0/U51                   | C v -> Y ^     | NAND3X1 | 0.203 | 0.143 |   2.757 |    2.803 | 
     | I0/LD/T_SR_0/\curr_val_reg[0]      | D ^            | DFFSR   | 0.203 | 0.000 |   2.758 |    2.803 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.045 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.045 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.045 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   3.000
= Required Time                 2.643
- Arrival Time                  2.594
= Slack Time                    0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.049 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.560 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.950 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.233 | 0.187 |   1.557 |    1.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.191 | 0.218 |   1.775 |    1.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.181 | 0.196 |   1.971 |    2.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.113 | 0.069 |   2.040 |    2.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.227 | 0.189 |   2.229 |    2.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.241 | 0.233 |   2.462 |    2.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_486_0          | B v -> Y ^     | AOI21X1  | 0.152 | 0.131 |   2.593 |    2.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D ^            | DFFPOSX1 | 0.152 | 0.000 |   2.594 |    2.643 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.049 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.049 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.197
+ Phase Shift                   3.000
= Required Time                 2.803
- Arrival Time                  2.751
= Slack Time                    0.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^          |         | 0.000 |       |   0.000 |    0.052 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.052 | 
     | I0/LD/CTRL/\curr_state_reg[3]      | CLK ^ -> Q v   | DFFSR   | 0.245 | 0.618 |   0.618 |    0.670 | 
     | I0/LD/CTRL/FE_OCPC18_curr_state_3_ | A v -> Y v     | BUFX2   | 0.188 | 0.313 |   0.931 |    0.983 | 
     | I0/LD/CTRL/U71                     | B v -> Y ^     | NAND2X1 | 0.345 | 0.292 |   1.223 |    1.275 | 
     | I0/LD/CTRL/U72                     | A ^ -> Y v     | INVX4   | 0.168 | 0.149 |   1.372 |    1.424 | 
     | I0/LD/CTRL/U82                     | A v -> Y ^     | NAND2X1 | 0.253 | 0.236 |   1.608 |    1.660 | 
     | I0/LD/CTRL/U29                     | A ^ -> Y v     | INVX2   | 0.102 | 0.088 |   1.696 |    1.748 | 
     | I0/LD/CTRL/U140                    | C v -> Y ^     | AOI21X1 | 0.145 | 0.106 |   1.802 |    1.854 | 
     | I0/LD/CTRL/U141                    | B ^ -> Y v     | NAND2X1 | 0.174 | 0.151 |   1.953 |    2.005 | 
     | I0/LD/T_SR_0/U21                   | B v -> Y ^     | NAND2X1 | 0.292 | 0.223 |   2.176 |    2.228 | 
     | I0/LD/T_SR_0/U17                   | B ^ -> Y ^     | AND2X2  | 0.313 | 0.330 |   2.506 |    2.558 | 
     | I0/LD/T_SR_0/U33                   | B ^ -> Y v     | NAND2X1 | 0.150 | 0.104 |   2.610 |    2.662 | 
     | I0/LD/T_SR_0/U35                   | C v -> Y ^     | NAND3X1 | 0.201 | 0.141 |   2.751 |    2.803 | 
     | I0/LD/T_SR_0/\curr_val_reg[4]      | D ^            | DFFSR   | 0.201 | 0.000 |   2.751 |    2.803 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.052 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.052 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.052 | 
     +----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.368
+ Phase Shift                   3.000
= Required Time                 2.632
- Arrival Time                  2.578
= Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.054 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.565 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.955 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_36_0           | A ^ -> Y v     | NAND3X1  | 0.313 | 0.220 |   1.121 |    1.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U64                  | A v -> Y ^     | INVX8    | 0.271 | 0.246 |   1.367 |    1.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_n207      | A ^ -> Y ^     | BUFX2    | 0.086 | 0.255 |   1.622 |    1.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_100_0          | D ^ -> Y v     | AOI22X1  | 0.179 | 0.112 |   1.734 |    1.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_95_0           | A v -> Y ^     | NAND3X1  | 0.178 | 0.191 |   1.925 |    1.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | A ^ -> Y v     | NAND2X1  | 0.114 | 0.070 |   1.995 |    2.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0          | B v -> Y ^     | NAND2X1  | 0.227 | 0.189 |   2.184 |    2.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y v     | INVX4    | 0.242 | 0.229 |   2.413 |    2.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292                 | A v -> Y ^     | MUX2X1   | 0.173 | 0.164 |   2.577 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D ^            | DFFPOSX1 | 0.173 | 0.000 |   2.578 |    2.632 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.054 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.054 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.578
= Slack Time                    0.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.057 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.567 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.958 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.242 | 0.201 |   1.564 |    1.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.193 | 0.221 |   1.785 |    1.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.174 | 0.147 |   1.932 |    1.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.115 | 0.081 |   2.013 |    2.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.224 | 0.188 |   2.201 |    2.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.237 | 0.224 |   2.425 |    2.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10                  | B v -> Y ^     | MUX2X1   | 0.167 | 0.153 |   2.578 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   2.578 |    2.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.057 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.057 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/OCTRL/d_minus_reg_reg/CLK 
Endpoint:   I0/LD/OCTRL/d_minus_reg_reg/D    (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.182
+ Phase Shift                   3.000
= Required Time                 2.818
- Arrival Time                  2.761
= Slack Time                    0.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^          |         | 0.000 |       |   0.000 |    0.057 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.057 | 
     | I0/LD/CTRL/\curr_state_reg[1]          | CLK ^ -> Q ^   | DFFSR   | 0.192 | 0.520 |   0.520 |    0.577 | 
     | I0/LD/CTRL/FE_OCP_RBC205_curr_state_1_ | A ^ -> Y ^     | BUFX2   | 0.154 | 0.264 |   0.783 |    0.840 | 
     | I0/LD/CTRL/FE_OCP_RBC204_curr_state_1_ | A ^ -> Y v     | INVX4   | 0.159 | 0.155 |   0.938 |    0.995 | 
     | I0/LD/CTRL/U63                         | B v -> Y v     | AND2X2  | 0.144 | 0.295 |   1.234 |    1.291 | 
     | I0/LD/CTRL/U134                        | C v -> Y ^     | NAND3X1 | 0.211 | 0.161 |   1.395 |    1.452 | 
     | I0/LD/CTRL/U135                        | C ^ -> Y v     | OAI21X1 | 0.224 | 0.162 |   1.557 |    1.615 | 
     | I0/LD/CTRL/U137                        | A v -> Y v     | OR2X2   | 0.091 | 0.215 |   1.772 |    1.829 | 
     | I0/LD/U6                               | S v -> Y ^     | MUX2X1  | 0.272 | 0.303 |   2.075 |    2.132 | 
     | I0/LD/ENC/U2                           | A ^ -> Y v     | XOR2X1  | 0.312 | 0.332 |   2.407 |    2.464 | 
     | I0/LD/OCTRL/U5                         | A v -> Y ^     | INVX2   | 0.132 | 0.134 |   2.541 |    2.598 | 
     | I0/LD/OCTRL/FE_RC_536_0                | C ^ -> Y v     | AOI22X1 | 0.190 | 0.108 |   2.648 |    2.705 | 
     | I0/LD/OCTRL/U8                         | B v -> Y ^     | NOR2X1  | 0.130 | 0.112 |   2.761 |    2.818 | 
     | I0/LD/OCTRL/d_minus_reg_reg            | D ^            | DFFSR   | 0.130 | 0.000 |   2.761 |    2.818 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.000 |       |   0.000 |   -0.057 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.057 | 
     | I0/LD/OCTRL/d_minus_reg_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.057 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/CTRL/\curr_state_reg[1] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.185
+ Phase Shift                   3.000
= Required Time                 2.815
- Arrival Time                  2.757
= Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^          |         | 0.000 |       |   0.000 |    0.059 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.059 | 
     | I0/LD/CTRL/\curr_state_reg[3]      | CLK ^ -> Q v   | DFFSR   | 0.245 | 0.618 |   0.618 |    0.676 | 
     | I0/LD/CTRL/FE_OCPC18_curr_state_3_ | A v -> Y v     | BUFX2   | 0.188 | 0.313 |   0.930 |    0.989 | 
     | I0/LD/CTRL/U71                     | B v -> Y ^     | NAND2X1 | 0.345 | 0.292 |   1.223 |    1.281 | 
     | I0/LD/CTRL/U72                     | A ^ -> Y v     | INVX4   | 0.168 | 0.149 |   1.372 |    1.430 | 
     | I0/LD/CTRL/U10                     | A v -> Y ^     | INVX2   | 0.093 | 0.101 |   1.473 |    1.531 | 
     | I0/LD/CTRL/U88                     | A ^ -> Y v     | MUX2X1  | 0.143 | 0.113 |   1.586 |    1.644 | 
     | I0/LD/CTRL/U89                     | B v -> Y ^     | NAND2X1 | 0.225 | 0.193 |   1.778 |    1.837 | 
     | I0/LD/CTRL/U90                     | A ^ -> Y v     | INVX2   | 0.100 | 0.092 |   1.870 |    1.928 | 
     | I0/LD/CTRL/FE_RC_534_0             | A v -> Y ^     | OAI21X1 | 0.366 | 0.275 |   2.144 |    2.203 | 
     | I0/LD/CTRL/U7                      | A ^ -> Y v     | INVX2   | 0.230 | 0.220 |   2.364 |    2.422 | 
     | I0/LD/CTRL/U122                    | S v -> Y v     | MUX2X1  | 0.162 | 0.246 |   2.610 |    2.668 | 
     | I0/LD/CTRL/U44                     | B v -> Y ^     | NAND2X1 | 0.146 | 0.146 |   2.756 |    2.814 | 
     | I0/LD/CTRL/\curr_state_reg[1]      | D ^            | DFFSR   | 0.146 | 0.001 |   2.757 |    2.815 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.059 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.059 | 
     | I0/LD/CTRL/\curr_state_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.059 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   3.000
= Required Time                 2.890
- Arrival Time                  2.831
= Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^          |         | 0.000 |       |   0.000 |    0.059 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.059 | 
     | I0/LD/CTRL/\curr_state_reg[2]          | CLK ^ -> Q v   | DFFSR   | 0.234 | 0.610 |   0.610 |    0.669 | 
     | I0/LD/CTRL/FE_OCP_RBC236_curr_state_2_ | A v -> Y ^     | INVX4   | 0.149 | 0.154 |   0.764 |    0.823 | 
     | I0/LD/CTRL/FE_OCP_RBC246_curr_state_2_ | A ^ -> Y ^     | BUFX4   | 0.083 | 0.210 |   0.974 |    1.033 | 
     | I0/LD/CTRL/U71                         | A ^ -> Y v     | NAND2X1 | 0.267 | 0.204 |   1.178 |    1.237 | 
     | I0/LD/CTRL/U72                         | A v -> Y ^     | INVX4   | 0.148 | 0.153 |   1.331 |    1.389 | 
     | I0/LD/CTRL/U82                         | A ^ -> Y v     | NAND2X1 | 0.191 | 0.155 |   1.486 |    1.544 | 
     | I0/LD/CTRL/U29                         | A v -> Y ^     | INVX2   | 0.092 | 0.096 |   1.582 |    1.641 | 
     | I0/LD/CTRL/U140                        | C ^ -> Y v     | AOI21X1 | 0.141 | 0.146 |   1.728 |    1.787 | 
     | I0/LD/CTRL/U141                        | B v -> Y ^     | NAND2X1 | 0.230 | 0.197 |   1.925 |    1.984 | 
     | I0/LD/T_SR_0/U21                       | B ^ -> Y v     | NAND2X1 | 0.227 | 0.177 |   2.102 |    2.160 | 
     | I0/LD/T_SR_0/U17                       | B v -> Y v     | AND2X2  | 0.312 | 0.453 |   2.555 |    2.613 | 
     | I0/LD/T_SR_0/U45                       | A v -> Y ^     | NAND2X1 | 0.170 | 0.205 |   2.759 |    2.818 | 
     | I0/LD/T_SR_0/U47                       | C ^ -> Y v     | NAND3X1 | 0.123 | 0.072 |   2.831 |    2.890 | 
     | I0/LD/T_SR_0/\curr_val_reg[1]          | D v            | DFFSR   | 0.123 | 0.000 |   2.831 |    2.890 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.059 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.059 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.059 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   3.000
= Required Time                 2.635
- Arrival Time                  2.573
= Slack Time                    0.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.062 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.572 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.963 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0          | D v -> Y ^     | OAI22X1  | 0.244 | 0.218 |   1.588 |    1.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | NOR2X1   | 0.192 | 0.185 |   1.774 |    1.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181                 | C v -> Y ^     | NAND3X1  | 0.169 | 0.142 |   1.916 |    1.977 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0          | B ^ -> Y v     | NAND2X1  | 0.116 | 0.082 |   1.997 |    2.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0          | C v -> Y ^     | OAI21X1  | 0.239 | 0.195 |   2.193 |    2.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0          | A ^ -> Y v     | INVX4    | 0.248 | 0.222 |   2.415 |    2.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182                 | A v -> Y ^     | MUX2X1   | 0.167 | 0.158 |   2.573 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   2.573 |    2.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.062 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.062 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   3.000
= Required Time                 2.633
- Arrival Time                  2.571
= Slack Time                    0.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.063 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.573 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.964 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0          | D v -> Y ^     | OAI22X1  | 0.244 | 0.218 |   1.588 |    1.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | NOR2X1   | 0.192 | 0.185 |   1.774 |    1.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181                 | C v -> Y ^     | NAND3X1  | 0.169 | 0.142 |   1.916 |    1.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0          | B ^ -> Y v     | NAND2X1  | 0.116 | 0.082 |   1.997 |    2.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0          | C v -> Y ^     | OAI21X1  | 0.239 | 0.195 |   2.193 |    2.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0          | A ^ -> Y v     | INVX4    | 0.248 | 0.222 |   2.415 |    2.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_102_0          | D v -> Y ^     | AOI22X1  | 0.170 | 0.155 |   2.570 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   2.571 |    2.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.063 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.063 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.194
+ Phase Shift                   3.000
= Required Time                 2.806
- Arrival Time                  2.741
= Slack Time                    0.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^          |         | 0.000 |       |   0.000 |    0.064 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.064 | 
     | I0/LD/CTRL/\curr_state_reg[3]      | CLK ^ -> Q v   | DFFSR   | 0.245 | 0.618 |   0.618 |    0.682 | 
     | I0/LD/CTRL/FE_OCPC18_curr_state_3_ | A v -> Y v     | BUFX2   | 0.188 | 0.313 |   0.930 |    0.995 | 
     | I0/LD/CTRL/U71                     | B v -> Y ^     | NAND2X1 | 0.345 | 0.292 |   1.223 |    1.287 | 
     | I0/LD/CTRL/U72                     | A ^ -> Y v     | INVX4   | 0.168 | 0.149 |   1.372 |    1.436 | 
     | I0/LD/CTRL/U82                     | A v -> Y ^     | NAND2X1 | 0.253 | 0.236 |   1.608 |    1.672 | 
     | I0/LD/CTRL/U29                     | A ^ -> Y v     | INVX2   | 0.102 | 0.088 |   1.696 |    1.760 | 
     | I0/LD/CTRL/U140                    | C v -> Y ^     | AOI21X1 | 0.145 | 0.106 |   1.802 |    1.866 | 
     | I0/LD/CTRL/U141                    | B ^ -> Y v     | NAND2X1 | 0.174 | 0.151 |   1.953 |    2.017 | 
     | I0/LD/T_SR_0/U21                   | B v -> Y ^     | NAND2X1 | 0.292 | 0.223 |   2.176 |    2.240 | 
     | I0/LD/T_SR_0/U17                   | B ^ -> Y ^     | AND2X2  | 0.313 | 0.330 |   2.506 |    2.570 | 
     | I0/LD/T_SR_0/U29                   | B ^ -> Y v     | NAND2X1 | 0.150 | 0.104 |   2.610 |    2.674 | 
     | I0/LD/T_SR_0/U31                   | C v -> Y ^     | NAND3X1 | 0.191 | 0.131 |   2.741 |    2.805 | 
     | I0/LD/T_SR_0/\curr_val_reg[5]      | D ^            | DFFSR   | 0.191 | 0.000 |   2.741 |    2.806 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.064 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.064 | 
     | I0/LD/T_SR_0/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.064 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   3.000
= Required Time                 2.639
- Arrival Time                  2.575
= Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.065 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.575 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.966 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.242 | 0.201 |   1.564 |    1.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.193 | 0.221 |   1.785 |    1.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.174 | 0.147 |   1.932 |    1.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.115 | 0.081 |   2.013 |    2.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.224 | 0.188 |   2.201 |    2.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.237 | 0.224 |   2.425 |    2.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213                 | A v -> Y ^     | MUX2X1   | 0.159 | 0.149 |   2.575 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   2.575 |    2.639 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.065 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.065 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.345
+ Phase Shift                   3.000
= Required Time                 2.655
- Arrival Time                  2.590
= Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.065 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.576 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.966 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233                 | C v -> Y ^     | OAI22X1  | 0.233 | 0.187 |   1.557 |    1.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | A ^ -> Y v     | NOR2X1   | 0.191 | 0.218 |   1.775 |    1.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_485_0          | A v -> Y ^     | NAND3X1  | 0.181 | 0.196 |   1.971 |    2.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_56_0           | A ^ -> Y v     | NAND2X1  | 0.113 | 0.069 |   2.040 |    2.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | B v -> Y ^     | NAND2X1  | 0.227 | 0.189 |   2.229 |    2.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | A ^ -> Y v     | INVX4    | 0.241 | 0.233 |   2.462 |    2.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_606_0          | B v -> Y ^     | AOI21X1  | 0.129 | 0.127 |   2.590 |    2.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D ^            | DFFPOSX1 | 0.129 | 0.000 |   2.590 |    2.655 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.065 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.065 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.109
+ Phase Shift                   3.000
= Required Time                 2.891
- Arrival Time                  2.826
= Slack Time                    0.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^          |         | 0.000 |       |   0.000 |    0.066 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.066 | 
     | I0/LD/CTRL/\curr_state_reg[2]          | CLK ^ -> Q v   | DFFSR   | 0.234 | 0.610 |   0.610 |    0.676 | 
     | I0/LD/CTRL/FE_OCP_RBC236_curr_state_2_ | A v -> Y ^     | INVX4   | 0.149 | 0.154 |   0.764 |    0.830 | 
     | I0/LD/CTRL/FE_OCP_RBC246_curr_state_2_ | A ^ -> Y ^     | BUFX4   | 0.083 | 0.210 |   0.974 |    1.040 | 
     | I0/LD/CTRL/U71                         | A ^ -> Y v     | NAND2X1 | 0.267 | 0.204 |   1.178 |    1.244 | 
     | I0/LD/CTRL/U72                         | A v -> Y ^     | INVX4   | 0.148 | 0.153 |   1.331 |    1.397 | 
     | I0/LD/CTRL/U82                         | A ^ -> Y v     | NAND2X1 | 0.191 | 0.155 |   1.486 |    1.551 | 
     | I0/LD/CTRL/U29                         | A v -> Y ^     | INVX2   | 0.092 | 0.096 |   1.582 |    1.648 | 
     | I0/LD/CTRL/U140                        | C ^ -> Y v     | AOI21X1 | 0.141 | 0.146 |   1.728 |    1.794 | 
     | I0/LD/CTRL/U141                        | B v -> Y ^     | NAND2X1 | 0.230 | 0.197 |   1.925 |    1.991 | 
     | I0/LD/T_SR_0/U21                       | B ^ -> Y v     | NAND2X1 | 0.227 | 0.177 |   2.102 |    2.168 | 
     | I0/LD/T_SR_0/U17                       | B v -> Y v     | AND2X2  | 0.312 | 0.453 |   2.555 |    2.620 | 
     | I0/LD/T_SR_0/U41                       | A v -> Y ^     | NAND2X1 | 0.171 | 0.206 |   2.760 |    2.826 | 
     | I0/LD/T_SR_0/U43                       | C ^ -> Y v     | NAND3X1 | 0.116 | 0.065 |   2.826 |    2.891 | 
     | I0/LD/T_SR_0/\curr_val_reg[2]          | D v            | DFFSR   | 0.116 | 0.000 |   2.826 |    2.891 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.066 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.066 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.066 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 2.628
- Arrival Time                  2.562
= Slack Time                    0.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.066 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.577 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.967 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0          | D v -> Y ^     | OAI22X1  | 0.244 | 0.218 |   1.589 |    1.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | NOR2X1   | 0.192 | 0.185 |   1.774 |    1.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181                 | C v -> Y ^     | NAND3X1  | 0.169 | 0.142 |   1.916 |    1.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0          | B ^ -> Y v     | NAND2X1  | 0.116 | 0.082 |   1.997 |    2.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0          | C v -> Y ^     | OAI21X1  | 0.239 | 0.195 |   2.193 |    2.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0          | A ^ -> Y v     | INVX4    | 0.248 | 0.222 |   2.415 |    2.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_105_0          | D v -> Y ^     | AOI22X1  | 0.183 | 0.147 |   2.562 |    2.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D ^            | DFFPOSX1 | 0.183 | 0.000 |   2.562 |    2.628 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.066 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.066 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q           (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   3.000
= Required Time                 2.800
- Arrival Time                  2.733
= Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^          |         | 0.000 |       |   0.000 |    0.068 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.068 | 
     | I0/LD/CTRL/\curr_state_reg[3]                      | CLK ^ -> Q v   | DFFSR   | 0.245 | 0.618 |   0.618 |    0.686 | 
     | I0/LD/CTRL/FE_OCPC18_curr_state_3_                 | A v -> Y v     | BUFX2   | 0.188 | 0.313 |   0.931 |    0.998 | 
     | I0/LD/CTRL/U144                                    | A v -> Y ^     | NOR2X1  | 0.165 | 0.150 |   1.080 |    1.148 | 
     | I0/LD/CTRL/FE_RC_444_0                             | A ^ -> Y v     | AOI22X1 | 0.165 | 0.147 |   1.227 |    1.295 | 
     | I0/LD/CTRL/FE_RC_523_0                             | C v -> Y ^     | OAI21X1 | 0.170 | 0.162 |   1.389 |    1.457 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_469_0              | B ^ -> Y v     | NAND2X1 | 0.184 | 0.155 |   1.544 |    1.612 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_470_0              | A v -> Y ^     | INVX4   | 0.161 | 0.160 |   1.705 |    1.773 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCP_RBC254_renab | A ^ -> Y v     | INVX4   | 0.119 | 0.124 |   1.829 |    1.897 | 
     | le_p2                                              |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCP_RBC253_renab | A v -> Y ^     | INVX4   | 0.092 | 0.096 |   1.925 |    1.992 | 
     | le_p2                                              |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_441_0         | B ^ -> Y v     | NAND2X1 | 0.090 | 0.082 |   2.006 |    2.074 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_455_0         | B v -> Y ^     | NAND3X1 | 0.319 | 0.235 |   2.241 |    2.309 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCP_RBC256_rptr_nxt_2 | A ^ -> Y v     | INVX1   | 0.255 | 0.256 |   2.497 |    2.565 | 
     | _                                                  |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U20                      | A v -> Y ^     | XNOR2X1 | 0.216 | 0.235 |   2.732 |    2.799 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2]            | D ^            | DFFSR   | 0.216 | 0.001 |   2.733 |    2.800 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.000 |       |   0.000 |   -0.068 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.068 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  2.562
= Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.068 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.579 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.969 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_525_0          | D v -> Y ^     | OAI22X1  | 0.229 | 0.189 |   1.552 |    1.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.194 | 0.221 |   1.772 |    1.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                  | C v -> Y ^     | NAND3X1  | 0.314 | 0.245 |   2.018 |    2.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0          | D ^ -> Y v     | AOI22X1  | 0.452 | 0.365 |   2.382 |    2.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A v -> Y ^     | MUX2X1   | 0.214 | 0.179 |   2.562 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D ^            | DFFPOSX1 | 0.214 | 0.000 |   2.562 |    2.630 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.068 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.068 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.569
= Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.068 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.579 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.969 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0          | D v -> Y ^     | OAI22X1  | 0.244 | 0.218 |   1.588 |    1.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | NOR2X1   | 0.192 | 0.185 |   1.774 |    1.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181                 | C v -> Y ^     | NAND3X1  | 0.169 | 0.142 |   1.916 |    1.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0          | B ^ -> Y v     | NAND2X1  | 0.116 | 0.082 |   1.997 |    2.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0          | C v -> Y ^     | OAI21X1  | 0.239 | 0.195 |   2.193 |    2.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0          | A ^ -> Y v     | INVX4    | 0.248 | 0.222 |   2.415 |    2.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U11                  | B v -> Y ^     | MUX2X1   | 0.164 | 0.153 |   2.568 |    2.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D ^            | DFFPOSX1 | 0.164 | 0.001 |   2.569 |    2.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.068 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.068 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   3.000
= Required Time                 2.642
- Arrival Time                  2.574
= Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.068 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.579 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.969 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.242 | 0.201 |   1.564 |    1.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.193 | 0.221 |   1.785 |    1.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.174 | 0.147 |   1.932 |    2.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.115 | 0.081 |   2.013 |    2.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.224 | 0.188 |   2.201 |    2.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.237 | 0.224 |   2.425 |    2.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216                 | A v -> Y ^     | MUX2X1   | 0.154 | 0.148 |   2.573 |    2.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D ^            | DFFPOSX1 | 0.154 | 0.000 |   2.574 |    2.642 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.068 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.068 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                   3.000
= Required Time                 2.637
- Arrival Time                  2.568
= Slack Time                    0.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.069 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.580 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.970 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U257                 | A v -> Y ^     | OAI22X1  | 0.219 | 0.189 |   1.552 |    1.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261                 | A ^ -> Y v     | NOR2X1   | 0.193 | 0.219 |   1.770 |    1.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | C v -> Y ^     | NAND3X1  | 0.172 | 0.142 |   1.912 |    1.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_47_0           | B ^ -> Y v     | NAND2X1  | 0.111 | 0.084 |   1.996 |    2.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_45_0           | B v -> Y ^     | NAND2X1  | 0.223 | 0.186 |   2.183 |    2.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_46_0           | A ^ -> Y v     | INVX4    | 0.244 | 0.230 |   2.413 |    2.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264                 | A v -> Y ^     | MUX2X1   | 0.163 | 0.155 |   2.568 |    2.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   2.568 |    2.637 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.069 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.069 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   3.000
= Required Time                 2.642
- Arrival Time                  2.573
= Slack Time                    0.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.069 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.580 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.970 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.242 | 0.201 |   1.564 |    1.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.193 | 0.221 |   1.785 |    1.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.174 | 0.147 |   1.932 |    2.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.115 | 0.081 |   2.013 |    2.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.224 | 0.188 |   2.201 |    2.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.237 | 0.224 |   2.425 |    2.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215                 | A v -> Y ^     | MUX2X1   | 0.154 | 0.147 |   2.573 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D ^            | DFFPOSX1 | 0.154 | 0.000 |   2.573 |    2.642 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.069 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.069 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   3.000
= Required Time                 2.639
- Arrival Time                  2.569
= Slack Time                    0.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.070 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.581 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.971 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0          | D v -> Y ^     | OAI22X1  | 0.244 | 0.218 |   1.589 |    1.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | NOR2X1   | 0.192 | 0.185 |   1.774 |    1.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181                 | C v -> Y ^     | NAND3X1  | 0.169 | 0.142 |   1.916 |    1.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0          | B ^ -> Y v     | NAND2X1  | 0.116 | 0.082 |   1.997 |    2.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0          | C v -> Y ^     | OAI21X1  | 0.239 | 0.195 |   2.193 |    2.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0          | A ^ -> Y v     | INVX4    | 0.248 | 0.222 |   2.415 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U187                 | A v -> Y ^     | MUX2X1   | 0.160 | 0.154 |   2.569 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D ^            | DFFPOSX1 | 0.160 | 0.000 |   2.569 |    2.639 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.070 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.070 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   3.000
= Required Time                 2.642
- Arrival Time                  2.571
= Slack Time                    0.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.070 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.581 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.971 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.242 | 0.201 |   1.564 |    1.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.193 | 0.221 |   1.785 |    1.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.174 | 0.147 |   1.932 |    2.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.115 | 0.081 |   2.013 |    2.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.224 | 0.188 |   2.201 |    2.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.237 | 0.224 |   2.425 |    2.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U211                 | A v -> Y ^     | MUX2X1   | 0.154 | 0.146 |   2.571 |    2.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D ^            | DFFPOSX1 | 0.154 | 0.000 |   2.571 |    2.642 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.070 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.070 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.361
+ Phase Shift                   3.000
= Required Time                 2.639
- Arrival Time                  2.568
= Slack Time                    0.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.071 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.582 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.972 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.247 | 0.199 |   1.569 |    1.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.210 | 0.204 |   1.773 |    1.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.175 | 0.150 |   1.923 |    1.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.113 | 0.080 |   2.003 |    2.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.229 | 0.190 |   2.194 |    2.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.238 | 0.226 |   2.420 |    2.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157                 | A v -> Y ^     | MUX2X1   | 0.159 | 0.148 |   2.568 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   2.568 |    2.639 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.071 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.071 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   3.000
= Required Time                 2.638
- Arrival Time                  2.566
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.072 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.973 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_36_0           | A ^ -> Y v     | NAND3X1  | 0.313 | 0.220 |   1.121 |    1.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U64                  | A v -> Y ^     | INVX8    | 0.271 | 0.246 |   1.367 |    1.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_n207      | A ^ -> Y ^     | BUFX2    | 0.086 | 0.255 |   1.622 |    1.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_100_0          | D ^ -> Y v     | AOI22X1  | 0.179 | 0.112 |   1.734 |    1.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_95_0           | A v -> Y ^     | NAND3X1  | 0.178 | 0.191 |   1.925 |    1.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | A ^ -> Y v     | NAND2X1  | 0.114 | 0.070 |   1.995 |    2.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_453_0          | B v -> Y ^     | NAND2X1  | 0.227 | 0.189 |   2.184 |    2.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y v     | INVX4    | 0.242 | 0.229 |   2.413 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297                 | A v -> Y ^     | MUX2X1   | 0.161 | 0.153 |   2.566 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7]   | D ^            | DFFPOSX1 | 0.161 | 0.000 |   2.566 |    2.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.072 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.072 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   3.000
= Required Time                 2.640
- Arrival Time                  2.568
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.072 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.973 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.247 | 0.199 |   1.569 |    1.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.210 | 0.204 |   1.773 |    1.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.175 | 0.150 |   1.923 |    1.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.113 | 0.080 |   2.003 |    2.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.229 | 0.190 |   2.194 |    2.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.238 | 0.226 |   2.420 |    2.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U155                 | A v -> Y ^     | MUX2X1   | 0.158 | 0.147 |   2.567 |    2.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D ^            | DFFPOSX1 | 0.158 | 0.000 |   2.568 |    2.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.072 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.072 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   3.000
= Required Time                 2.642
- Arrival Time                  2.570
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.072 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.973 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.242 | 0.201 |   1.564 |    1.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.193 | 0.221 |   1.785 |    1.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.174 | 0.147 |   1.932 |    2.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.115 | 0.081 |   2.013 |    2.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.224 | 0.188 |   2.201 |    2.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.237 | 0.224 |   2.425 |    2.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218                 | A v -> Y ^     | MUX2X1   | 0.153 | 0.145 |   2.570 |    2.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D ^            | DFFPOSX1 | 0.153 | 0.000 |   2.570 |    2.642 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.072 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.072 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                   3.000
= Required Time                 2.630
- Arrival Time                  2.557
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.072 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.974 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_525_0          | D v -> Y ^     | OAI22X1  | 0.229 | 0.189 |   1.552 |    1.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                  | A ^ -> Y v     | NOR2X1   | 0.194 | 0.221 |   1.772 |    1.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                  | C v -> Y ^     | NAND3X1  | 0.314 | 0.245 |   2.018 |    2.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_448_0          | D ^ -> Y v     | AOI22X1  | 0.452 | 0.365 |   2.382 |    2.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | A v -> Y ^     | MUX2X1   | 0.209 | 0.174 |   2.557 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D ^            | DFFPOSX1 | 0.209 | 0.000 |   2.557 |    2.630 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.072 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.072 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[6] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.194
+ Phase Shift                   3.000
= Required Time                 2.806
- Arrival Time                  2.733
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^          |         | 0.000 |       |   0.000 |    0.073 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.073 | 
     | I0/LD/CTRL/\curr_state_reg[3]      | CLK ^ -> Q v   | DFFSR   | 0.245 | 0.618 |   0.618 |    0.690 | 
     | I0/LD/CTRL/FE_OCPC18_curr_state_3_ | A v -> Y v     | BUFX2   | 0.188 | 0.313 |   0.930 |    1.003 | 
     | I0/LD/CTRL/U71                     | B v -> Y ^     | NAND2X1 | 0.345 | 0.292 |   1.223 |    1.295 | 
     | I0/LD/CTRL/U72                     | A ^ -> Y v     | INVX4   | 0.168 | 0.149 |   1.372 |    1.444 | 
     | I0/LD/CTRL/U82                     | A v -> Y ^     | NAND2X1 | 0.253 | 0.236 |   1.608 |    1.680 | 
     | I0/LD/CTRL/U29                     | A ^ -> Y v     | INVX2   | 0.102 | 0.088 |   1.696 |    1.768 | 
     | I0/LD/CTRL/U140                    | C v -> Y ^     | AOI21X1 | 0.145 | 0.106 |   1.802 |    1.874 | 
     | I0/LD/CTRL/U141                    | B ^ -> Y v     | NAND2X1 | 0.174 | 0.151 |   1.953 |    2.025 | 
     | I0/LD/T_SR_0/U21                   | B v -> Y ^     | NAND2X1 | 0.292 | 0.223 |   2.176 |    2.249 | 
     | I0/LD/T_SR_0/U17                   | B ^ -> Y ^     | AND2X2  | 0.313 | 0.330 |   2.506 |    2.578 | 
     | I0/LD/T_SR_0/FE_RC_136_0           | B ^ -> Y v     | NAND2X1 | 0.145 | 0.099 |   2.604 |    2.677 | 
     | I0/LD/T_SR_0/FE_RC_135_0           | C v -> Y ^     | NAND3X1 | 0.191 | 0.128 |   2.733 |    2.805 | 
     | I0/LD/T_SR_0/\curr_val_reg[6]      | D ^            | DFFSR   | 0.191 | 0.000 |   2.733 |    2.806 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.073 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.073 | 
     | I0/LD/T_SR_0/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.073 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   3.000
= Required Time                 2.640
- Arrival Time                  2.567
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.073 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.584 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.974 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_115_0          | D v -> Y ^     | OAI22X1  | 0.244 | 0.218 |   1.588 |    1.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | NOR2X1   | 0.192 | 0.185 |   1.774 |    1.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181                 | C v -> Y ^     | NAND3X1  | 0.169 | 0.142 |   1.916 |    1.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0          | B ^ -> Y v     | NAND2X1  | 0.116 | 0.082 |   1.997 |    2.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_117_0          | C v -> Y ^     | OAI21X1  | 0.239 | 0.195 |   2.193 |    2.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0          | A ^ -> Y v     | INVX4    | 0.248 | 0.222 |   2.415 |    2.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U189                 | A v -> Y ^     | MUX2X1   | 0.158 | 0.152 |   2.567 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D ^            | DFFPOSX1 | 0.158 | 0.000 |   2.567 |    2.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.073 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.073 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   3.000
= Required Time                 2.641
- Arrival Time                  2.568
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.073 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.584 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.974 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.247 | 0.199 |   1.569 |    1.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.210 | 0.204 |   1.773 |    1.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.175 | 0.150 |   1.923 |    1.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.113 | 0.080 |   2.003 |    2.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.229 | 0.190 |   2.194 |    2.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.238 | 0.226 |   2.420 |    2.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164                 | A v -> Y ^     | MUX2X1   | 0.156 | 0.148 |   2.567 |    2.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D ^            | DFFPOSX1 | 0.156 | 0.000 |   2.568 |    2.641 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.073 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.073 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[7] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[1] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                   3.000
= Required Time                 2.822
- Arrival Time                  2.749
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^          |         | 0.000 |       |   0.000 |    0.073 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.073 | 
     | I0/LD/CTRL/\curr_state_reg[1]          | CLK ^ -> Q v   | DFFSR   | 0.198 | 0.582 |   0.582 |    0.655 | 
     | I0/LD/CTRL/FE_OCP_RBC205_curr_state_1_ | A v -> Y v     | BUFX2   | 0.153 | 0.274 |   0.856 |    0.929 | 
     | I0/LD/CTRL/FE_OCP_RBC204_curr_state_1_ | A v -> Y ^     | INVX4   | 0.158 | 0.152 |   1.008 |    1.081 | 
     | I0/LD/CTRL/U108                        | B ^ -> Y v     | NOR2X1  | 0.236 | 0.217 |   1.226 |    1.299 | 
     | I0/LD/CTRL/U60                         | B v -> Y ^     | NAND2X1 | 0.126 | 0.152 |   1.377 |    1.450 | 
     | I0/LD/CTRL/U136                        | C ^ -> Y v     | OAI21X1 | 0.232 | 0.141 |   1.518 |    1.592 | 
     | I0/LD/CTRL/FE_OCPC119_n117             | A v -> Y v     | BUFX2   | 0.077 | 0.211 |   1.729 |    1.802 | 
     | I0/LD/CTRL/U4                          | A v -> Y v     | OR2X2   | 0.124 | 0.218 |   1.948 |    2.021 | 
     | I0/LD/T_SR_1/U18                       | A v -> Y ^     | INVX2   | 0.082 | 0.087 |   2.034 |    2.108 | 
     | I0/LD/T_SR_1/U22                       | B ^ -> Y v     | OAI21X1 | 0.217 | 0.161 |   2.196 |    2.269 | 
     | I0/LD/T_SR_1/U11                       | A v -> Y ^     | INVX4   | 0.204 | 0.196 |   2.392 |    2.465 | 
     | I0/LD/T_SR_1/U23                       | S ^ -> Y v     | MUX2X1  | 0.151 | 0.241 |   2.632 |    2.706 | 
     | I0/LD/T_SR_1/U24                       | B v -> Y ^     | NAND2X1 | 0.112 | 0.116 |   2.748 |    2.822 | 
     | I0/LD/T_SR_1/\curr_val_reg[7]          | D ^            | DFFSR   | 0.112 | 0.000 |   2.749 |    2.822 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.073 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.073 | 
     | I0/LD/T_SR_1/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.073 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   3.000
= Required Time                 2.643
- Arrival Time                  2.570
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.073 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.584 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.974 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_35_0           | C ^ -> Y v     | NAND3X1  | 0.141 | 0.076 |   0.977 |    1.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC17_n194        | A v -> Y v     | BUFX4    | 0.302 | 0.386 |   1.363 |    1.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_88_0           | D v -> Y ^     | OAI22X1  | 0.242 | 0.201 |   1.564 |    1.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_86_0           | A ^ -> Y v     | NOR2X1   | 0.193 | 0.221 |   1.785 |    1.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_85_0           | C v -> Y ^     | NAND3X1  | 0.174 | 0.147 |   1.932 |    2.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_84_0           | B ^ -> Y v     | NAND2X1  | 0.115 | 0.081 |   2.013 |    2.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_451_0          | B v -> Y ^     | NAND2X1  | 0.224 | 0.188 |   2.201 |    2.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | A ^ -> Y v     | INVX4    | 0.237 | 0.224 |   2.425 |    2.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | A v -> Y ^     | MUX2X1   | 0.152 | 0.144 |   2.569 |    2.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D ^            | DFFPOSX1 | 0.152 | 0.000 |   2.570 |    2.643 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.073 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.073 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_SR_0/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.194
+ Phase Shift                   3.000
= Required Time                 2.806
- Arrival Time                  2.733
= Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^          |         | 0.000 |       |   0.000 |    0.074 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.074 | 
     | I0/LD/CTRL/\curr_state_reg[3]      | CLK ^ -> Q v   | DFFSR   | 0.245 | 0.618 |   0.618 |    0.691 | 
     | I0/LD/CTRL/FE_OCPC18_curr_state_3_ | A v -> Y v     | BUFX2   | 0.188 | 0.313 |   0.930 |    1.004 | 
     | I0/LD/CTRL/U71                     | B v -> Y ^     | NAND2X1 | 0.345 | 0.292 |   1.223 |    1.297 | 
     | I0/LD/CTRL/U72                     | A ^ -> Y v     | INVX4   | 0.168 | 0.149 |   1.372 |    1.445 | 
     | I0/LD/CTRL/U82                     | A v -> Y ^     | NAND2X1 | 0.253 | 0.236 |   1.608 |    1.681 | 
     | I0/LD/CTRL/U29                     | A ^ -> Y v     | INVX2   | 0.102 | 0.088 |   1.696 |    1.770 | 
     | I0/LD/CTRL/U140                    | C v -> Y ^     | AOI21X1 | 0.145 | 0.106 |   1.802 |    1.875 | 
     | I0/LD/CTRL/U141                    | B ^ -> Y v     | NAND2X1 | 0.174 | 0.151 |   1.953 |    2.026 | 
     | I0/LD/T_SR_0/U21                   | B v -> Y ^     | NAND2X1 | 0.292 | 0.223 |   2.176 |    2.250 | 
     | I0/LD/T_SR_0/U17                   | B ^ -> Y ^     | AND2X2  | 0.313 | 0.330 |   2.506 |    2.579 | 
     | I0/LD/T_SR_0/FE_RC_166_0           | B ^ -> Y v     | NAND2X1 | 0.146 | 0.099 |   2.605 |    2.678 | 
     | I0/LD/T_SR_0/FE_RC_165_0           | C v -> Y ^     | NAND3X1 | 0.188 | 0.127 |   2.732 |    2.806 | 
     | I0/LD/T_SR_0/\curr_val_reg[3]      | D ^            | DFFSR   | 0.188 | 0.000 |   2.733 |    2.806 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.074 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.074 | 
     | I0/LD/T_SR_0/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.074 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   3.000
= Required Time                 2.642
- Arrival Time                  2.568
= Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.074 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0]            | CLK ^ -> Q v   | DFFSR    | 0.105 | 0.511 |   0.511 |    0.585 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC262_waddr_0_        | A v -> Y v     | BUFX4    | 0.153 | 0.270 |   0.781 |    0.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC261_waddr_ | A v -> Y ^     | INVX4    | 0.115 | 0.120 |   0.901 |    0.975 | 
     | 0_                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_34_0           | C ^ -> Y v     | NAND3X1  | 0.119 | 0.076 |   0.977 |    1.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC16_n195        | A v -> Y v     | BUFX4    | 0.356 | 0.393 |   1.370 |    1.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_77_0           | C v -> Y ^     | OAI22X1  | 0.247 | 0.199 |   1.569 |    1.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_76_0           | B ^ -> Y v     | NOR2X1   | 0.210 | 0.204 |   1.773 |    1.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_75_0           | C v -> Y ^     | NAND3X1  | 0.175 | 0.150 |   1.923 |    1.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_74_0           | B ^ -> Y v     | NAND2X1  | 0.113 | 0.080 |   2.003 |    2.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_604_0          | B v -> Y ^     | NAND2X1  | 0.229 | 0.190 |   2.194 |    2.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_73_0           | A ^ -> Y v     | INVX4    | 0.238 | 0.226 |   2.420 |    2.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U160                 | A v -> Y ^     | MUX2X1   | 0.155 | 0.148 |   2.567 |    2.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D ^            | DFFPOSX1 | 0.155 | 0.000 |   2.568 |    2.642 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.074 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.074 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

