// Seed: 2712994188
module module_0 (
    output tri0 id_0
);
  supply1 id_2 = 1;
  assign id_2#(
      .id_2(1),
      .id_2(1)
  ) = 1'b0;
  assign id_0 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output logic id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    output supply0 id_6,
    input tri0 id_7,
    output supply0 id_8,
    output wand id_9,
    input uwire id_10,
    input supply0 id_11,
    input tri id_12
    , id_14
);
  always_latch id_2 <= 1;
  wire id_15, id_16;
  module_0(
      id_6
  );
endmodule
